

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
890eb3ed5f29568b94c9d939ed1565b0  /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lud/cuda/lud_cuda
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=lud.cu
self exe links to: /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lud/cuda/lud_cuda
Running md5sum using "md5sum /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lud/cuda/lud_cuda "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/archit/Work/1_Benchmarks/Benchmarks/rodinia_3.0/cuda/lud/cuda/lud_cuda > _cuobjdump_complete_output_ZcAQvA"
Parsing file _cuobjdump_complete_output_ZcAQvA
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud_kernel.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=lud_kernel.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401ea0, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_2.elf
()





Finished parsing .elf file _cuobjdump_2.elf
Parsing .ptx file _cuobjdump_2.ptx
Finished parsing .ptx file _cuobjdump_2.ptx
Parsing .sass file _cuobjdump_2.sass
Finished parsing .sass file _cuobjdump_2.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_2.ptx _cuobjdump_2.sass _cuobjdump_2.elf _ptxplus_aT6pF0
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z12lud_diagonalPfii" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z13lud_perimeterPfii" from 0x108 to 0x110 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z12lud_internalPfii" from 0x110 to 0x118 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c8 (_2.ptx:145) @$p1.eq bra l0x000004d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_2.ptx:505) l0x000009a8: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x768 (_2.ptx:322) bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_2.ptx:505) l0x000009a8: nop;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc60 (_2.ptx:508) @$p0.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (_2.ptx:586) l0x00000c30: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc78 (_2.ptx:511) @$p1.ne bra l0x00000a68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd08 (_2.ptx:529) l0x00000a68: add.u32 $r3, $r3, 0x00000001;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd00 (_2.ptx:528) @$p1.ne bra l0x00000a38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd08 (_2.ptx:529) l0x00000a68: add.u32 $r3, $r3, 0x00000001;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd18 (_2.ptx:531) @$p1.ne bra l0x000009d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_2.ptx:532) bra l0x00000c30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd20 (_2.ptx:532) bra l0x00000c30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (_2.ptx:586) l0x00000c30: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd60 (_2.ptx:540) @$p1.ne bra l0x00000b98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_2.ptx:573) l0x00000bc8: shl.b32 $ofs1, $r8, 0x0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe28 (_2.ptx:565) @$p1.ne bra l0x00000b20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_2.ptx:566) bra l0x00000bc8;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe30 (_2.ptx:566) bra l0x00000bc8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_2.ptx:573) l0x00000bc8: shl.b32 $ofs1, $r8, 0x0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xec8 (_2.ptx:585) @$p1.ne bra l0x00000ab8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed0 (_2.ptx:586) l0x00000c30: nop;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xee0 (_2.ptx:588) @$p0.eq bra l0x00000fe0;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1920 (_2.ptx:981) @$p1.eq bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_2.ptx:1018) l0x00000440: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1930 (_2.ptx:983) @$p1.ne bra l0x000003e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_2.ptx:1012) l0x00000418: mul24.lo.u32 $r2, $r2, 0x00000044;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x19d0 (_2.ptx:1003) @$p1.ne bra l0x000003a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d8 (_2.ptx:1004) bra l0x00000418;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19d8 (_2.ptx:1004) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_2.ptx:1012) l0x00000418: mul24.lo.u32 $r2, $r2, 0x00000044;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a50 (_2.ptx:1021) @$p0.eq bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a68 (_2.ptx:1024) @$p0.ne bra l0x00000500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1af0 (_2.ptx:1041) @$p0.ne bra l0x000004c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_2.ptx:1042) l0x00000500: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1b18 (_2.ptx:1046) @$p0.ne bra l0x00000310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b20 (_2.ptx:1047) add.u32 $r2, s[0x001c], 0x00000001;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Pows1q"
Running: cat _ptx_Pows1q | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4RSxnR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4RSxnR --output-file  /dev/null 2> _ptx_Pows1qinfo"
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=14, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=56
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=23, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Pows1q _ptx2_4RSxnR _ptx_Pows1qinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401f20, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401fa0, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 32 (ipc= 0.1) sim_rate=32 (inst/sec) elapsed = 0:0:00:01 / Fri Oct 31 16:32:31 2014
GPGPU-Sim PTX: WARNING (_2.ptx:977) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15365,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 15366
gpu_sim_insn = 19237
gpu_ipc =       1.2519
gpu_tot_sim_cycle = 15366
gpu_tot_sim_insn = 19237
gpu_tot_ipc =       1.2519
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=19237

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1501
	L1I_total_cache_misses = 17
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1484
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 83552
gpgpu_n_tot_w_icount = 2611
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 3504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:21736	W0_Scoreboard:6413	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:413	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 136 {8:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2176 {136:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 2312 {136:17,}
maxmrqlatency = 1 
maxdqlatency = 0 
maxmflatency = 268 
averagemflatency = 217 
max_icnt2mem_latency = 12 
max_icnt2sh_latency = 15365 
mrq_lat_table:33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328         0         0         0      1151         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4054         0         0         0         0      1140         0         0         0         0         0         0         0         0         0         0 
dram[3]:      4713       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     14184       504         0         0      1162         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     14821      1437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  2.000000      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 33/12 = 2.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/2 = 4.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0    none      none      none         401    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none      none         378    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0         0    none      none         401    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20266 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.001381
n_activity=155 dram_eff=0.1806
bk0: 4a 20262i bk1: 0a 20282i bk2: 0a 20282i bk3: 0a 20282i bk4: 10a 20249i bk5: 0a 20280i bk6: 0a 20280i bk7: 0a 20280i bk8: 0a 20281i bk9: 0a 20282i bk10: 0a 20283i bk11: 0a 20283i bk12: 0a 20283i bk13: 0a 20283i bk14: 0a 20283i bk15: 0a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20277 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0003944
n_activity=55 dram_eff=0.1455
bk0: 4a 20262i bk1: 0a 20282i bk2: 0a 20282i bk3: 0a 20282i bk4: 0a 20282i bk5: 0a 20282i bk6: 0a 20282i bk7: 0a 20282i bk8: 0a 20282i bk9: 0a 20282i bk10: 0a 20282i bk11: 0a 20282i bk12: 0a 20282i bk13: 0a 20282i bk14: 0a 20282i bk15: 0a 20282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20264 n_act=2 n_pre=0 n_req=8 n_rd=16 n_write=0 bw_util=0.001578
n_activity=170 dram_eff=0.1882
bk0: 4a 20262i bk1: 0a 20282i bk2: 0a 20282i bk3: 0a 20282i bk4: 0a 20282i bk5: 12a 20245i bk6: 0a 20281i bk7: 0a 20281i bk8: 0a 20281i bk9: 0a 20281i bk10: 0a 20281i bk11: 0a 20282i bk12: 0a 20283i bk13: 0a 20283i bk14: 0a 20283i bk15: 0a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20274 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.0005917
n_activity=95 dram_eff=0.1263
bk0: 4a 20262i bk1: 2a 20265i bk2: 0a 20280i bk3: 0a 20282i bk4: 0a 20282i bk5: 0a 20282i bk6: 0a 20282i bk7: 0a 20282i bk8: 0a 20282i bk9: 0a 20282i bk10: 0a 20282i bk11: 0a 20282i bk12: 0a 20282i bk13: 0a 20282i bk14: 0a 20282i bk15: 0a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20261 n_act=3 n_pre=0 n_req=9 n_rd=18 n_write=0 bw_util=0.001775
n_activity=210 dram_eff=0.1714
bk0: 4a 20262i bk1: 4a 20261i bk2: 0a 20280i bk3: 0a 20281i bk4: 10a 20249i bk5: 0a 20280i bk6: 0a 20281i bk7: 0a 20281i bk8: 0a 20282i bk9: 0a 20282i bk10: 0a 20283i bk11: 0a 20283i bk12: 0a 20283i bk13: 0a 20283i bk14: 0a 20283i bk15: 0a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20282 n_nop=20272 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0007889
n_activity=110 dram_eff=0.1455
bk0: 4a 20262i bk1: 4a 20261i bk2: 0a 20280i bk3: 0a 20281i bk4: 0a 20282i bk5: 0a 20282i bk6: 0a 20282i bk7: 0a 20282i bk8: 0a 20282i bk9: 0a 20282i bk10: 0a 20282i bk11: 0a 20282i bk12: 0a 20282i bk13: 0a 20282i bk14: 0a 20283i bk15: 0a 20283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 6, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 48
L2_total_cache_misses = 33
L2_total_cache_miss_rate = 0.6875
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=180
icnt_total_pkts_simt_to_mem=78
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.77083
	minimum = 6
	maximum = 14
Network latency average = 7.76042
	minimum = 6
	maximum = 14
Slowest packet = 13
Flit latency average = 6.1124
	minimum = 6
	maximum = 10
Slowest flit = 37
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000231391
	minimum = 0 (at node 0)
	maximum = 0.00312378 (at node 1)
Accepted packet rate average = 0.000231391
	minimum = 0 (at node 0)
	maximum = 0.00312378 (at node 1)
Injected flit rate average = 0.000621864
	minimum = 0 (at node 0)
	maximum = 0.00507614 (at node 1)
Accepted flit rate average= 0.000621864
	minimum = 0 (at node 0)
	maximum = 0.0117142 (at node 1)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.77083 (1 samples)
	minimum = 6 (1 samples)
	maximum = 14 (1 samples)
Network latency average = 7.76042 (1 samples)
	minimum = 6 (1 samples)
	maximum = 14 (1 samples)
Flit latency average = 6.1124 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000231391 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00312378 (1 samples)
Accepted packet rate average = 0.000231391 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00312378 (1 samples)
Injected flit rate average = 0.000621864 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00507614 (1 samples)
Accepted flit rate average = 0.000621864 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0117142 (1 samples)
Injected packet size average = 2.6875 (1 samples)
Accepted packet size average = 2.6875 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 19237 (inst/sec)
gpgpu_simulation_rate = 15366 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15366)
GPGPU-Sim uArch: cycles simulated: 17366  inst.: 40213 (ipc=10.5) sim_rate=20106 (inst/sec) elapsed = 0:0:00:02 / Fri Oct 31 16:32:33 2014
GPGPU-Sim uArch: cycles simulated: 21366  inst.: 87637 (ipc=11.4) sim_rate=29212 (inst/sec) elapsed = 0:0:00:03 / Fri Oct 31 16:32:34 2014
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 25366  inst.: 186581 (ipc=16.7) sim_rate=46645 (inst/sec) elapsed = 0:0:00:04 / Fri Oct 31 16:32:35 2014
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 28866  inst.: 341093 (ipc=23.8) sim_rate=68218 (inst/sec) elapsed = 0:0:00:05 / Fri Oct 31 16:32:36 2014
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(8,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 32366  inst.: 510453 (ipc=28.9) sim_rate=85075 (inst/sec) elapsed = 0:0:00:06 / Fri Oct 31 16:32:37 2014
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 35366  inst.: 650325 (ipc=31.6) sim_rate=92903 (inst/sec) elapsed = 0:0:00:07 / Fri Oct 31 16:32:38 2014
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 38866  inst.: 812229 (ipc=33.7) sim_rate=101528 (inst/sec) elapsed = 0:0:00:08 / Fri Oct 31 16:32:39 2014
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(11,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 42866  inst.: 884677 (ipc=31.5) sim_rate=98297 (inst/sec) elapsed = 0:0:00:09 / Fri Oct 31 16:32:40 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28337,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28343,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28349,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28359,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28361,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28364,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28371,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28378,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28383,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28398,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28400,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28403,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28409,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28415,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28421,15366), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 1.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 28422
gpu_sim_insn = 878160
gpu_ipc =      30.8972
gpu_tot_sim_cycle = 43788
gpu_tot_sim_insn = 897397
gpu_tot_ipc =      20.4941
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1806
gpu_stall_icnt2sh    = 2509
gpu_total_sim_rate=99710

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33226
	L1I_total_cache_misses = 602
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 110, Miss = 63, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 47, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 79, Miss = 48, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1216
	L1D_total_cache_misses = 734
	L1D_total_cache_miss_rate = 0.6036
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 602
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3711, 
gpgpu_n_tot_thrd_icount = 1864832
gpgpu_n_tot_w_icount = 58276
gpgpu_n_stall_shd_mem = 29064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 719
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 154224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:621067	W0_Scoreboard:202829	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:55883	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:195
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5752 {8:719,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 4816 {8:602,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 97784 {136:719,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3840 {8:480,}
traffic_breakdown_memtocore[INST_ACC_R] = 81872 {136:602,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 342 
averagemflatency = 200 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 43787 
mrq_lat_table:377 	25 	6 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696 	503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1772 	26 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	413 	303 	3 	0 	0 	0 	0 	0 	0 	0 	15 	0 	465 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732         0      5740         0      5763         0      5781         0      5799         0 
dram[1]:      3474      3579         0         0      2146      2206         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4054      4412         0         0      2169      1140         0      5727         0      5757         0      5775         0      5793         0      5810 
dram[3]:      4713       232         0         0      2194      2134         0         0         0         0         0         0         0         0         0         0 
dram[4]:     14184       504         0         0      1162      2157      5744         0      5746         0      5769         0      5787         0      5804         0 
dram[5]:     14821      1437         0         0      2157      2182         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000      -nan      -nan 10.000000 10.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 423/39 = 10.846154
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0        10        10        16         0        16         0        16         0        16         0        16         0 
dram[1]:         4         4         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0        10        12         0        16         0        16         0        16         0        16         0        16 
dram[3]:         6         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         4         0         0        10        12        16         0        16         0        16         0        16         0        16         0 
dram[5]:         6         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
total reads: 423
min_bank_accesses = 0!
chip skew: 112/28 = 4.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        1824       861       406    none         409    none         417    none         423    none         425    none  
dram[1]:          0         0    none      none         803       803    none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         803      1688    none         412    none         411    none         441    none         453    none         460
dram[3]:          0         0    none      none         850       756    none      none      none      none      none      none      none      none      none      none  
dram[4]:          0         0    none      none        1816       757       407    none         409    none         415    none         419    none         421    none  
dram[5]:          0         0    none      none         839       756    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       268       268       295         0       307         0       342         0       342         0       336         0
dram[1]:          0         0         0         0       268       268         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       268       268         0       274         0       299         0       305         0       317         0       323
dram[3]:          0         0         0         0       268       268         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268       268       282         0       286         0       304         0       310         0       322         0
dram[5]:          0         0         0         0       268       268         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57573 n_act=9 n_pre=0 n_req=108 n_rd=216 n_write=0 bw_util=0.007474
n_activity=1179 dram_eff=0.3664
bk0: 8a 57769i bk1: 8a 57770i bk2: 0a 57798i bk3: 0a 57798i bk4: 20a 57745i bk5: 20a 57742i bk6: 32a 57715i bk7: 0a 57794i bk8: 32a 57702i bk9: 0a 57797i bk10: 32a 57676i bk11: 0a 57799i bk12: 32a 57678i bk13: 0a 57800i bk14: 32a 57676i bk15: 0a 57798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57738 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.001938
n_activity=490 dram_eff=0.2286
bk0: 8a 57771i bk1: 8a 57770i bk2: 0a 57797i bk3: 0a 57798i bk4: 20a 57744i bk5: 20a 57743i bk6: 0a 57796i bk7: 0a 57798i bk8: 0a 57798i bk9: 0a 57798i bk10: 0a 57798i bk11: 0a 57798i bk12: 0a 57798i bk13: 0a 57798i bk14: 0a 57798i bk15: 0a 57798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.73016e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57567 n_act=9 n_pre=0 n_req=111 n_rd=222 n_write=0 bw_util=0.007682
n_activity=1304 dram_eff=0.3405
bk0: 10a 57765i bk1: 8a 57769i bk2: 0a 57797i bk3: 0a 57798i bk4: 20a 57745i bk5: 24a 57737i bk6: 0a 57798i bk7: 32a 57716i bk8: 0a 57796i bk9: 32a 57706i bk10: 0a 57797i bk11: 32a 57694i bk12: 0a 57798i bk13: 32a 57694i bk14: 0a 57798i bk15: 32a 57687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221461
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57730 n_act=4 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.002215
n_activity=550 dram_eff=0.2327
bk0: 12a 57763i bk1: 8a 57770i bk2: 0a 57797i bk3: 0a 57799i bk4: 20a 57744i bk5: 24a 57735i bk6: 0a 57796i bk7: 0a 57797i bk8: 0a 57797i bk9: 0a 57797i bk10: 0a 57798i bk11: 0a 57798i bk12: 0a 57798i bk13: 0a 57798i bk14: 0a 57798i bk15: 0a 57799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57565 n_act=9 n_pre=0 n_req=112 n_rd=224 n_write=0 bw_util=0.007751
n_activity=1245 dram_eff=0.3598
bk0: 12a 57761i bk1: 8a 57769i bk2: 0a 57796i bk3: 0a 57797i bk4: 20a 57745i bk5: 24a 57734i bk6: 32a 57704i bk7: 0a 57796i bk8: 32a 57694i bk9: 0a 57798i bk10: 32a 57694i bk11: 0a 57799i bk12: 32a 57670i bk13: 0a 57799i bk14: 32a 57674i bk15: 0a 57798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00221461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57798 n_nop=57730 n_act=4 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.002215
n_activity=537 dram_eff=0.2384
bk0: 12a 57762i bk1: 8a 57769i bk2: 0a 57796i bk3: 0a 57797i bk4: 20a 57744i bk5: 24a 57735i bk6: 0a 57797i bk7: 0a 57798i bk8: 0a 57798i bk9: 0a 57798i bk10: 0a 57798i bk11: 0a 57798i bk12: 0a 57798i bk13: 0a 57798i bk14: 0a 57799i bk15: 0a 57799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 302, Miss = 94, Miss_rate = 0.311, Pending_hits = 11, Reservation_fails = 178
L2_cache_bank[1]: Access = 100, Miss = 14, Miss_rate = 0.140, Pending_hits = 16, Reservation_fails = 179
L2_cache_bank[2]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 16, Reservation_fails = 182
L2_cache_bank[3]: Access = 100, Miss = 14, Miss_rate = 0.140, Pending_hits = 18, Reservation_fails = 181
L2_cache_bank[4]: Access = 87, Miss = 15, Miss_rate = 0.172, Pending_hits = 19, Reservation_fails = 288
L2_cache_bank[5]: Access = 347, Miss = 96, Miss_rate = 0.277, Pending_hits = 15, Reservation_fails = 284
L2_cache_bank[6]: Access = 102, Miss = 16, Miss_rate = 0.157, Pending_hits = 22, Reservation_fails = 362
L2_cache_bank[7]: Access = 105, Miss = 16, Miss_rate = 0.152, Pending_hits = 21, Reservation_fails = 174
L2_cache_bank[8]: Access = 332, Miss = 96, Miss_rate = 0.289, Pending_hits = 17, Reservation_fails = 343
L2_cache_bank[9]: Access = 76, Miss = 16, Miss_rate = 0.211, Pending_hits = 18, Reservation_fails = 169
L2_cache_bank[10]: Access = 102, Miss = 16, Miss_rate = 0.157, Pending_hits = 16, Reservation_fails = 182
L2_cache_bank[11]: Access = 76, Miss = 16, Miss_rate = 0.211, Pending_hits = 18, Reservation_fails = 157
L2_total_cache_accesses = 1801
L2_total_cache_misses = 423
L2_total_cache_miss_rate = 0.2349
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 2679
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2679
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=7085
icnt_total_pkts_simt_to_mem=2761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.96378
	minimum = 6
	maximum = 34
Network latency average = 8.9247
	minimum = 6
	maximum = 34
Slowest packet = 97
Flit latency average = 7.7354
	minimum = 6
	maximum = 34
Slowest flit = 259
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00456871
	minimum = 0.00246288 (at node 17)
	maximum = 0.0118218 (at node 20)
Accepted packet rate average = 0.00456871
	minimum = 0.00246288 (at node 17)
	maximum = 0.0118218 (at node 20)
Injected flit rate average = 0.0124942
	minimum = 0.00577018 (at node 2)
	maximum = 0.0457392 (at node 20)
Accepted flit rate average= 0.0124942
	minimum = 0.00387024 (at node 17)
	maximum = 0.0185068 (at node 20)
Injected packet length average = 2.73474
Accepted packet length average = 2.73474
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.8673 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24 (2 samples)
Network latency average = 8.34256 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24 (2 samples)
Flit latency average = 6.9239 (2 samples)
	minimum = 6 (2 samples)
	maximum = 22 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00240005 (2 samples)
	minimum = 0.00123144 (2 samples)
	maximum = 0.0074728 (2 samples)
Accepted packet rate average = 0.00240005 (2 samples)
	minimum = 0.00123144 (2 samples)
	maximum = 0.0074728 (2 samples)
Injected flit rate average = 0.00655805 (2 samples)
	minimum = 0.00288509 (2 samples)
	maximum = 0.0254077 (2 samples)
Accepted flit rate average = 0.00655805 (2 samples)
	minimum = 0.00193512 (2 samples)
	maximum = 0.0151105 (2 samples)
Injected packet size average = 2.73246 (2 samples)
Accepted packet size average = 2.73246 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 99710 (inst/sec)
gpgpu_simulation_rate = 4865 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43788)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43788)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43788)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43788)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43788)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43788)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43788)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,5,0) tid=(8,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,5,0) tid=(8,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(14,3,0) tid=(8,5,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,2,0) tid=(8,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,5,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 44788  inst.: 1378101 (ipc=480.7) sim_rate=137810 (inst/sec) elapsed = 0:0:00:10 / Fri Oct 31 16:32:41 2014
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,2,0) tid=(8,15,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,5,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 45288  inst.: 1644309 (ipc=497.9) sim_rate=149482 (inst/sec) elapsed = 0:0:00:11 / Fri Oct 31 16:32:42 2014
GPGPU-Sim uArch: cycles simulated: 46288  inst.: 1678069 (ipc=312.3) sim_rate=139839 (inst/sec) elapsed = 0:0:00:12 / Fri Oct 31 16:32:43 2014
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(9,3,0) tid=(8,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,0,0) tid=(8,5,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,2,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 47788  inst.: 2048533 (ipc=287.8) sim_rate=157579 (inst/sec) elapsed = 0:0:00:13 / Fri Oct 31 16:32:44 2014
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,0,0) tid=(8,9,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(14,2,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4758,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4759,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4792,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4793,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4829,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4830,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4831,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4832,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4855,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4856,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4895,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4896,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4943,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4944,43788)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4967,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4968,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4971,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4972,43788)
GPGPU-Sim uArch: cycles simulated: 48788  inst.: 2294453 (ipc=279.4) sim_rate=163889 (inst/sec) elapsed = 0:0:00:14 / Fri Oct 31 16:32:45 2014
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5016,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5017,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5033,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5034,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5074,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5075,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5106,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5107,43788)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(12,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5143,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5144,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5146,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5147,43788)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5158,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5159,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5160,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5160,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5161,43788)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5161,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5194,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5195,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5204,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5205,43788)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5205,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5206,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5207,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5230,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5231,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5251,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5252,43788)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,4,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5365,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5366,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5367,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5368,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5383,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5384,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5389,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5390,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5431,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5432,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5439,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5440,43788)
GPGPU-Sim uArch: cycles simulated: 49288  inst.: 2553045 (ipc=301.0) sim_rate=170203 (inst/sec) elapsed = 0:0:00:15 / Fri Oct 31 16:32:46 2014
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5541,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5542,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5543,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5544,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5575,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5576,43788)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,7,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5591,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5592,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5673,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5674,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5700,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5701,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5832,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5833,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5839,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5840,43788)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,8,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5888,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5889,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5910,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5911,43788)
GPGPU-Sim uArch: cycles simulated: 49788  inst.: 2722677 (ipc=304.2) sim_rate=170167 (inst/sec) elapsed = 0:0:00:16 / Fri Oct 31 16:32:47 2014
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6046,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6047,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6052,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6053,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6129,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6130,43788)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6230,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6231,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6334,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6335,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6364,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6365,43788)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,4,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6394,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6395,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6410,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6411,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6501,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6502,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6518,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6519,43788)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,5,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6584,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6585,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6700,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6701,43788)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6738,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6739,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6751,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6752,43788)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6808,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6809,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6957,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6958,43788)
GPGPU-Sim uArch: cycles simulated: 50788  inst.: 3164949 (ipc=323.9) sim_rate=186173 (inst/sec) elapsed = 0:0:00:17 / Fri Oct 31 16:32:48 2014
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(6,9,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7021,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7022,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7040,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7041,43788)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7056,43788), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7057,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7151,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7152,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7235,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7236,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7303,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7304,43788)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7311,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7312,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7320,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7321,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7350,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7351,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7351,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7352,43788)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7393,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7394,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7451,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7452,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7461,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7462,43788)
GPGPU-Sim uArch: cycles simulated: 51288  inst.: 3360469 (ipc=328.4) sim_rate=186692 (inst/sec) elapsed = 0:0:00:18 / Fri Oct 31 16:32:49 2014
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(12,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7630,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7631,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7635,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7636,43788)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7646,43788), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7647,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7657,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7658,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7723,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7724,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7759,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7760,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7775,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7776,43788)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(13,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7815,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7816,43788)
GPGPU-Sim uArch: cycles simulated: 51788  inst.: 3540949 (ipc=330.4) sim_rate=186365 (inst/sec) elapsed = 0:0:00:19 / Fri Oct 31 16:32:50 2014
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8048,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8049,43788)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,11,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8125,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8126,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8144,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8145,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8164,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8165,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8167,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8168,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8236,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8237,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8262,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8263,43788)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(14,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8532,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8533,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8557,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8558,43788)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(11,7,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8653,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8654,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8677,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8678,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8755,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8756,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8771,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8772,43788)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(7,8,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 52788  inst.: 3913685 (ipc=335.1) sim_rate=195684 (inst/sec) elapsed = 0:0:00:20 / Fri Oct 31 16:32:51 2014
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9147,43788), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9148,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9165,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9166,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9198,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9199,43788)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,8,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9254,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9255,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9258,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9259,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9264,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9265,43788)
GPGPU-Sim uArch: cycles simulated: 53288  inst.: 4069301 (ipc=333.9) sim_rate=193776 (inst/sec) elapsed = 0:0:00:21 / Fri Oct 31 16:32:52 2014
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9512,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9513,43788)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,11,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9519,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9520,43788)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9536,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9537,43788)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9604,43788), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9605,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9631,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9632,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9670,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9671,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9694,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9695,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9727,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9728,43788)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,9,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9819,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9820,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9833,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9834,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9920,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9921,43788)
GPGPU-Sim uArch: cycles simulated: 53788  inst.: 4246581 (ipc=334.9) sim_rate=193026 (inst/sec) elapsed = 0:0:00:22 / Fri Oct 31 16:32:53 2014
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10026,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10027,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10041,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10042,43788)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,9,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10121,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10122,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10145,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10146,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10213,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10214,43788)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10215,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10216,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10300,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10301,43788)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10304,43788), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10305,43788)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,9,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10314,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10315,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10319,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10320,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10358,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10359,43788)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10426,43788), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10427,43788)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10465,43788), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10466,43788)
GPGPU-Sim uArch: cycles simulated: 54288  inst.: 4460149 (ipc=339.3) sim_rate=193919 (inst/sec) elapsed = 0:0:00:23 / Fri Oct 31 16:32:54 2014
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10516,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10517,43788)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,13,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10535,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10536,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10609,43788), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10610,43788)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(10,10,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10773,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10774,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10804,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10805,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10837,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10838,43788)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,12,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10983,43788), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10984,43788)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10986,43788), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10987,43788)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11011,43788), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(11012,43788)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11035,43788), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11036,43788)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11051,43788), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11052,43788)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11091,43788), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11092,43788)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11097,43788), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11098,43788)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,14,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11234,43788), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11235,43788)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11338,43788), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11339,43788)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11390,43788), 5 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(10,10,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11426,43788), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 55288  inst.: 4903445 (ipc=348.4) sim_rate=204310 (inst/sec) elapsed = 0:0:00:24 / Fri Oct 31 16:32:55 2014
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11677,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11713,43788), 5 CTAs running
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,10,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11743,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11850,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11863,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (11895,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11909,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11914,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11918,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11949,43788), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 55788  inst.: 5068213 (ipc=347.6) sim_rate=202728 (inst/sec) elapsed = 0:0:00:25 / Fri Oct 31 16:32:56 2014
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(3,14,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12014,43788), 4 CTAs running
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,11,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12245,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12271,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12297,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12301,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12305,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12329,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12389,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12436,43788), 4 CTAs running
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(10,12,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 56288  inst.: 5294965 (ipc=351.8) sim_rate=203652 (inst/sec) elapsed = 0:0:00:26 / Fri Oct 31 16:32:57 2014
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12587,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12667,43788), 4 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,12,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12679,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12709,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12723,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12737,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12787,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12876,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12937,43788), 3 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(14,13,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13071,43788), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13075,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13084,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13111,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13117,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13167,43788), 3 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,12,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13228,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13240,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13257,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13271,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13299,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13322,43788), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13347,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13351,43788), 3 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,14,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13367,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13419,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13430,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13459,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13461,43788), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 57288  inst.: 5749397 (ipc=359.4) sim_rate=212940 (inst/sec) elapsed = 0:0:00:27 / Fri Oct 31 16:32:58 2014
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13504,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13521,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13544,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13546,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13554,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13560,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13561,43788), 1 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(14,14,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13630,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13643,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13692,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13710,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13727,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13751,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13765,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13775,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13779,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13782,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13869,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13970,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13972,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 57788  inst.: 5878773 (ipc=355.8) sim_rate=209956 (inst/sec) elapsed = 0:0:00:28 / Fri Oct 31 16:32:59 2014
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14003,43788), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14004,43788), 1 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,14,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14050,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14070,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14080,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14080,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14080,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14097,43788), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14145,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14147,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14162,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14178,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14192,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14201,43788), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14203,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14211,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14223,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14231,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14304,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14710,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14718,43788), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 5.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14719
gpu_sim_insn = 5011200
gpu_ipc =     340.4579
gpu_tot_sim_cycle = 58507
gpu_tot_sim_insn = 5908597
gpu_tot_ipc =     100.9896
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20464
gpu_stall_icnt2sh    = 45473
gpu_total_sim_rate=211021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113984
	L1I_total_cache_misses = 2160
	L1I_total_cache_miss_rate = 0.0190
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4452
L1D_cache:
	L1D_cache_core[0]: Access = 1167, Miss = 746, Miss_rate = 0.639, Pending_hits = 37, Reservation_fails = 6680
	L1D_cache_core[1]: Access = 1070, Miss = 648, Miss_rate = 0.606, Pending_hits = 37, Reservation_fails = 7664
	L1D_cache_core[2]: Access = 655, Miss = 518, Miss_rate = 0.791, Pending_hits = 1, Reservation_fails = 9987
	L1D_cache_core[3]: Access = 1039, Miss = 684, Miss_rate = 0.658, Pending_hits = 11, Reservation_fails = 7310
	L1D_cache_core[4]: Access = 975, Miss = 638, Miss_rate = 0.654, Pending_hits = 10, Reservation_fails = 8069
	L1D_cache_core[5]: Access = 1103, Miss = 723, Miss_rate = 0.655, Pending_hits = 7, Reservation_fails = 7991
	L1D_cache_core[6]: Access = 1039, Miss = 677, Miss_rate = 0.652, Pending_hits = 27, Reservation_fails = 7231
	L1D_cache_core[7]: Access = 1167, Miss = 787, Miss_rate = 0.674, Pending_hits = 18, Reservation_fails = 6706
	L1D_cache_core[8]: Access = 847, Miss = 584, Miss_rate = 0.689, Pending_hits = 5, Reservation_fails = 8798
	L1D_cache_core[9]: Access = 1167, Miss = 753, Miss_rate = 0.645, Pending_hits = 24, Reservation_fails = 7164
	L1D_cache_core[10]: Access = 1103, Miss = 724, Miss_rate = 0.656, Pending_hits = 13, Reservation_fails = 7316
	L1D_cache_core[11]: Access = 1039, Miss = 698, Miss_rate = 0.672, Pending_hits = 6, Reservation_fails = 7349
	L1D_cache_core[12]: Access = 1039, Miss = 715, Miss_rate = 0.688, Pending_hits = 5, Reservation_fails = 8070
	L1D_cache_core[13]: Access = 1103, Miss = 717, Miss_rate = 0.650, Pending_hits = 16, Reservation_fails = 7388
	L1D_cache_core[14]: Access = 1103, Miss = 713, Miss_rate = 0.646, Pending_hits = 29, Reservation_fails = 6929
	L1D_total_cache_accesses = 15616
	L1D_total_cache_misses = 10325
	L1D_total_cache_miss_rate = 0.6612
	L1D_total_cache_pending_hits = 246
	L1D_total_cache_reservation_fails = 114652
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2160
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4452
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3972, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 6876032
gpgpu_n_tot_w_icount = 214876
gpgpu_n_stall_shd_mem = 150916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9757
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 1306224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216396	W0_Idle:640329	W0_Scoreboard:235607	W1:252	W2:237	W3:222	W4:207	W5:192	W6:177	W7:162	W8:147	W9:132	W10:117	W11:102	W12:87	W13:72	W14:57	W15:35	W16:55883	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156795
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 78056 {8:9757,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 5536 {8:692,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1326952 {136:9757,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32640 {8:4080,}
traffic_breakdown_memtocore[INST_ACC_R] = 94112 {136:692,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 295 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 58506 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5969 	6726 	1141 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6206 	1980 	1612 	1600 	1991 	1101 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1314 	6000 	2316 	127 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      3379       837      3736      1016      4140      1177      4048      1037      2914       872
dram[1]:          0         0    none      none        4873      5008       853       826      1065      1045      1034      1146       970      1031      1050       883
dram[2]:          0         0    none      none        4884      8972       861      3581       979      4477      1148      5245      1063      5410       804      3509
dram[3]:          0         0    none      none        4920      5171       814       864      1041      1117      1175      1128      1091       978       951      1009
dram[4]:          0         0    none      none        7928      4852      3363       844      3765       989      4517      1214      4245      1051      2926       933
dram[5]:          0         0    none      none        5359      4819       844       825      1060      1054      1108      1199       994      1091      1060       935
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       793       362       708       508       864       560       780       490       740       395
dram[1]:          0         0         0         0       582       629       344       355       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       349       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       330       356       560       520       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       334       781       528       946       574       854       493       735       397
dram[5]:          0         0         0         0       621       641       361       352       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76512 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01813
n_activity=4223 dram_eff=0.3315
bk0: 12a 77188i bk1: 8a 77197i bk2: 0a 77225i bk3: 0a 77225i bk4: 20a 77172i bk5: 20a 77170i bk6: 64a 77071i bk7: 64a 77036i bk8: 64a 77067i bk9: 64a 77071i bk10: 64a 77036i bk11: 64a 77054i bk12: 64a 77039i bk13: 64a 77080i bk14: 64a 77031i bk15: 64a 77069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00247326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76512 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01813
n_activity=4320 dram_eff=0.3241
bk0: 12a 77186i bk1: 8a 77193i bk2: 0a 77226i bk3: 0a 77228i bk4: 20a 77174i bk5: 20a 77174i bk6: 64a 77066i bk7: 64a 77024i bk8: 64a 77078i bk9: 64a 77062i bk10: 64a 77074i bk11: 64a 77060i bk12: 64a 77077i bk13: 64a 77072i bk14: 64a 77066i bk15: 64a 77064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278404
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76508 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01823
n_activity=4252 dram_eff=0.3311
bk0: 12a 77188i bk1: 8a 77196i bk2: 0a 77224i bk3: 0a 77225i bk4: 20a 77172i bk5: 24a 77164i bk6: 64a 77067i bk7: 64a 77032i bk8: 64a 77080i bk9: 64a 77064i bk10: 64a 77077i bk11: 64a 77048i bk12: 64a 77080i bk13: 64a 77055i bk14: 64a 77077i bk15: 64a 77037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00339264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76508 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01823
n_activity=4313 dram_eff=0.3265
bk0: 12a 77186i bk1: 8a 77195i bk2: 0a 77225i bk3: 0a 77228i bk4: 20a 77175i bk5: 24a 77168i bk6: 64a 77063i bk7: 64a 77040i bk8: 64a 77075i bk9: 64a 77048i bk10: 64a 77077i bk11: 64a 77056i bk12: 64a 77077i bk13: 64a 77046i bk14: 64a 77070i bk15: 64a 77028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00262865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76508 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01823
n_activity=4227 dram_eff=0.3331
bk0: 12a 77188i bk1: 8a 77196i bk2: 0a 77223i bk3: 0a 77224i bk4: 20a 77172i bk5: 24a 77162i bk6: 64a 77065i bk7: 64a 77051i bk8: 64a 77057i bk9: 64a 77066i bk10: 64a 77052i bk11: 64a 77066i bk12: 64a 77031i bk13: 64a 77073i bk14: 64a 77034i bk15: 64a 77065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77226 n_nop=76508 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01823
n_activity=4408 dram_eff=0.3194
bk0: 12a 77185i bk1: 8a 77195i bk2: 0a 77222i bk3: 0a 77225i bk4: 20a 77174i bk5: 24a 77167i bk6: 64a 77067i bk7: 64a 77028i bk8: 64a 77075i bk9: 64a 77062i bk10: 64a 77072i bk11: 64a 77064i bk12: 64a 77064i bk13: 64a 77069i bk14: 64a 77067i bk15: 64a 77042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00148914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2036, Miss = 176, Miss_rate = 0.086, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 927, Miss = 174, Miss_rate = 0.188, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 922, Miss = 176, Miss_rate = 0.191, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 922, Miss = 174, Miss_rate = 0.189, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 940, Miss = 176, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 2072, Miss = 176, Miss_rate = 0.085, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 921, Miss = 176, Miss_rate = 0.191, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 964, Miss = 176, Miss_rate = 0.183, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 2038, Miss = 176, Miss_rate = 0.086, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 929, Miss = 176, Miss_rate = 0.189, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 935, Miss = 176, Miss_rate = 0.188, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 923, Miss = 176, Miss_rate = 0.191, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 14529
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1451
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4080
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 522
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=56325
icnt_total_pkts_simt_to_mem=22689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.3548
	minimum = 6
	maximum = 556
Network latency average = 28.0742
	minimum = 6
	maximum = 517
Slowest packet = 11275
Flit latency average = 19.453
	minimum = 6
	maximum = 517
Slowest flit = 61141
Fragmentation average = 0.0640713
	minimum = 0
	maximum = 329
Injected packet rate average = 0.0640543
	minimum = 0.0393369 (at node 2)
	maximum = 0.117807 (at node 15)
Accepted packet rate average = 0.0640543
	minimum = 0.0393369 (at node 2)
	maximum = 0.117807 (at node 15)
Injected flit rate average = 0.174046
	minimum = 0.0589035 (at node 2)
	maximum = 0.523813 (at node 15)
Accepted flit rate average= 0.174046
	minimum = 0.0991236 (at node 21)
	maximum = 0.254569 (at node 7)
Injected packet length average = 2.71716
Accepted packet length average = 2.71716
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0298 (3 samples)
	minimum = 6 (3 samples)
	maximum = 201.333 (3 samples)
Network latency average = 14.9198 (3 samples)
	minimum = 6 (3 samples)
	maximum = 188.333 (3 samples)
Flit latency average = 11.1003 (3 samples)
	minimum = 6 (3 samples)
	maximum = 187 (3 samples)
Fragmentation average = 0.0213571 (3 samples)
	minimum = 0 (3 samples)
	maximum = 109.667 (3 samples)
Injected packet rate average = 0.0229515 (3 samples)
	minimum = 0.0139333 (3 samples)
	maximum = 0.0442508 (3 samples)
Accepted packet rate average = 0.0229515 (3 samples)
	minimum = 0.0139333 (3 samples)
	maximum = 0.0442508 (3 samples)
Injected flit rate average = 0.0623872 (3 samples)
	minimum = 0.0215579 (3 samples)
	maximum = 0.191543 (3 samples)
Accepted flit rate average = 0.0623872 (3 samples)
	minimum = 0.0343313 (3 samples)
	maximum = 0.09493 (3 samples)
Injected packet size average = 2.71823 (3 samples)
Accepted packet size average = 2.71823 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 211021 (inst/sec)
gpgpu_simulation_rate = 2089 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,58507)
GPGPU-Sim uArch: cycles simulated: 67007  inst.: 5923682 (ipc= 1.8) sim_rate=204264 (inst/sec) elapsed = 0:0:00:29 / Fri Oct 31 16:33:00 2014
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12701,58507), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 71209
gpu_tot_sim_insn = 5927834
gpu_tot_ipc =      83.2456
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20464
gpu_stall_icnt2sh    = 45473
gpu_total_sim_rate=204408

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115484
	L1I_total_cache_misses = 2176
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4452
L1D_cache:
	L1D_cache_core[0]: Access = 1167, Miss = 746, Miss_rate = 0.639, Pending_hits = 37, Reservation_fails = 6680
	L1D_cache_core[1]: Access = 1070, Miss = 648, Miss_rate = 0.606, Pending_hits = 37, Reservation_fails = 7664
	L1D_cache_core[2]: Access = 655, Miss = 518, Miss_rate = 0.791, Pending_hits = 1, Reservation_fails = 9987
	L1D_cache_core[3]: Access = 1039, Miss = 684, Miss_rate = 0.658, Pending_hits = 11, Reservation_fails = 7310
	L1D_cache_core[4]: Access = 975, Miss = 638, Miss_rate = 0.654, Pending_hits = 10, Reservation_fails = 8069
	L1D_cache_core[5]: Access = 1103, Miss = 723, Miss_rate = 0.655, Pending_hits = 7, Reservation_fails = 7991
	L1D_cache_core[6]: Access = 1070, Miss = 693, Miss_rate = 0.648, Pending_hits = 27, Reservation_fails = 7231
	L1D_cache_core[7]: Access = 1167, Miss = 787, Miss_rate = 0.674, Pending_hits = 18, Reservation_fails = 6706
	L1D_cache_core[8]: Access = 847, Miss = 584, Miss_rate = 0.689, Pending_hits = 5, Reservation_fails = 8798
	L1D_cache_core[9]: Access = 1167, Miss = 753, Miss_rate = 0.645, Pending_hits = 24, Reservation_fails = 7164
	L1D_cache_core[10]: Access = 1103, Miss = 724, Miss_rate = 0.656, Pending_hits = 13, Reservation_fails = 7316
	L1D_cache_core[11]: Access = 1039, Miss = 698, Miss_rate = 0.672, Pending_hits = 6, Reservation_fails = 7349
	L1D_cache_core[12]: Access = 1039, Miss = 715, Miss_rate = 0.688, Pending_hits = 5, Reservation_fails = 8070
	L1D_cache_core[13]: Access = 1103, Miss = 717, Miss_rate = 0.650, Pending_hits = 16, Reservation_fails = 7388
	L1D_cache_core[14]: Access = 1103, Miss = 713, Miss_rate = 0.646, Pending_hits = 29, Reservation_fails = 6929
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 10341
	L1D_total_cache_miss_rate = 0.6609
	L1D_total_cache_pending_hits = 246
	L1D_total_cache_reservation_fails = 114652
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113308
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4452
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3972, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 6959584
gpgpu_n_tot_w_icount = 217487
gpgpu_n_stall_shd_mem = 151420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9773
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 1309728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29568
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216396	W0_Idle:657205	W0_Scoreboard:241552	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:56296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156795
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 78184 {8:9773,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 5664 {8:708,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1329128 {136:9773,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32760 {8:4095,}
traffic_breakdown_memtocore[INST_ACC_R] = 96288 {136:708,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 294 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 71208 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6000 	6726 	1141 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6253 	1980 	1612 	1600 	1991 	1101 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1330 	6000 	2316 	127 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	15 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      3428       837      3736      1016      4140      1177      4048      1037      2914       872
dram[1]:          0         0    none      none        4873      5008       853       826      1065      1045      1034      1146       970      1031      1050       883
dram[2]:          0         0    none      none        4884      8972       861      3626       979      4477      1148      5245      1063      5410       804      3509
dram[3]:          0         0    none      none        4920      5171       814       864      1041      1117      1175      1128      1091       978       951      1009
dram[4]:          0         0    none      none        7928      4852      3407       844      3765       989      4517      1214      4245      1051      2926       933
dram[5]:          0         0    none      none        5359      4819       844       825      1060      1054      1108      1199       994      1091      1060       935
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       793       362       708       508       864       560       780       490       740       395
dram[1]:          0         0         0         0       582       629       344       355       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       349       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       330       356       560       520       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       334       781       528       946       574       854       493       735       397
dram[5]:          0         0         0         0       621       641       361       352       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93278 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01489
n_activity=4223 dram_eff=0.3315
bk0: 12a 93954i bk1: 8a 93963i bk2: 0a 93991i bk3: 0a 93991i bk4: 20a 93938i bk5: 20a 93936i bk6: 64a 93837i bk7: 64a 93802i bk8: 64a 93833i bk9: 64a 93837i bk10: 64a 93802i bk11: 64a 93820i bk12: 64a 93805i bk13: 64a 93846i bk14: 64a 93797i bk15: 64a 93835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00203209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93278 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01489
n_activity=4320 dram_eff=0.3241
bk0: 12a 93952i bk1: 8a 93959i bk2: 0a 93992i bk3: 0a 93994i bk4: 20a 93940i bk5: 20a 93940i bk6: 64a 93832i bk7: 64a 93790i bk8: 64a 93844i bk9: 64a 93828i bk10: 64a 93840i bk11: 64a 93826i bk12: 64a 93843i bk13: 64a 93838i bk14: 64a 93832i bk15: 64a 93830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228743
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93274 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01498
n_activity=4252 dram_eff=0.3311
bk0: 12a 93954i bk1: 8a 93962i bk2: 0a 93990i bk3: 0a 93991i bk4: 20a 93938i bk5: 24a 93930i bk6: 64a 93833i bk7: 64a 93798i bk8: 64a 93846i bk9: 64a 93830i bk10: 64a 93843i bk11: 64a 93814i bk12: 64a 93846i bk13: 64a 93821i bk14: 64a 93843i bk15: 64a 93803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93274 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01498
n_activity=4313 dram_eff=0.3265
bk0: 12a 93952i bk1: 8a 93961i bk2: 0a 93991i bk3: 0a 93994i bk4: 20a 93941i bk5: 24a 93934i bk6: 64a 93829i bk7: 64a 93806i bk8: 64a 93841i bk9: 64a 93814i bk10: 64a 93843i bk11: 64a 93822i bk12: 64a 93843i bk13: 64a 93812i bk14: 64a 93836i bk15: 64a 93794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00215976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93274 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01498
n_activity=4227 dram_eff=0.3331
bk0: 12a 93954i bk1: 8a 93962i bk2: 0a 93989i bk3: 0a 93990i bk4: 20a 93938i bk5: 24a 93928i bk6: 64a 93831i bk7: 64a 93817i bk8: 64a 93823i bk9: 64a 93832i bk10: 64a 93818i bk11: 64a 93832i bk12: 64a 93797i bk13: 64a 93839i bk14: 64a 93800i bk15: 64a 93831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=93992 n_nop=93274 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01498
n_activity=4408 dram_eff=0.3194
bk0: 12a 93951i bk1: 8a 93961i bk2: 0a 93988i bk3: 0a 93991i bk4: 20a 93940i bk5: 24a 93933i bk6: 64a 93833i bk7: 64a 93794i bk8: 64a 93841i bk9: 64a 93828i bk10: 64a 93838i bk11: 64a 93830i bk12: 64a 93830i bk13: 64a 93835i bk14: 64a 93833i bk15: 64a 93808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00122351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2049, Miss = 176, Miss_rate = 0.086, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 927, Miss = 174, Miss_rate = 0.188, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 924, Miss = 176, Miss_rate = 0.190, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 922, Miss = 174, Miss_rate = 0.189, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 942, Miss = 176, Miss_rate = 0.187, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 2082, Miss = 176, Miss_rate = 0.085, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 923, Miss = 176, Miss_rate = 0.191, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 964, Miss = 176, Miss_rate = 0.183, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 2050, Miss = 176, Miss_rate = 0.086, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 931, Miss = 176, Miss_rate = 0.189, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 937, Miss = 176, Miss_rate = 0.188, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 925, Miss = 176, Miss_rate = 0.190, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 14576
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1446
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7065
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 538
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=56500
icnt_total_pkts_simt_to_mem=22766
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 29085
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 79093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 6)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 6)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2192 (4 samples)
	minimum = 6 (4 samples)
	maximum = 154 (4 samples)
Network latency average = 13.134 (4 samples)
	minimum = 6 (4 samples)
	maximum = 144.25 (4 samples)
Flit latency average = 9.84602 (4 samples)
	minimum = 6 (4 samples)
	maximum = 142.25 (4 samples)
Fragmentation average = 0.0160178 (4 samples)
	minimum = 0 (4 samples)
	maximum = 82.25 (4 samples)
Injected packet rate average = 0.0172821 (4 samples)
	minimum = 0.0104499 (4 samples)
	maximum = 0.0341132 (4 samples)
Accepted packet rate average = 0.0172821 (4 samples)
	minimum = 0.0104499 (4 samples)
	maximum = 0.0341132 (4 samples)
Injected flit rate average = 0.0469741 (4 samples)
	minimum = 0.0161684 (4 samples)
	maximum = 0.145173 (4 samples)
Accepted flit rate average = 0.0469741 (4 samples)
	minimum = 0.0257485 (4 samples)
	maximum = 0.0746418 (4 samples)
Injected packet size average = 2.71808 (4 samples)
Accepted packet size average = 2.71808 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 204408 (inst/sec)
gpgpu_simulation_rate = 2455 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,71209)
GPGPU-Sim uArch: cycles simulated: 74209  inst.: 5971594 (ipc=14.6) sim_rate=199053 (inst/sec) elapsed = 0:0:00:30 / Fri Oct 31 16:33:01 2014
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(10,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 77709  inst.: 6040554 (ipc=17.3) sim_rate=194856 (inst/sec) elapsed = 0:0:00:31 / Fri Oct 31 16:33:02 2014
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 81209  inst.: 6222010 (ipc=29.4) sim_rate=194437 (inst/sec) elapsed = 0:0:00:32 / Fri Oct 31 16:33:03 2014
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 84709  inst.: 6365146 (ipc=32.4) sim_rate=192883 (inst/sec) elapsed = 0:0:00:33 / Fri Oct 31 16:33:04 2014
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(5,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 88209  inst.: 6517834 (ipc=34.7) sim_rate=191701 (inst/sec) elapsed = 0:0:00:34 / Fri Oct 31 16:33:05 2014
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 91209  inst.: 6647978 (ipc=36.0) sim_rate=189942 (inst/sec) elapsed = 0:0:00:35 / Fri Oct 31 16:33:06 2014
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23752,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23764,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23779,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23791,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23800,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23822,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23845,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23847,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23871,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23889,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23905,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23911,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23918,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23927,71209), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 23928
gpu_sim_insn = 819616
gpu_ipc =      34.2534
gpu_tot_sim_cycle = 95137
gpu_tot_sim_insn = 6747450
gpu_tot_ipc =      70.9235
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20464
gpu_stall_icnt2sh    = 45682
gpu_total_sim_rate=187429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 145080
	L1I_total_cache_misses = 2708
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4452
L1D_cache:
	L1D_cache_core[0]: Access = 1246, Miss = 794, Miss_rate = 0.637, Pending_hits = 37, Reservation_fails = 6680
	L1D_cache_core[1]: Access = 1149, Miss = 696, Miss_rate = 0.606, Pending_hits = 37, Reservation_fails = 7664
	L1D_cache_core[2]: Access = 734, Miss = 566, Miss_rate = 0.771, Pending_hits = 1, Reservation_fails = 9987
	L1D_cache_core[3]: Access = 1118, Miss = 732, Miss_rate = 0.655, Pending_hits = 11, Reservation_fails = 7310
	L1D_cache_core[4]: Access = 1054, Miss = 686, Miss_rate = 0.651, Pending_hits = 10, Reservation_fails = 8069
	L1D_cache_core[5]: Access = 1182, Miss = 771, Miss_rate = 0.652, Pending_hits = 7, Reservation_fails = 7991
	L1D_cache_core[6]: Access = 1070, Miss = 693, Miss_rate = 0.648, Pending_hits = 27, Reservation_fails = 7231
	L1D_cache_core[7]: Access = 1246, Miss = 835, Miss_rate = 0.670, Pending_hits = 18, Reservation_fails = 6706
	L1D_cache_core[8]: Access = 926, Miss = 632, Miss_rate = 0.683, Pending_hits = 5, Reservation_fails = 8798
	L1D_cache_core[9]: Access = 1246, Miss = 801, Miss_rate = 0.643, Pending_hits = 24, Reservation_fails = 7164
	L1D_cache_core[10]: Access = 1182, Miss = 772, Miss_rate = 0.653, Pending_hits = 13, Reservation_fails = 7316
	L1D_cache_core[11]: Access = 1118, Miss = 746, Miss_rate = 0.667, Pending_hits = 6, Reservation_fails = 7349
	L1D_cache_core[12]: Access = 1118, Miss = 763, Miss_rate = 0.682, Pending_hits = 5, Reservation_fails = 8070
	L1D_cache_core[13]: Access = 1182, Miss = 765, Miss_rate = 0.647, Pending_hits = 16, Reservation_fails = 7388
	L1D_cache_core[14]: Access = 1182, Miss = 761, Miss_rate = 0.644, Pending_hits = 29, Reservation_fails = 6929
	L1D_total_cache_accesses = 16753
	L1D_total_cache_misses = 11013
	L1D_total_cache_miss_rate = 0.6574
	L1D_total_cache_pending_hits = 246
	L1D_total_cache_reservation_fails = 114652
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 142372
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2708
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4452
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7683, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 261, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 8622112
gpgpu_n_tot_w_icount = 269441
gpgpu_n_stall_shd_mem = 178076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10445
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 1450400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121852
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216396	W0_Idle:1102715	W0_Scoreboard:411760	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:108068	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156977
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83560 {8:10445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 9920 {8:1240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1420520 {136:10445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36232 {8:4529,}
traffic_breakdown_memtocore[INST_ACC_R] = 168640 {136:1240,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 284 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 95136 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7106 	6726 	1141 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7876 	1993 	1614 	1600 	1991 	1101 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1927 	6075 	2316 	127 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	449 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      3993      1015      3879      1016      4283      1177      4192      1037      3057       872
dram[1]:          0         0    none      none        4873      5008      1049      1003      1065      1045      1034      1146       970      1031      1050       883
dram[2]:          0         0    none      none        4884      8972      1056      4141       979      4620      1148      5389      1063      5554       804      3652
dram[3]:          0         0    none      none        4920      5171      1009      1041      1041      1117      1175      1128      1091       978       951      1009
dram[4]:          0         0    none      none        7928      4852      3932      1021      3908       989      4660      1214      4389      1051      3069       933
dram[5]:          0         0    none      none        5359      4819      1022      1002      1060      1054      1108      1199       994      1091      1060       935
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       793       362       708       508       864       560       780       490       740       395
dram[1]:          0         0         0         0       582       629       344       355       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       349       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       330       356       560       520       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       334       781       528       946       574       854       493       735       397
dram[5]:          0         0         0         0       621       641       361       352       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124862 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01115
n_activity=4223 dram_eff=0.3315
bk0: 12a 125538i bk1: 8a 125547i bk2: 0a 125575i bk3: 0a 125575i bk4: 20a 125522i bk5: 20a 125520i bk6: 64a 125421i bk7: 64a 125386i bk8: 64a 125417i bk9: 64a 125421i bk10: 64a 125386i bk11: 64a 125404i bk12: 64a 125389i bk13: 64a 125430i bk14: 64a 125381i bk15: 64a 125419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124862 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01115
n_activity=4320 dram_eff=0.3241
bk0: 12a 125536i bk1: 8a 125543i bk2: 0a 125576i bk3: 0a 125578i bk4: 20a 125524i bk5: 20a 125524i bk6: 64a 125416i bk7: 64a 125374i bk8: 64a 125428i bk9: 64a 125412i bk10: 64a 125424i bk11: 64a 125410i bk12: 64a 125427i bk13: 64a 125422i bk14: 64a 125416i bk15: 64a 125414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124858 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01121
n_activity=4252 dram_eff=0.3311
bk0: 12a 125538i bk1: 8a 125546i bk2: 0a 125574i bk3: 0a 125575i bk4: 20a 125522i bk5: 24a 125514i bk6: 64a 125417i bk7: 64a 125382i bk8: 64a 125430i bk9: 64a 125414i bk10: 64a 125427i bk11: 64a 125398i bk12: 64a 125430i bk13: 64a 125405i bk14: 64a 125427i bk15: 64a 125387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124858 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01121
n_activity=4313 dram_eff=0.3265
bk0: 12a 125536i bk1: 8a 125545i bk2: 0a 125575i bk3: 0a 125578i bk4: 20a 125525i bk5: 24a 125518i bk6: 64a 125413i bk7: 64a 125390i bk8: 64a 125425i bk9: 64a 125398i bk10: 64a 125427i bk11: 64a 125406i bk12: 64a 125427i bk13: 64a 125396i bk14: 64a 125420i bk15: 64a 125378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00161655
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124858 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01121
n_activity=4227 dram_eff=0.3331
bk0: 12a 125538i bk1: 8a 125546i bk2: 0a 125573i bk3: 0a 125574i bk4: 20a 125522i bk5: 24a 125512i bk6: 64a 125415i bk7: 64a 125401i bk8: 64a 125407i bk9: 64a 125416i bk10: 64a 125402i bk11: 64a 125416i bk12: 64a 125381i bk13: 64a 125423i bk14: 64a 125384i bk15: 64a 125415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171211
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125576 n_nop=124858 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01121
n_activity=4408 dram_eff=0.3194
bk0: 12a 125535i bk1: 8a 125545i bk2: 0a 125572i bk3: 0a 125575i bk4: 20a 125524i bk5: 24a 125517i bk6: 64a 125417i bk7: 64a 125378i bk8: 64a 125425i bk9: 64a 125412i bk10: 64a 125422i bk11: 64a 125414i bk12: 64a 125414i bk13: 64a 125419i bk14: 64a 125417i bk15: 64a 125392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00091578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2331, Miss = 176, Miss_rate = 0.076, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 1023, Miss = 174, Miss_rate = 0.170, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 996, Miss = 176, Miss_rate = 0.177, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 1018, Miss = 174, Miss_rate = 0.171, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 1014, Miss = 176, Miss_rate = 0.174, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 2378, Miss = 176, Miss_rate = 0.074, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 1023, Miss = 176, Miss_rate = 0.172, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 1060, Miss = 176, Miss_rate = 0.166, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 2346, Miss = 176, Miss_rate = 0.075, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 999, Miss = 176, Miss_rate = 0.176, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 1033, Miss = 176, Miss_rate = 0.170, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 993, Miss = 176, Miss_rate = 0.177, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 16214
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.1300
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4529
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1070
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=62954
icnt_total_pkts_simt_to_mem=25272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.25061
	minimum = 6
	maximum = 32
Network latency average = 8.11325
	minimum = 6
	maximum = 32
Slowest packet = 29157
Flit latency average = 6.48627
	minimum = 6
	maximum = 32
Slowest flit = 79271
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00507077
	minimum = 0 (at node 6)
	maximum = 0.0123704 (at node 20)
Accepted packet rate average = 0.00507077
	minimum = 0 (at node 6)
	maximum = 0.0123704 (at node 20)
Injected flit rate average = 0.0138688
	minimum = 0 (at node 6)
	maximum = 0.0476429 (at node 20)
Accepted flit rate average= 0.0138688
	minimum = 0 (at node 6)
	maximum = 0.0194751 (at node 20)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6254 (5 samples)
	minimum = 6 (5 samples)
	maximum = 129.6 (5 samples)
Network latency average = 12.1298 (5 samples)
	minimum = 6 (5 samples)
	maximum = 121.8 (5 samples)
Flit latency average = 9.17407 (5 samples)
	minimum = 6 (5 samples)
	maximum = 120.2 (5 samples)
Fragmentation average = 0.0128143 (5 samples)
	minimum = 0 (5 samples)
	maximum = 65.8 (5 samples)
Injected packet rate average = 0.0148398 (5 samples)
	minimum = 0.00835996 (5 samples)
	maximum = 0.0297646 (5 samples)
Accepted packet rate average = 0.0148398 (5 samples)
	minimum = 0.00835996 (5 samples)
	maximum = 0.0297646 (5 samples)
Injected flit rate average = 0.0403531 (5 samples)
	minimum = 0.0129347 (5 samples)
	maximum = 0.125667 (5 samples)
Accepted flit rate average = 0.0403531 (5 samples)
	minimum = 0.0205988 (5 samples)
	maximum = 0.0636085 (5 samples)
Injected packet size average = 2.71924 (5 samples)
Accepted packet size average = 2.71924 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 187429 (inst/sec)
gpgpu_simulation_rate = 2642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,95137)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,95137)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,95137)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,95137)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,95137)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,95137)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,95137)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,3,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 95637  inst.: 6988122 (ipc=481.3) sim_rate=188868 (inst/sec) elapsed = 0:0:00:37 / Fri Oct 31 16:33:08 2014
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(11,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(9,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 96137  inst.: 7336122 (ipc=588.7) sim_rate=193055 (inst/sec) elapsed = 0:0:00:38 / Fri Oct 31 16:33:09 2014
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(9,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 97137  inst.: 7513562 (ipc=383.1) sim_rate=192655 (inst/sec) elapsed = 0:0:00:39 / Fri Oct 31 16:33:10 2014
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,5,0) tid=(1,9,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,0,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 98637  inst.: 7694074 (ipc=270.5) sim_rate=192351 (inst/sec) elapsed = 0:0:00:40 / Fri Oct 31 16:33:11 2014
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(2,1,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3949,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3950,95137)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,3,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 99137  inst.: 7977178 (ipc=307.4) sim_rate=194565 (inst/sec) elapsed = 0:0:00:41 / Fri Oct 31 16:33:12 2014
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4025,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4026,95137)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4069,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4070,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4145,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4146,95137)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(8,1,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4217,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4218,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4245,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4246,95137)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4295,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4296,95137)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4313,95137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4314,95137)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4425,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4426,95137)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,3,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4484,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4485,95137)
GPGPU-Sim uArch: cycles simulated: 99637  inst.: 8188154 (ipc=320.2) sim_rate=194956 (inst/sec) elapsed = 0:0:00:42 / Fri Oct 31 16:33:13 2014
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4566,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4567,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4573,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4574,95137)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4588,95137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4589,95137)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4609,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4610,95137)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4677,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4678,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4678,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4679,95137)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4682,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4683,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4694,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4695,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4725,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4726,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4735,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4736,95137)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4769,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4770,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4799,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4800,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4828,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4829,95137)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,3,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4832,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4833,95137)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4897,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4898,95137)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4907,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4908,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4909,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4910,95137)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4988,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4989,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4991,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4992,95137)
GPGPU-Sim uArch: cycles simulated: 100137  inst.: 8455610 (ipc=341.6) sim_rate=196642 (inst/sec) elapsed = 0:0:00:43 / Fri Oct 31 16:33:14 2014
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(13,3,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5036,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5037,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5129,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5130,95137)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(13,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5156,95137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5157,95137)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5177,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5178,95137)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5202,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5203,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5262,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5263,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5279,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5280,95137)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,8,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5337,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5338,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5338,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5339,95137)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5340,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5341,95137)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5376,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5377,95137)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5381,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5382,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5392,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5393,95137)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5399,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5400,95137)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5439,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5440,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5457,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5458,95137)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 100637  inst.: 8766874 (ipc=367.2) sim_rate=199247 (inst/sec) elapsed = 0:0:00:44 / Fri Oct 31 16:33:15 2014
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5503,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5504,95137)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5507,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5508,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5593,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5594,95137)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5602,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5603,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5649,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5650,95137)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5662,95137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5663,95137)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5682,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5683,95137)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,9,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5762,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5763,95137)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5788,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5789,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5820,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5821,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5851,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5852,95137)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5941,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5942,95137)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5973,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5974,95137)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5977,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5978,95137)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5984,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5985,95137)
GPGPU-Sim uArch: cycles simulated: 101137  inst.: 8969946 (ipc=370.4) sim_rate=199332 (inst/sec) elapsed = 0:0:00:45 / Fri Oct 31 16:33:16 2014
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6020,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6021,95137)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6029,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6030,95137)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6057,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6058,95137)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,6,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6273,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6274,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6311,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6312,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6342,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6343,95137)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6352,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6353,95137)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(11,6,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6462,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6463,95137)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6486,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6487,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6499,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6500,95137)
GPGPU-Sim uArch: cycles simulated: 101637  inst.: 9204090 (ipc=377.9) sim_rate=200088 (inst/sec) elapsed = 0:0:00:46 / Fri Oct 31 16:33:17 2014
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6505,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6506,95137)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6574,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6575,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6583,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6584,95137)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6714,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6715,95137)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6853,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6854,95137)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6903,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6904,95137)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(11,6,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6905,95137), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6906,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6930,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6931,95137)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6959,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6960,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6998,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6999,95137)
GPGPU-Sim uArch: cycles simulated: 102137  inst.: 9385786 (ipc=376.9) sim_rate=199697 (inst/sec) elapsed = 0:0:00:47 / Fri Oct 31 16:33:18 2014
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7025,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7026,95137)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7116,95137), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7117,95137)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7170,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7171,95137)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7186,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7187,95137)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,7,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7382,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7383,95137)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,9,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7468,95137), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7469,95137)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7572,95137), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7573,95137)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7589,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7590,95137)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7594,95137), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7595,95137)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7600,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7601,95137)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(6,12,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7680,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7681,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7715,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7716,95137)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(13,12,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7952,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7953,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7972,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7973,95137)
GPGPU-Sim uArch: cycles simulated: 103137  inst.: 9817626 (ipc=383.8) sim_rate=204533 (inst/sec) elapsed = 0:0:00:48 / Fri Oct 31 16:33:19 2014
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8030,95137), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8031,95137)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8052,95137), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8053,95137)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8069,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8070,95137)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(11,10,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8148,95137), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8149,95137)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8152,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8153,95137)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8256,95137), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8257,95137)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8338,95137), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8339,95137)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,8,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8384,95137), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8385,95137)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8470,95137), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8471,95137)
GPGPU-Sim uArch: cycles simulated: 103637  inst.: 10033466 (ipc=386.6) sim_rate=204764 (inst/sec) elapsed = 0:0:00:49 / Fri Oct 31 16:33:20 2014
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8531,95137), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8532,95137)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,9,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8561,95137), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8562,95137)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8565,95137), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8566,95137)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8566,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8581,95137), 5 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(3,11,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8865,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8879,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8881,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8883,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8888,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8889,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8903,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8909,95137), 5 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,9,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8924,95137), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 104137  inst.: 10283546 (ipc=392.9) sim_rate=205670 (inst/sec) elapsed = 0:0:00:50 / Fri Oct 31 16:33:21 2014
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9071,95137), 4 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,9,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9326,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9427,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9441,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9445,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9459,95137), 4 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,10,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9493,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9549,95137), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9590,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9609,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9609,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9629,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9668,95137), 5 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(13,9,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9707,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9725,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9765,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9793,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9817,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9824,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9835,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9855,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9862,95137), 3 CTAs running
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(9,11,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9891,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9920,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9934,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9999,95137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 105137  inst.: 10713306 (ipc=396.6) sim_rate=210064 (inst/sec) elapsed = 0:0:00:51 / Fri Oct 31 16:33:22 2014
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10023,95137), 3 CTAs running
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,13,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10116,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10121,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10157,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10205,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10219,95137), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10256,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10275,95137), 3 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(13,11,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10299,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10329,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10373,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10375,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10379,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10395,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10462,95137), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,13,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 105637  inst.: 10979930 (ipc=403.1) sim_rate=211152 (inst/sec) elapsed = 0:0:00:52 / Fri Oct 31 16:33:23 2014
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10508,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10515,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10522,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10522,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10537,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10543,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10571,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10584,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10596,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10606,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10612,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10686,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10698,95137), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(8,13,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10728,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10733,95137), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10806,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10838,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10848,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10852,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10888,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10900,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10908,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10953,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11029,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11031,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11033,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11047,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11067,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11081,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11166,95137), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11190,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11214,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11226,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11230,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11230,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11354,95137), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11411,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11614,95137), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 14.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 11615
gpu_sim_insn = 4365312
gpu_ipc =     375.8340
gpu_tot_sim_cycle = 106752
gpu_tot_sim_insn = 11112762
gpu_tot_ipc =     104.0989
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 38349
gpu_stall_icnt2sh    = 93987
gpu_total_sim_rate=213706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215423
	L1I_total_cache_misses = 4059
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6732
L1D_cache:
	L1D_cache_core[0]: Access = 2014, Miss = 1319, Miss_rate = 0.655, Pending_hits = 40, Reservation_fails = 12422
	L1D_cache_core[1]: Access = 1853, Miss = 1177, Miss_rate = 0.635, Pending_hits = 48, Reservation_fails = 13586
	L1D_cache_core[2]: Access = 1566, Miss = 1123, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 15288
	L1D_cache_core[3]: Access = 1950, Miss = 1279, Miss_rate = 0.656, Pending_hits = 51, Reservation_fails = 12969
	L1D_cache_core[4]: Access = 1886, Miss = 1246, Miss_rate = 0.661, Pending_hits = 16, Reservation_fails = 13724
	L1D_cache_core[5]: Access = 2014, Miss = 1320, Miss_rate = 0.655, Pending_hits = 15, Reservation_fails = 13435
	L1D_cache_core[6]: Access = 1838, Miss = 1214, Miss_rate = 0.661, Pending_hits = 33, Reservation_fails = 13070
	L1D_cache_core[7]: Access = 2142, Miss = 1413, Miss_rate = 0.660, Pending_hits = 48, Reservation_fails = 12181
	L1D_cache_core[8]: Access = 1694, Miss = 1134, Miss_rate = 0.669, Pending_hits = 18, Reservation_fails = 14284
	L1D_cache_core[9]: Access = 2142, Miss = 1383, Miss_rate = 0.646, Pending_hits = 40, Reservation_fails = 12395
	L1D_cache_core[10]: Access = 2078, Miss = 1353, Miss_rate = 0.651, Pending_hits = 45, Reservation_fails = 12548
	L1D_cache_core[11]: Access = 2014, Miss = 1371, Miss_rate = 0.681, Pending_hits = 10, Reservation_fails = 13005
	L1D_cache_core[12]: Access = 2014, Miss = 1374, Miss_rate = 0.682, Pending_hits = 11, Reservation_fails = 13527
	L1D_cache_core[13]: Access = 1950, Miss = 1294, Miss_rate = 0.664, Pending_hits = 24, Reservation_fails = 13346
	L1D_cache_core[14]: Access = 2142, Miss = 1386, Miss_rate = 0.647, Pending_hits = 51, Reservation_fails = 12550
	L1D_total_cache_accesses = 29297
	L1D_total_cache_misses = 19386
	L1D_total_cache_miss_rate = 0.6617
	L1D_total_cache_pending_hits = 471
	L1D_total_cache_reservation_fails = 198330
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 211364
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6732
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7857, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 12987424
gpgpu_n_tot_w_icount = 405857
gpgpu_n_stall_shd_mem = 268026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18542
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 2453920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211802
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:370560	W0_Idle:1116562	W0_Scoreboard:439475	W1:504	W2:474	W3:444	W4:414	W5:384	W6:354	W7:324	W8:294	W9:264	W10:234	W11:204	W12:174	W13:144	W14:114	W15:70	W16:108068	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293393
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 148336 {8:18542,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 10640 {8:1330,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2521712 {136:18542,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61320 {8:7665,}
traffic_breakdown_memtocore[INST_ACC_R] = 180880 {136:1330,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 287 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 106751 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12465 	11862 	1879 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11658 	3647 	3132 	3312 	3863 	1867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2528 	10747 	4987 	280 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3585 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      7817      3136      6907      1940      7904      2138      8231      2016      6345      1585
dram[1]:          0         0    none      none        4873      5008      3225      2896      2198      1792      2025      2183      2041      1984      1951      1687
dram[2]:          0         0    none      none        4884      8972      3510      7402      1914      7022      2158      8391      2083      8817      1672      6141
dram[3]:          0         0    none      none        4920      5171      3147      3013      1957      2153      2183      2149      2132      2041      1775      1794
dram[4]:          0         0    none      none        7928      4852      7966      3136      7350      1835      8236      2124      8096      2014      5859      1696
dram[5]:          0         0    none      none        5359      4819      3079      2867      2300      1889      2152      2200      2047      2037      1863      1705
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       449       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       587       532       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       462       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       526       611       560       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       467       781       528       946       574       854       493       741       397
dram[5]:          0         0         0         0       621       641       611       539       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140193 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009936
n_activity=4223 dram_eff=0.3315
bk0: 12a 140869i bk1: 8a 140878i bk2: 0a 140906i bk3: 0a 140906i bk4: 20a 140853i bk5: 20a 140851i bk6: 64a 140752i bk7: 64a 140717i bk8: 64a 140748i bk9: 64a 140752i bk10: 64a 140717i bk11: 64a 140735i bk12: 64a 140720i bk13: 64a 140761i bk14: 64a 140712i bk15: 64a 140750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140193 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009936
n_activity=4320 dram_eff=0.3241
bk0: 12a 140867i bk1: 8a 140874i bk2: 0a 140907i bk3: 0a 140909i bk4: 20a 140855i bk5: 20a 140855i bk6: 64a 140747i bk7: 64a 140705i bk8: 64a 140759i bk9: 64a 140743i bk10: 64a 140755i bk11: 64a 140741i bk12: 64a 140758i bk13: 64a 140753i bk14: 64a 140747i bk15: 64a 140745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140189 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009992
n_activity=4252 dram_eff=0.3311
bk0: 12a 140869i bk1: 8a 140877i bk2: 0a 140905i bk3: 0a 140906i bk4: 20a 140853i bk5: 24a 140845i bk6: 64a 140748i bk7: 64a 140713i bk8: 64a 140761i bk9: 64a 140745i bk10: 64a 140758i bk11: 64a 140729i bk12: 64a 140761i bk13: 64a 140736i bk14: 64a 140758i bk15: 64a 140718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140189 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009992
n_activity=4313 dram_eff=0.3265
bk0: 12a 140867i bk1: 8a 140876i bk2: 0a 140906i bk3: 0a 140909i bk4: 20a 140856i bk5: 24a 140849i bk6: 64a 140744i bk7: 64a 140721i bk8: 64a 140756i bk9: 64a 140729i bk10: 64a 140758i bk11: 64a 140737i bk12: 64a 140758i bk13: 64a 140727i bk14: 64a 140751i bk15: 64a 140709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140189 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009992
n_activity=4227 dram_eff=0.3331
bk0: 12a 140869i bk1: 8a 140877i bk2: 0a 140904i bk3: 0a 140905i bk4: 20a 140853i bk5: 24a 140843i bk6: 64a 140746i bk7: 64a 140732i bk8: 64a 140738i bk9: 64a 140747i bk10: 64a 140733i bk11: 64a 140747i bk12: 64a 140712i bk13: 64a 140754i bk14: 64a 140715i bk15: 64a 140746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140907 n_nop=140189 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009992
n_activity=4408 dram_eff=0.3194
bk0: 12a 140866i bk1: 8a 140876i bk2: 0a 140903i bk3: 0a 140906i bk4: 20a 140855i bk5: 24a 140848i bk6: 64a 140748i bk7: 64a 140709i bk8: 64a 140756i bk9: 64a 140743i bk10: 64a 140753i bk11: 64a 140745i bk12: 64a 140745i bk13: 64a 140750i bk14: 64a 140748i bk15: 64a 140723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000816141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3717, Miss = 176, Miss_rate = 0.047, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 1809, Miss = 174, Miss_rate = 0.096, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 1836, Miss = 176, Miss_rate = 0.096, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 1802, Miss = 174, Miss_rate = 0.097, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 1865, Miss = 176, Miss_rate = 0.094, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 3734, Miss = 176, Miss_rate = 0.047, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 1832, Miss = 176, Miss_rate = 0.096, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 1848, Miss = 176, Miss_rate = 0.095, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 3704, Miss = 176, Miss_rate = 0.048, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 1792, Miss = 176, Miss_rate = 0.098, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 1817, Miss = 176, Miss_rate = 0.097, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 1781, Miss = 176, Miss_rate = 0.099, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 27537
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0766
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=107025
icnt_total_pkts_simt_to_mem=42867
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.9663
	minimum = 6
	maximum = 533
Network latency average = 27.755
	minimum = 6
	maximum = 445
Slowest packet = 33074
Flit latency average = 19.7059
	minimum = 6
	maximum = 445
Slowest flit = 118042
Fragmentation average = 0.0301157
	minimum = 0
	maximum = 138
Injected packet rate average = 0.0722119
	minimum = 0.0550151 (at node 1)
	maximum = 0.119328 (at node 15)
Accepted packet rate average = 0.0722119
	minimum = 0.0550151 (at node 1)
	maximum = 0.119328 (at node 15)
Injected flit rate average = 0.196636
	minimum = 0.0853207 (at node 1)
	maximum = 0.545674 (at node 15)
Accepted flit rate average= 0.196636
	minimum = 0.119156 (at node 18)
	maximum = 0.283168 (at node 12)
Injected packet length average = 2.72304
Accepted packet length average = 2.72304
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6822 (6 samples)
	minimum = 6 (6 samples)
	maximum = 196.833 (6 samples)
Network latency average = 14.734 (6 samples)
	minimum = 6 (6 samples)
	maximum = 175.667 (6 samples)
Flit latency average = 10.9294 (6 samples)
	minimum = 6 (6 samples)
	maximum = 174.333 (6 samples)
Fragmentation average = 0.0156978 (6 samples)
	minimum = 0 (6 samples)
	maximum = 77.8333 (6 samples)
Injected packet rate average = 0.0244018 (6 samples)
	minimum = 0.0161358 (6 samples)
	maximum = 0.0446919 (6 samples)
Accepted packet rate average = 0.0244018 (6 samples)
	minimum = 0.0161358 (6 samples)
	maximum = 0.0446919 (6 samples)
Injected flit rate average = 0.0664002 (6 samples)
	minimum = 0.0249991 (6 samples)
	maximum = 0.195668 (6 samples)
Accepted flit rate average = 0.0664002 (6 samples)
	minimum = 0.037025 (6 samples)
	maximum = 0.100202 (6 samples)
Injected packet size average = 2.72111 (6 samples)
Accepted packet size average = 2.72111 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 213706 (inst/sec)
gpgpu_simulation_rate = 2052 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,106752)
GPGPU-Sim uArch: cycles simulated: 107252  inst.: 11113162 (ipc= 0.8) sim_rate=209682 (inst/sec) elapsed = 0:0:00:53 / Fri Oct 31 16:33:24 2014
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12701,106752), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 12.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 119454
gpu_tot_sim_insn = 11131999
gpu_tot_ipc =      93.1907
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 38349
gpu_stall_icnt2sh    = 93987
gpu_total_sim_rate=210037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 216923
	L1I_total_cache_misses = 4075
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6732
L1D_cache:
	L1D_cache_core[0]: Access = 2014, Miss = 1319, Miss_rate = 0.655, Pending_hits = 40, Reservation_fails = 12422
	L1D_cache_core[1]: Access = 1853, Miss = 1177, Miss_rate = 0.635, Pending_hits = 48, Reservation_fails = 13586
	L1D_cache_core[2]: Access = 1566, Miss = 1123, Miss_rate = 0.717, Pending_hits = 21, Reservation_fails = 15288
	L1D_cache_core[3]: Access = 1950, Miss = 1279, Miss_rate = 0.656, Pending_hits = 51, Reservation_fails = 12969
	L1D_cache_core[4]: Access = 1886, Miss = 1246, Miss_rate = 0.661, Pending_hits = 16, Reservation_fails = 13724
	L1D_cache_core[5]: Access = 2014, Miss = 1320, Miss_rate = 0.655, Pending_hits = 15, Reservation_fails = 13435
	L1D_cache_core[6]: Access = 1838, Miss = 1214, Miss_rate = 0.661, Pending_hits = 33, Reservation_fails = 13070
	L1D_cache_core[7]: Access = 2142, Miss = 1413, Miss_rate = 0.660, Pending_hits = 48, Reservation_fails = 12181
	L1D_cache_core[8]: Access = 1694, Miss = 1134, Miss_rate = 0.669, Pending_hits = 18, Reservation_fails = 14284
	L1D_cache_core[9]: Access = 2142, Miss = 1383, Miss_rate = 0.646, Pending_hits = 40, Reservation_fails = 12395
	L1D_cache_core[10]: Access = 2078, Miss = 1353, Miss_rate = 0.651, Pending_hits = 45, Reservation_fails = 12548
	L1D_cache_core[11]: Access = 2014, Miss = 1371, Miss_rate = 0.681, Pending_hits = 10, Reservation_fails = 13005
	L1D_cache_core[12]: Access = 2045, Miss = 1390, Miss_rate = 0.680, Pending_hits = 11, Reservation_fails = 13527
	L1D_cache_core[13]: Access = 1950, Miss = 1294, Miss_rate = 0.664, Pending_hits = 24, Reservation_fails = 13346
	L1D_cache_core[14]: Access = 2142, Miss = 1386, Miss_rate = 0.647, Pending_hits = 51, Reservation_fails = 12550
	L1D_total_cache_accesses = 29328
	L1D_total_cache_misses = 19402
	L1D_total_cache_miss_rate = 0.6616
	L1D_total_cache_pending_hits = 471
	L1D_total_cache_reservation_fails = 198330
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 212848
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4075
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6732
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
7857, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 13070976
gpgpu_n_tot_w_icount = 408468
gpgpu_n_stall_shd_mem = 268530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18558
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 2457424
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 56728
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211802
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:370560	W0_Idle:1133438	W0_Scoreboard:445420	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:108481	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293393
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 148464 {8:18558,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 10768 {8:1346,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2523888 {136:18558,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 183056 {136:1346,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 286 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 119453 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12496 	11862 	1879 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11705 	3647 	3132 	3312 	3863 	1867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2544 	10747 	4987 	280 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      7861      3136      6907      1940      7904      2138      8231      2016      6345      1585
dram[1]:          0         0    none      none        4873      5008      3225      2896      2198      1792      2025      2183      2041      1984      1951      1687
dram[2]:          0         0    none      none        4884      8972      3510      7446      1914      7022      2158      8391      2083      8817      1672      6141
dram[3]:          0         0    none      none        4920      5171      3147      3013      1957      2153      2183      2149      2132      2041      1775      1794
dram[4]:          0         0    none      none        7928      4852      8015      3136      7350      1835      8236      2124      8096      2014      5859      1696
dram[5]:          0         0    none      none        5359      4819      3079      2867      2300      1889      2152      2200      2047      2037      1863      1705
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       449       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       587       532       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       462       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       526       611       560       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       467       781       528       946       574       854       493       741       397
dram[5]:          0         0         0         0       621       641       611       539       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156959 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008879
n_activity=4223 dram_eff=0.3315
bk0: 12a 157635i bk1: 8a 157644i bk2: 0a 157672i bk3: 0a 157672i bk4: 20a 157619i bk5: 20a 157617i bk6: 64a 157518i bk7: 64a 157483i bk8: 64a 157514i bk9: 64a 157518i bk10: 64a 157483i bk11: 64a 157501i bk12: 64a 157486i bk13: 64a 157527i bk14: 64a 157478i bk15: 64a 157516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00121137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156959 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008879
n_activity=4320 dram_eff=0.3241
bk0: 12a 157633i bk1: 8a 157640i bk2: 0a 157673i bk3: 0a 157675i bk4: 20a 157621i bk5: 20a 157621i bk6: 64a 157513i bk7: 64a 157471i bk8: 64a 157525i bk9: 64a 157509i bk10: 64a 157521i bk11: 64a 157507i bk12: 64a 157524i bk13: 64a 157519i bk14: 64a 157513i bk15: 64a 157511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156955 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00893
n_activity=4252 dram_eff=0.3311
bk0: 12a 157635i bk1: 8a 157643i bk2: 0a 157671i bk3: 0a 157672i bk4: 20a 157619i bk5: 24a 157611i bk6: 64a 157514i bk7: 64a 157479i bk8: 64a 157527i bk9: 64a 157511i bk10: 64a 157524i bk11: 64a 157495i bk12: 64a 157527i bk13: 64a 157502i bk14: 64a 157524i bk15: 64a 157484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156955 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00893
n_activity=4313 dram_eff=0.3265
bk0: 12a 157633i bk1: 8a 157642i bk2: 0a 157672i bk3: 0a 157675i bk4: 20a 157622i bk5: 24a 157615i bk6: 64a 157510i bk7: 64a 157487i bk8: 64a 157522i bk9: 64a 157495i bk10: 64a 157524i bk11: 64a 157503i bk12: 64a 157524i bk13: 64a 157493i bk14: 64a 157517i bk15: 64a 157475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00128747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156955 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00893
n_activity=4227 dram_eff=0.3331
bk0: 12a 157635i bk1: 8a 157643i bk2: 0a 157670i bk3: 0a 157671i bk4: 20a 157619i bk5: 24a 157609i bk6: 64a 157512i bk7: 64a 157498i bk8: 64a 157504i bk9: 64a 157513i bk10: 64a 157499i bk11: 64a 157513i bk12: 64a 157478i bk13: 64a 157520i bk14: 64a 157481i bk15: 64a 157512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=157673 n_nop=156955 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00893
n_activity=4408 dram_eff=0.3194
bk0: 12a 157632i bk1: 8a 157642i bk2: 0a 157669i bk3: 0a 157672i bk4: 20a 157621i bk5: 24a 157614i bk6: 64a 157514i bk7: 64a 157475i bk8: 64a 157522i bk9: 64a 157509i bk10: 64a 157519i bk11: 64a 157511i bk12: 64a 157511i bk13: 64a 157516i bk14: 64a 157514i bk15: 64a 157489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000729358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3729, Miss = 176, Miss_rate = 0.047, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 1809, Miss = 174, Miss_rate = 0.096, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 1838, Miss = 176, Miss_rate = 0.096, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 1802, Miss = 174, Miss_rate = 0.097, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 1867, Miss = 176, Miss_rate = 0.094, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 3744, Miss = 176, Miss_rate = 0.047, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 1834, Miss = 176, Miss_rate = 0.096, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 1848, Miss = 176, Miss_rate = 0.095, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 3717, Miss = 176, Miss_rate = 0.047, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 1794, Miss = 176, Miss_rate = 0.098, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 1819, Miss = 176, Miss_rate = 0.097, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 1783, Miss = 176, Miss_rate = 0.099, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 27584
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0764
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=107200
icnt_total_pkts_simt_to_mem=42944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.7766
	minimum = 6
	maximum = 12
Network latency average = 7.74468
	minimum = 6
	maximum = 11
Slowest packet = 55101
Flit latency average = 6.04762
	minimum = 6
	maximum = 8
Slowest flit = 150113
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 12)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 12)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 12)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 12)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1243 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.429 (7 samples)
Network latency average = 13.7356 (7 samples)
	minimum = 6 (7 samples)
	maximum = 152.143 (7 samples)
Flit latency average = 10.232 (7 samples)
	minimum = 6 (7 samples)
	maximum = 150.571 (7 samples)
Fragmentation average = 0.0134553 (7 samples)
	minimum = 0 (7 samples)
	maximum = 66.7143 (7 samples)
Injected packet rate average = 0.020955 (7 samples)
	minimum = 0.0138307 (7 samples)
	maximum = 0.038836 (7 samples)
Accepted packet rate average = 0.020955 (7 samples)
	minimum = 0.0138307 (7 samples)
	maximum = 0.038836 (7 samples)
Injected flit rate average = 0.0570194 (7 samples)
	minimum = 0.0214278 (7 samples)
	maximum = 0.168581 (7 samples)
Accepted flit rate average = 0.0570194 (7 samples)
	minimum = 0.0317357 (7 samples)
	maximum = 0.0878554 (7 samples)
Injected packet size average = 2.72104 (7 samples)
Accepted packet size average = 2.72104 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 210037 (inst/sec)
gpgpu_simulation_rate = 2253 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,119454)
GPGPU-Sim uArch: cycles simulated: 119954  inst.: 11140239 (ipc=16.5) sim_rate=206300 (inst/sec) elapsed = 0:0:00:54 / Fri Oct 31 16:33:25 2014
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(9,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 123954  inst.: 11194863 (ipc=14.0) sim_rate=203542 (inst/sec) elapsed = 0:0:00:55 / Fri Oct 31 16:33:26 2014
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 127454  inst.: 11312623 (ipc=22.6) sim_rate=202011 (inst/sec) elapsed = 0:0:00:56 / Fri Oct 31 16:33:27 2014
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(4,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 131454  inst.: 11477679 (ipc=28.8) sim_rate=201362 (inst/sec) elapsed = 0:0:00:57 / Fri Oct 31 16:33:28 2014
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 134954  inst.: 11621007 (ipc=31.5) sim_rate=200362 (inst/sec) elapsed = 0:0:00:58 / Fri Oct 31 16:33:29 2014
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 138454  inst.: 11762431 (ipc=33.2) sim_rate=199363 (inst/sec) elapsed = 0:0:00:59 / Fri Oct 31 16:33:30 2014
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(10,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 142454  inst.: 11878943 (ipc=32.5) sim_rate=197982 (inst/sec) elapsed = 0:0:01:00 / Fri Oct 31 16:33:31 2014
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23306,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23737,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23769,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23774,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23797,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23806,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23844,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23853,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23880,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23887,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23896,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23907,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23913,119454), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 23914
gpu_sim_insn = 761072
gpu_ipc =      31.8254
gpu_tot_sim_cycle = 143368
gpu_tot_sim_insn = 11893071
gpu_tot_ipc =      82.9548
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 38349
gpu_stall_icnt2sh    = 94140
gpu_total_sim_rate=198217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 244405
	L1I_total_cache_misses = 4569
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6732
L1D_cache:
	L1D_cache_core[0]: Access = 2093, Miss = 1367, Miss_rate = 0.653, Pending_hits = 40, Reservation_fails = 12422
	L1D_cache_core[1]: Access = 1932, Miss = 1225, Miss_rate = 0.634, Pending_hits = 48, Reservation_fails = 13586
	L1D_cache_core[2]: Access = 1645, Miss = 1171, Miss_rate = 0.712, Pending_hits = 21, Reservation_fails = 15288
	L1D_cache_core[3]: Access = 2029, Miss = 1327, Miss_rate = 0.654, Pending_hits = 51, Reservation_fails = 12969
	L1D_cache_core[4]: Access = 1965, Miss = 1294, Miss_rate = 0.659, Pending_hits = 16, Reservation_fails = 13724
	L1D_cache_core[5]: Access = 2093, Miss = 1368, Miss_rate = 0.654, Pending_hits = 15, Reservation_fails = 13435
	L1D_cache_core[6]: Access = 1917, Miss = 1262, Miss_rate = 0.658, Pending_hits = 33, Reservation_fails = 13070
	L1D_cache_core[7]: Access = 2221, Miss = 1461, Miss_rate = 0.658, Pending_hits = 48, Reservation_fails = 12181
	L1D_cache_core[8]: Access = 1773, Miss = 1182, Miss_rate = 0.667, Pending_hits = 18, Reservation_fails = 14284
	L1D_cache_core[9]: Access = 2221, Miss = 1431, Miss_rate = 0.644, Pending_hits = 40, Reservation_fails = 12395
	L1D_cache_core[10]: Access = 2157, Miss = 1401, Miss_rate = 0.650, Pending_hits = 45, Reservation_fails = 12548
	L1D_cache_core[11]: Access = 2014, Miss = 1371, Miss_rate = 0.681, Pending_hits = 10, Reservation_fails = 13005
	L1D_cache_core[12]: Access = 2045, Miss = 1390, Miss_rate = 0.680, Pending_hits = 11, Reservation_fails = 13527
	L1D_cache_core[13]: Access = 2029, Miss = 1341, Miss_rate = 0.661, Pending_hits = 24, Reservation_fails = 13346
	L1D_cache_core[14]: Access = 2221, Miss = 1434, Miss_rate = 0.646, Pending_hits = 51, Reservation_fails = 12550
	L1D_total_cache_accesses = 30355
	L1D_total_cache_misses = 20025
	L1D_total_cache_miss_rate = 0.6597
	L1D_total_cache_pending_hits = 471
	L1D_total_cache_reservation_fails = 198330
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 239836
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4569
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6732
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11568, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 435, 348, 348, 348, 348, 348, 348, 348, 348, 
gpgpu_n_tot_thrd_icount = 14614752
gpgpu_n_tot_w_icount = 456711
gpgpu_n_stall_shd_mem = 293282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19166
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 2588048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211802
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:370560	W0_Idle:1546475	W0_Scoreboard:602908	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:156555	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:293562
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 153328 {8:19166,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 14720 {8:1840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2606576 {136:19166,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64664 {8:8083,}
traffic_breakdown_memtocore[INST_ACC_R] = 250240 {136:1840,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 282 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 143367 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13507 	11862 	1879 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13196 	3660 	3133 	3312 	3863 	1867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3088 	10811 	4987 	280 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	403 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      8229      3331      7050      1940      8048      2138      8374      2016      6488      1585
dram[1]:          0         0    none      none        4873      5008      3402      3092      2198      1792      2025      2183      2041      1984      1951      1687
dram[2]:          0         0    none      none        4884      8972      3688      7833      1914      7165      2158      8534      2083      8961      1672      6285
dram[3]:          0         0    none      none        4920      5171      3324      3191      1957      2153      2183      2149      2132      2041      1775      1794
dram[4]:          0         0    none      none        7928      4852      8430      3313      7492      1835      8379      2124      8240      2014      6002      1696
dram[5]:          0         0    none      none        5359      4819      3275      3045      2300      1889      2152      2200      2047      2037      1863      1705
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       449       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       587       532       568       579       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       462       870       515       903       551      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       526       611       560       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       467       781       528       946       574       854       493       741       397
dram[5]:          0         0         0         0       621       641       611       539       563       481       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188525 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.007398
n_activity=4223 dram_eff=0.3315
bk0: 12a 189201i bk1: 8a 189210i bk2: 0a 189238i bk3: 0a 189238i bk4: 20a 189185i bk5: 20a 189183i bk6: 64a 189084i bk7: 64a 189049i bk8: 64a 189080i bk9: 64a 189084i bk10: 64a 189049i bk11: 64a 189067i bk12: 64a 189052i bk13: 64a 189093i bk14: 64a 189044i bk15: 64a 189082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100931
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188525 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.007398
n_activity=4320 dram_eff=0.3241
bk0: 12a 189199i bk1: 8a 189206i bk2: 0a 189239i bk3: 0a 189241i bk4: 20a 189187i bk5: 20a 189187i bk6: 64a 189079i bk7: 64a 189037i bk8: 64a 189091i bk9: 64a 189075i bk10: 64a 189087i bk11: 64a 189073i bk12: 64a 189090i bk13: 64a 189085i bk14: 64a 189079i bk15: 64a 189077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113613
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188521 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00744
n_activity=4252 dram_eff=0.3311
bk0: 12a 189201i bk1: 8a 189209i bk2: 0a 189237i bk3: 0a 189238i bk4: 20a 189185i bk5: 24a 189177i bk6: 64a 189080i bk7: 64a 189045i bk8: 64a 189093i bk9: 64a 189077i bk10: 64a 189090i bk11: 64a 189061i bk12: 64a 189093i bk13: 64a 189068i bk14: 64a 189090i bk15: 64a 189050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188521 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00744
n_activity=4313 dram_eff=0.3265
bk0: 12a 189199i bk1: 8a 189208i bk2: 0a 189238i bk3: 0a 189241i bk4: 20a 189188i bk5: 24a 189181i bk6: 64a 189076i bk7: 64a 189053i bk8: 64a 189088i bk9: 64a 189061i bk10: 64a 189090i bk11: 64a 189069i bk12: 64a 189090i bk13: 64a 189059i bk14: 64a 189083i bk15: 64a 189041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00107272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188521 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00744
n_activity=4227 dram_eff=0.3331
bk0: 12a 189201i bk1: 8a 189209i bk2: 0a 189236i bk3: 0a 189237i bk4: 20a 189185i bk5: 24a 189175i bk6: 64a 189078i bk7: 64a 189064i bk8: 64a 189070i bk9: 64a 189079i bk10: 64a 189065i bk11: 64a 189079i bk12: 64a 189044i bk13: 64a 189086i bk14: 64a 189047i bk15: 64a 189078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189239 n_nop=188521 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00744
n_activity=4408 dram_eff=0.3194
bk0: 12a 189198i bk1: 8a 189208i bk2: 0a 189235i bk3: 0a 189238i bk4: 20a 189187i bk5: 24a 189180i bk6: 64a 189080i bk7: 64a 189041i bk8: 64a 189088i bk9: 64a 189075i bk10: 64a 189085i bk11: 64a 189077i bk12: 64a 189077i bk13: 64a 189082i bk14: 64a 189080i bk15: 64a 189055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000607697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3963, Miss = 176, Miss_rate = 0.044, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 1905, Miss = 174, Miss_rate = 0.091, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 1904, Miss = 176, Miss_rate = 0.092, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 1898, Miss = 174, Miss_rate = 0.092, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 1933, Miss = 176, Miss_rate = 0.091, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 4006, Miss = 176, Miss_rate = 0.044, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 1926, Miss = 176, Miss_rate = 0.091, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 1940, Miss = 176, Miss_rate = 0.091, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 3990, Miss = 176, Miss_rate = 0.044, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 1860, Miss = 176, Miss_rate = 0.095, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 1915, Miss = 176, Miss_rate = 0.092, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 1849, Miss = 176, Miss_rate = 0.095, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 29089
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0725
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8083
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=113113
icnt_total_pkts_simt_to_mem=45255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.24419
	minimum = 6
	maximum = 30
Network latency average = 8.10565
	minimum = 6
	maximum = 30
Slowest packet = 55178
Flit latency average = 6.46693
	minimum = 6
	maximum = 30
Slowest flit = 150154
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00466177
	minimum = 0 (at node 11)
	maximum = 0.0114159 (at node 23)
Accepted packet rate average = 0.00466177
	minimum = 0 (at node 11)
	maximum = 0.0114159 (at node 23)
Injected flit rate average = 0.012737
	minimum = 0 (at node 11)
	maximum = 0.0447018 (at node 23)
Accepted flit rate average= 0.012737
	minimum = 0 (at node 11)
	maximum = 0.0192774 (at node 0)
Injected packet length average = 2.73223
Accepted packet length average = 2.73223
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0143 (8 samples)
	minimum = 6 (8 samples)
	maximum = 152.875 (8 samples)
Network latency average = 13.0318 (8 samples)
	minimum = 6 (8 samples)
	maximum = 136.875 (8 samples)
Flit latency average = 9.76135 (8 samples)
	minimum = 6 (8 samples)
	maximum = 135.5 (8 samples)
Fragmentation average = 0.0117734 (8 samples)
	minimum = 0 (8 samples)
	maximum = 58.375 (8 samples)
Injected packet rate average = 0.0189184 (8 samples)
	minimum = 0.0121019 (8 samples)
	maximum = 0.0354085 (8 samples)
Accepted packet rate average = 0.0189184 (8 samples)
	minimum = 0.0121019 (8 samples)
	maximum = 0.0354085 (8 samples)
Injected flit rate average = 0.0514841 (8 samples)
	minimum = 0.0187493 (8 samples)
	maximum = 0.153096 (8 samples)
Accepted flit rate average = 0.0514841 (8 samples)
	minimum = 0.0277688 (8 samples)
	maximum = 0.0792832 (8 samples)
Injected packet size average = 2.72138 (8 samples)
Accepted packet size average = 2.72138 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 198217 (inst/sec)
gpgpu_simulation_rate = 2389 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,143368)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,143368)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,143368)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,143368)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,143368)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,143368)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,143368)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(12,0,0) tid=(10,14,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(9,3,0) tid=(10,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,2,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 143868  inst.: 12145647 (ipc=505.2) sim_rate=199108 (inst/sec) elapsed = 0:0:01:01 / Fri Oct 31 16:33:32 2014
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,0,0) tid=(10,6,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(10,5,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 144368  inst.: 12493455 (ipc=600.4) sim_rate=201507 (inst/sec) elapsed = 0:0:01:02 / Fri Oct 31 16:33:33 2014
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,4,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 144868  inst.: 12645839 (ipc=501.8) sim_rate=200727 (inst/sec) elapsed = 0:0:01:03 / Fri Oct 31 16:33:34 2014
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(12,1,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 146368  inst.: 12729999 (ipc=279.0) sim_rate=198906 (inst/sec) elapsed = 0:0:01:04 / Fri Oct 31 16:33:35 2014
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,2,0) tid=(10,10,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(10,0,0) tid=(10,10,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,2,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3832,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3833,143368)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(12,2,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3990,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3991,143368)
GPGPU-Sim uArch: cycles simulated: 147368  inst.: 13079727 (ipc=296.7) sim_rate=201226 (inst/sec) elapsed = 0:0:01:05 / Fri Oct 31 16:33:36 2014
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4110,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4111,143368)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,3,0) tid=(10,12,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,3,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4342,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4343,143368)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4397,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4398,143368)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4419,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4420,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4475,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4476,143368)
GPGPU-Sim uArch: cycles simulated: 147868  inst.: 13321583 (ipc=317.4) sim_rate=201842 (inst/sec) elapsed = 0:0:01:06 / Fri Oct 31 16:33:37 2014
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4523,143368), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4524,143368)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4527,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4528,143368)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4535,143368), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4536,143368)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(7,0,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4575,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4576,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4601,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4602,143368)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4640,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4641,143368)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4652,143368), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4653,143368)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,5,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4788,143368), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4789,143368)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4809,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4810,143368)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4850,143368), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4851,143368)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4853,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4854,143368)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,1,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4920,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4921,143368)
GPGPU-Sim uArch: cycles simulated: 148368  inst.: 13605967 (ipc=342.6) sim_rate=203074 (inst/sec) elapsed = 0:0:01:07 / Fri Oct 31 16:33:38 2014
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5015,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5016,143368)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5017,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5018,143368)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5038,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5039,143368)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5042,143368), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5043,143368)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(11,5,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5131,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5132,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5156,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5157,143368)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5264,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5265,143368)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5271,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5272,143368)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5276,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5277,143368)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,5,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5340,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5341,143368)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5395,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5396,143368)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5401,143368), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5402,143368)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5438,143368), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5439,143368)
GPGPU-Sim uArch: cycles simulated: 148868  inst.: 13818543 (ipc=350.1) sim_rate=203213 (inst/sec) elapsed = 0:0:01:08 / Fri Oct 31 16:33:39 2014
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,8,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5600,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5601,143368)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5623,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5624,143368)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5651,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5652,143368)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5671,143368), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5672,143368)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5681,143368), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5682,143368)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5701,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5702,143368)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5712,143368), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5713,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5715,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5716,143368)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5754,143368), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5755,143368)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5757,143368), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5758,143368)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(10,6,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5859,143368), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5860,143368)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5887,143368), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5888,143368)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5903,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5904,143368)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5947,143368), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5948,143368)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5956,143368), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5957,143368)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5964,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5964,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5965,143368)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5965,143368)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5965,143368), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5966,143368)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,10,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5987,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5988,143368)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5995,143368), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5996,143368)
GPGPU-Sim uArch: cycles simulated: 149368  inst.: 14058767 (ipc=360.9) sim_rate=203750 (inst/sec) elapsed = 0:0:01:09 / Fri Oct 31 16:33:40 2014
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6003,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6004,143368)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6005,143368), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6006,143368)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6077,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6078,143368)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6091,143368), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6092,143368)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6102,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6103,143368)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6105,143368), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6106,143368)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6129,143368), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6130,143368)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(10,7,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6193,143368), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6194,143368)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6210,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6211,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6265,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6266,143368)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6325,143368), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6326,143368)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6349,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6350,143368)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6351,143368), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6352,143368)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(11,11,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 149868  inst.: 14281167 (ipc=367.4) sim_rate=204016 (inst/sec) elapsed = 0:0:01:10 / Fri Oct 31 16:33:41 2014
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6505,143368), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6506,143368)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6549,143368), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6550,143368)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6573,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6574,143368)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6575,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6576,143368)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6605,143368), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6606,143368)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,5,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6643,143368), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6644,143368)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6655,143368), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6656,143368)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6703,143368), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6704,143368)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6731,143368), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6732,143368)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,7,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6816,143368), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6817,143368)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6822,143368), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6823,143368)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6936,143368), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6937,143368)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6944,143368), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6945,143368)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,12,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 150368  inst.: 14565423 (ipc=381.8) sim_rate=205146 (inst/sec) elapsed = 0:0:01:11 / Fri Oct 31 16:33:42 2014
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7032,143368), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7033,143368)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7041,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7127,143368), 5 CTAs running
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,8,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7230,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7246,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7340,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7415,143368), 5 CTAs running
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,10,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 150868  inst.: 14749551 (ipc=380.9) sim_rate=204854 (inst/sec) elapsed = 0:0:01:12 / Fri Oct 31 16:33:43 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7513,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7540,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7542,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7559,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7576,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7594,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7597,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7622,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7675,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7679,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7693,143368), 4 CTAs running
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,7,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7887,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7895,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7925,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7989,143368), 4 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,10,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 151368  inst.: 14947823 (ipc=381.8) sim_rate=204764 (inst/sec) elapsed = 0:0:01:13 / Fri Oct 31 16:33:44 2014
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8001,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8135,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8188,143368), 3 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(7,9,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8216,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8259,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8266,143368), 3 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(7,9,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8389,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8435,143368), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8436,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8454,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8467,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8498,143368), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 151868  inst.: 15227087 (ipc=392.2) sim_rate=205771 (inst/sec) elapsed = 0:0:01:14 / Fri Oct 31 16:33:45 2014
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8513,143368), 3 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,10,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8534,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8598,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8619,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8634,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8685,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8688,143368), 3 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(12,11,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8728,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8751,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8773,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8795,143368), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8813,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8881,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8902,143368), 3 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,11,0) tid=(10,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8910,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8924,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8940,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8952,143368), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 152368  inst.: 15485615 (ipc=399.2) sim_rate=206474 (inst/sec) elapsed = 0:0:01:15 / Fri Oct 31 16:33:46 2014
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9027,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9055,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9061,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9089,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9122,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9136,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9170,143368), 1 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,11,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9194,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9196,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9206,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9212,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9230,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9231,143368), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9289,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9305,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9309,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9375,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9431,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9433,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9437,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9437,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9447,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9449,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9457,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9467,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9511,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9579,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9597,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9599,143368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9606,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9609,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9716,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,12,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9777,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9781,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9854,143368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9863,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9996,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10065,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10135,143368), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 11.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 10136
gpu_sim_insn = 3763968
gpu_ipc =     371.3465
gpu_tot_sim_cycle = 153504
gpu_tot_sim_insn = 15657039
gpu_tot_ipc =     101.9976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 55059
gpu_stall_icnt2sh    = 142854
gpu_total_sim_rate=208760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 305292
	L1I_total_cache_misses = 5968
	L1I_total_cache_miss_rate = 0.0195
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8818
L1D_cache:
	L1D_cache_core[0]: Access = 2797, Miss = 1872, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 16990
	L1D_cache_core[1]: Access = 2572, Miss = 1700, Miss_rate = 0.661, Pending_hits = 48, Reservation_fails = 18520
	L1D_cache_core[2]: Access = 2349, Miss = 1695, Miss_rate = 0.722, Pending_hits = 24, Reservation_fails = 20223
	L1D_cache_core[3]: Access = 2605, Miss = 1745, Miss_rate = 0.670, Pending_hits = 64, Reservation_fails = 17722
	L1D_cache_core[4]: Access = 2733, Miss = 1843, Miss_rate = 0.674, Pending_hits = 27, Reservation_fails = 18030
	L1D_cache_core[5]: Access = 2861, Miss = 1906, Miss_rate = 0.666, Pending_hits = 33, Reservation_fails = 18494
	L1D_cache_core[6]: Access = 2685, Miss = 1831, Miss_rate = 0.682, Pending_hits = 35, Reservation_fails = 17520
	L1D_cache_core[7]: Access = 2861, Miss = 1920, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 16852
	L1D_cache_core[8]: Access = 2541, Miss = 1728, Miss_rate = 0.680, Pending_hits = 30, Reservation_fails = 18911
	L1D_cache_core[9]: Access = 2989, Miss = 1950, Miss_rate = 0.652, Pending_hits = 63, Reservation_fails = 16599
	L1D_cache_core[10]: Access = 2925, Miss = 1954, Miss_rate = 0.668, Pending_hits = 52, Reservation_fails = 17180
	L1D_cache_core[11]: Access = 2782, Miss = 1939, Miss_rate = 0.697, Pending_hits = 13, Reservation_fails = 18391
	L1D_cache_core[12]: Access = 2813, Miss = 1907, Miss_rate = 0.678, Pending_hits = 29, Reservation_fails = 18087
	L1D_cache_core[13]: Access = 2797, Miss = 1904, Miss_rate = 0.681, Pending_hits = 24, Reservation_fails = 17878
	L1D_cache_core[14]: Access = 2861, Miss = 1891, Miss_rate = 0.661, Pending_hits = 61, Reservation_fails = 18143
	L1D_total_cache_accesses = 41171
	L1D_total_cache_misses = 27785
	L1D_total_cache_miss_rate = 0.6749
	L1D_total_cache_pending_hits = 609
	L1D_total_cache_reservation_fails = 269540
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 299324
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5968
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8818
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11742, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 18378720
gpgpu_n_tot_w_icount = 574335
gpgpu_n_stall_shd_mem = 369900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26792
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 3453328
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 288420
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:502861	W0_Idle:1560864	W0_Scoreboard:626698	W1:756	W2:711	W3:666	W4:621	W5:576	W6:531	W7:486	W8:441	W9:396	W10:351	W11:306	W12:261	W13:216	W14:171	W15:105	W16:156555	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411186
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214336 {8:26792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 15392 {8:1924,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3643712 {136:26792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86296 {8:10787,}
traffic_breakdown_memtocore[INST_ACC_R] = 261664 {136:1924,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 279 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 153503 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18581 	16912 	2085 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17381 	5364 	4639 	4853 	4952 	2255 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3679 	15079 	7558 	476 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	3107 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      9698      5969      9447      3285     10234      3350     10450      2953      8752      2469
dram[1]:          0         0    none      none        4873      5008      5328      5477      3377      3200      3061      3512      2881      2777      2737      2426
dram[2]:          0         0    none      none        4884      8972      6212      9667      3728      9952      3509     11131      2997     10961      2578      8229
dram[3]:          0         0    none      none        4920      5171      5313      5232      3270      3289      3451      3190      3017      2856      2609      2508
dram[4]:          0         0    none      none        7928      4852      9914      5692      9617      3338     10355      3376      9933      2841      7712      2363
dram[5]:          0         0    none      none        5359      4819      5578      5206      3317      3281      3356      3449      2995      2882      2543      2521
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       685       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       596      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       618       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       578       854       493       741       397
dram[5]:          0         0         0         0       621       641       628       625       563       662       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201904 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00691
n_activity=4223 dram_eff=0.3315
bk0: 12a 202580i bk1: 8a 202589i bk2: 0a 202617i bk3: 0a 202617i bk4: 20a 202564i bk5: 20a 202562i bk6: 64a 202463i bk7: 64a 202428i bk8: 64a 202459i bk9: 64a 202463i bk10: 64a 202428i bk11: 64a 202446i bk12: 64a 202431i bk13: 64a 202472i bk14: 64a 202423i bk15: 64a 202461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201904 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00691
n_activity=4320 dram_eff=0.3241
bk0: 12a 202578i bk1: 8a 202585i bk2: 0a 202618i bk3: 0a 202620i bk4: 20a 202566i bk5: 20a 202566i bk6: 64a 202458i bk7: 64a 202416i bk8: 64a 202470i bk9: 64a 202454i bk10: 64a 202466i bk11: 64a 202452i bk12: 64a 202469i bk13: 64a 202464i bk14: 64a 202458i bk15: 64a 202456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201900 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006949
n_activity=4252 dram_eff=0.3311
bk0: 12a 202580i bk1: 8a 202588i bk2: 0a 202616i bk3: 0a 202617i bk4: 20a 202564i bk5: 24a 202556i bk6: 64a 202459i bk7: 64a 202424i bk8: 64a 202472i bk9: 64a 202456i bk10: 64a 202469i bk11: 64a 202440i bk12: 64a 202472i bk13: 64a 202447i bk14: 64a 202469i bk15: 64a 202429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201900 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006949
n_activity=4313 dram_eff=0.3265
bk0: 12a 202578i bk1: 8a 202587i bk2: 0a 202617i bk3: 0a 202620i bk4: 20a 202567i bk5: 24a 202560i bk6: 64a 202455i bk7: 64a 202432i bk8: 64a 202467i bk9: 64a 202440i bk10: 64a 202469i bk11: 64a 202448i bk12: 64a 202469i bk13: 64a 202438i bk14: 64a 202462i bk15: 64a 202420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201900 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006949
n_activity=4227 dram_eff=0.3331
bk0: 12a 202580i bk1: 8a 202588i bk2: 0a 202615i bk3: 0a 202616i bk4: 20a 202564i bk5: 24a 202554i bk6: 64a 202457i bk7: 64a 202443i bk8: 64a 202449i bk9: 64a 202458i bk10: 64a 202444i bk11: 64a 202458i bk12: 64a 202423i bk13: 64a 202465i bk14: 64a 202426i bk15: 64a 202457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=202618 n_nop=201900 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006949
n_activity=4408 dram_eff=0.3194
bk0: 12a 202577i bk1: 8a 202587i bk2: 0a 202614i bk3: 0a 202617i bk4: 20a 202566i bk5: 24a 202559i bk6: 64a 202459i bk7: 64a 202420i bk8: 64a 202467i bk9: 64a 202454i bk10: 64a 202464i bk11: 64a 202456i bk12: 64a 202456i bk13: 64a 202461i bk14: 64a 202459i bk15: 64a 202434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000567571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5000, Miss = 176, Miss_rate = 0.035, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 2755, Miss = 174, Miss_rate = 0.063, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 2708, Miss = 176, Miss_rate = 0.065, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 2738, Miss = 174, Miss_rate = 0.064, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 2765, Miss = 176, Miss_rate = 0.064, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 5031, Miss = 176, Miss_rate = 0.035, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 2724, Miss = 176, Miss_rate = 0.065, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 2723, Miss = 176, Miss_rate = 0.065, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5009, Miss = 176, Miss_rate = 0.035, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 2669, Miss = 176, Miss_rate = 0.066, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 2730, Miss = 176, Miss_rate = 0.064, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 2651, Miss = 176, Miss_rate = 0.066, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 39503
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1754
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=154367
icnt_total_pkts_simt_to_mem=61077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.5938
	minimum = 6
	maximum = 356
Network latency average = 22.8079
	minimum = 6
	maximum = 356
Slowest packet = 66720
Flit latency average = 17.7105
	minimum = 6
	maximum = 356
Slowest flit = 182440
Fragmentation average = 0.0503169
	minimum = 0
	maximum = 219
Injected packet rate average = 0.0761057
	minimum = 0.0558406 (at node 3)
	maximum = 0.102309 (at node 15)
Accepted packet rate average = 0.0761057
	minimum = 0.0558406 (at node 3)
	maximum = 0.102309 (at node 15)
Injected flit rate average = 0.208556
	minimum = 0.0842541 (at node 3)
	maximum = 0.484313 (at node 15)
Accepted flit rate average= 0.208556
	minimum = 0.114148 (at node 23)
	maximum = 0.294692 (at node 6)
Injected packet length average = 2.74035
Accepted packet length average = 2.74035
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7453 (9 samples)
	minimum = 6 (9 samples)
	maximum = 175.444 (9 samples)
Network latency average = 14.118 (9 samples)
	minimum = 6 (9 samples)
	maximum = 161.222 (9 samples)
Flit latency average = 10.6446 (9 samples)
	minimum = 6 (9 samples)
	maximum = 160 (9 samples)
Fragmentation average = 0.016056 (9 samples)
	minimum = 0 (9 samples)
	maximum = 76.2222 (9 samples)
Injected packet rate average = 0.0252725 (9 samples)
	minimum = 0.0169617 (9 samples)
	maximum = 0.0428418 (9 samples)
Accepted packet rate average = 0.0252725 (9 samples)
	minimum = 0.0169617 (9 samples)
	maximum = 0.0428418 (9 samples)
Injected flit rate average = 0.0689366 (9 samples)
	minimum = 0.0260276 (9 samples)
	maximum = 0.189898 (9 samples)
Accepted flit rate average = 0.0689366 (9 samples)
	minimum = 0.0373664 (9 samples)
	maximum = 0.103218 (9 samples)
Injected packet size average = 2.72773 (9 samples)
Accepted packet size average = 2.72773 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 208760 (inst/sec)
gpgpu_simulation_rate = 2046 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,153504)
GPGPU-Sim uArch: cycles simulated: 155004  inst.: 15658479 (ipc= 1.0) sim_rate=206032 (inst/sec) elapsed = 0:0:01:16 / Fri Oct 31 16:33:47 2014
GPGPU-Sim uArch: cycles simulated: 163504  inst.: 15673634 (ipc= 1.7) sim_rate=203553 (inst/sec) elapsed = 0:0:01:17 / Fri Oct 31 16:33:48 2014
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12701,153504), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 166206
gpu_tot_sim_insn = 15676276
gpu_tot_ipc =      94.3184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 55059
gpu_stall_icnt2sh    = 142854
gpu_total_sim_rate=203588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 306792
	L1I_total_cache_misses = 5984
	L1I_total_cache_miss_rate = 0.0195
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8818
L1D_cache:
	L1D_cache_core[0]: Access = 2797, Miss = 1872, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 16990
	L1D_cache_core[1]: Access = 2572, Miss = 1700, Miss_rate = 0.661, Pending_hits = 48, Reservation_fails = 18520
	L1D_cache_core[2]: Access = 2349, Miss = 1695, Miss_rate = 0.722, Pending_hits = 24, Reservation_fails = 20223
	L1D_cache_core[3]: Access = 2605, Miss = 1745, Miss_rate = 0.670, Pending_hits = 64, Reservation_fails = 17722
	L1D_cache_core[4]: Access = 2733, Miss = 1843, Miss_rate = 0.674, Pending_hits = 27, Reservation_fails = 18030
	L1D_cache_core[5]: Access = 2861, Miss = 1906, Miss_rate = 0.666, Pending_hits = 33, Reservation_fails = 18494
	L1D_cache_core[6]: Access = 2716, Miss = 1847, Miss_rate = 0.680, Pending_hits = 35, Reservation_fails = 17520
	L1D_cache_core[7]: Access = 2861, Miss = 1920, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 16852
	L1D_cache_core[8]: Access = 2541, Miss = 1728, Miss_rate = 0.680, Pending_hits = 30, Reservation_fails = 18911
	L1D_cache_core[9]: Access = 2989, Miss = 1950, Miss_rate = 0.652, Pending_hits = 63, Reservation_fails = 16599
	L1D_cache_core[10]: Access = 2925, Miss = 1954, Miss_rate = 0.668, Pending_hits = 52, Reservation_fails = 17180
	L1D_cache_core[11]: Access = 2782, Miss = 1939, Miss_rate = 0.697, Pending_hits = 13, Reservation_fails = 18391
	L1D_cache_core[12]: Access = 2813, Miss = 1907, Miss_rate = 0.678, Pending_hits = 29, Reservation_fails = 18087
	L1D_cache_core[13]: Access = 2797, Miss = 1904, Miss_rate = 0.681, Pending_hits = 24, Reservation_fails = 17878
	L1D_cache_core[14]: Access = 2861, Miss = 1891, Miss_rate = 0.661, Pending_hits = 61, Reservation_fails = 18143
	L1D_total_cache_accesses = 41202
	L1D_total_cache_misses = 27801
	L1D_total_cache_miss_rate = 0.6747
	L1D_total_cache_pending_hits = 609
	L1D_total_cache_reservation_fails = 269540
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 300808
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8818
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11742, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 18462272
gpgpu_n_tot_w_icount = 576946
gpgpu_n_stall_shd_mem = 370404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26808
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 3456832
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 288420
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:502861	W0_Idle:1577740	W0_Scoreboard:632643	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:156968	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411186
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214464 {8:26808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 15520 {8:1940,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3645888 {136:26808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86416 {8:10802,}
traffic_breakdown_memtocore[INST_ACC_R] = 263840 {136:1940,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 279 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 166205 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18612 	16912 	2085 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17428 	5364 	4639 	4853 	4952 	2255 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3695 	15079 	7558 	476 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	3122 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076      9742      5969      9447      3285     10234      3350     10450      2953      8752      2469
dram[1]:          0         0    none      none        4873      5008      5328      5477      3377      3200      3061      3512      2881      2777      2737      2426
dram[2]:          0         0    none      none        4884      8972      6212      9716      3728      9952      3509     11131      2997     10961      2578      8229
dram[3]:          0         0    none      none        4920      5171      5313      5232      3270      3289      3451      3190      3017      2856      2609      2508
dram[4]:          0         0    none      none        7928      4852      9959      5692      9617      3338     10355      3376      9933      2841      7712      2363
dram[5]:          0         0    none      none        5359      4819      5578      5206      3317      3281      3356      3449      2995      2882      2543      2521
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       685       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       596      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       618       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       578       854       493       741       397
dram[5]:          0         0         0         0       621       641       628       625       563       662       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218670 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006382
n_activity=4223 dram_eff=0.3315
bk0: 12a 219346i bk1: 8a 219355i bk2: 0a 219383i bk3: 0a 219383i bk4: 20a 219330i bk5: 20a 219328i bk6: 64a 219229i bk7: 64a 219194i bk8: 64a 219225i bk9: 64a 219229i bk10: 64a 219194i bk11: 64a 219212i bk12: 64a 219197i bk13: 64a 219238i bk14: 64a 219189i bk15: 64a 219227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00087062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218670 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006382
n_activity=4320 dram_eff=0.3241
bk0: 12a 219344i bk1: 8a 219351i bk2: 0a 219384i bk3: 0a 219386i bk4: 20a 219332i bk5: 20a 219332i bk6: 64a 219224i bk7: 64a 219182i bk8: 64a 219236i bk9: 64a 219220i bk10: 64a 219232i bk11: 64a 219218i bk12: 64a 219235i bk13: 64a 219230i bk14: 64a 219224i bk15: 64a 219222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218666 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006418
n_activity=4252 dram_eff=0.3311
bk0: 12a 219346i bk1: 8a 219354i bk2: 0a 219382i bk3: 0a 219383i bk4: 20a 219330i bk5: 24a 219322i bk6: 64a 219225i bk7: 64a 219190i bk8: 64a 219238i bk9: 64a 219222i bk10: 64a 219235i bk11: 64a 219206i bk12: 64a 219238i bk13: 64a 219213i bk14: 64a 219235i bk15: 64a 219195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218666 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006418
n_activity=4313 dram_eff=0.3265
bk0: 12a 219344i bk1: 8a 219353i bk2: 0a 219383i bk3: 0a 219386i bk4: 20a 219333i bk5: 24a 219326i bk6: 64a 219221i bk7: 64a 219198i bk8: 64a 219233i bk9: 64a 219206i bk10: 64a 219235i bk11: 64a 219214i bk12: 64a 219235i bk13: 64a 219204i bk14: 64a 219228i bk15: 64a 219186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000925318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218666 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006418
n_activity=4227 dram_eff=0.3331
bk0: 12a 219346i bk1: 8a 219354i bk2: 0a 219381i bk3: 0a 219382i bk4: 20a 219330i bk5: 24a 219320i bk6: 64a 219223i bk7: 64a 219209i bk8: 64a 219215i bk9: 64a 219224i bk10: 64a 219210i bk11: 64a 219224i bk12: 64a 219189i bk13: 64a 219231i bk14: 64a 219192i bk15: 64a 219223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=219384 n_nop=218666 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006418
n_activity=4408 dram_eff=0.3194
bk0: 12a 219343i bk1: 8a 219353i bk2: 0a 219380i bk3: 0a 219383i bk4: 20a 219332i bk5: 24a 219325i bk6: 64a 219225i bk7: 64a 219186i bk8: 64a 219233i bk9: 64a 219220i bk10: 64a 219230i bk11: 64a 219222i bk12: 64a 219222i bk13: 64a 219227i bk14: 64a 219225i bk15: 64a 219200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000524195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5012, Miss = 176, Miss_rate = 0.035, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 2755, Miss = 174, Miss_rate = 0.063, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 2710, Miss = 176, Miss_rate = 0.065, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 2738, Miss = 174, Miss_rate = 0.064, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 2767, Miss = 176, Miss_rate = 0.064, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 5042, Miss = 176, Miss_rate = 0.035, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 2726, Miss = 176, Miss_rate = 0.065, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 2723, Miss = 176, Miss_rate = 0.065, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5021, Miss = 176, Miss_rate = 0.035, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 2671, Miss = 176, Miss_rate = 0.066, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 2732, Miss = 176, Miss_rate = 0.064, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 2653, Miss = 176, Miss_rate = 0.066, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 39550
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10802
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1770
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=154542
icnt_total_pkts_simt_to_mem=61154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 79033
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 215523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 6)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 6)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7495 (10 samples)
	minimum = 6 (10 samples)
	maximum = 159.1 (10 samples)
Network latency average = 13.4839 (10 samples)
	minimum = 6 (10 samples)
	maximum = 146.3 (10 samples)
Flit latency average = 10.1885 (10 samples)
	minimum = 6 (10 samples)
	maximum = 144.8 (10 samples)
Fragmentation average = 0.0144504 (10 samples)
	minimum = 0 (10 samples)
	maximum = 68.6 (10 samples)
Injected packet rate average = 0.0227727 (10 samples)
	minimum = 0.0152655 (10 samples)
	maximum = 0.0389277 (10 samples)
Accepted packet rate average = 0.0227727 (10 samples)
	minimum = 0.0152655 (10 samples)
	maximum = 0.0389277 (10 samples)
Injected flit rate average = 0.0621164 (10 samples)
	minimum = 0.0234248 (10 samples)
	maximum = 0.171515 (10 samples)
Accepted flit rate average = 0.0621164 (10 samples)
	minimum = 0.0336298 (10 samples)
	maximum = 0.0942735 (10 samples)
Injected packet size average = 2.72767 (10 samples)
Accepted packet size average = 2.72767 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 203588 (inst/sec)
gpgpu_simulation_rate = 2158 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,166206)
GPGPU-Sim uArch: cycles simulated: 168206  inst.: 15702196 (ipc=13.0) sim_rate=201310 (inst/sec) elapsed = 0:0:01:18 / Fri Oct 31 16:33:49 2014
GPGPU-Sim uArch: cycles simulated: 171206  inst.: 15739908 (ipc=12.7) sim_rate=199239 (inst/sec) elapsed = 0:0:01:19 / Fri Oct 31 16:33:50 2014
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 174206  inst.: 15841956 (ipc=20.7) sim_rate=198024 (inst/sec) elapsed = 0:0:01:20 / Fri Oct 31 16:33:51 2014
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(8,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 177706  inst.: 15975076 (ipc=26.0) sim_rate=197223 (inst/sec) elapsed = 0:0:01:21 / Fri Oct 31 16:33:52 2014
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(7,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 181706  inst.: 16126820 (ipc=29.1) sim_rate=196668 (inst/sec) elapsed = 0:0:01:22 / Fri Oct 31 16:33:53 2014
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(4,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(10,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 185706  inst.: 16275252 (ipc=30.7) sim_rate=196087 (inst/sec) elapsed = 0:0:01:23 / Fri Oct 31 16:33:54 2014
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 189706  inst.: 16374596 (ipc=29.7) sim_rate=194935 (inst/sec) elapsed = 0:0:01:24 / Fri Oct 31 16:33:55 2014
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23736,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23756,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23761,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23779,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23808,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23813,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23834,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23851,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23860,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23868,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23876,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23882,166206), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 23883
gpu_sim_insn = 702528
gpu_ipc =      29.4154
gpu_tot_sim_cycle = 190089
gpu_tot_sim_insn = 16378804
gpu_tot_ipc =      86.1639
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 55059
gpu_stall_icnt2sh    = 143000
gpu_total_sim_rate=194985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 332160
	L1I_total_cache_misses = 6440
	L1I_total_cache_miss_rate = 0.0194
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8818
L1D_cache:
	L1D_cache_core[0]: Access = 2876, Miss = 1920, Miss_rate = 0.668, Pending_hits = 42, Reservation_fails = 16990
	L1D_cache_core[1]: Access = 2651, Miss = 1748, Miss_rate = 0.659, Pending_hits = 48, Reservation_fails = 18520
	L1D_cache_core[2]: Access = 2428, Miss = 1743, Miss_rate = 0.718, Pending_hits = 24, Reservation_fails = 20223
	L1D_cache_core[3]: Access = 2684, Miss = 1793, Miss_rate = 0.668, Pending_hits = 64, Reservation_fails = 17722
	L1D_cache_core[4]: Access = 2733, Miss = 1843, Miss_rate = 0.674, Pending_hits = 27, Reservation_fails = 18030
	L1D_cache_core[5]: Access = 2861, Miss = 1906, Miss_rate = 0.666, Pending_hits = 33, Reservation_fails = 18494
	L1D_cache_core[6]: Access = 2716, Miss = 1847, Miss_rate = 0.680, Pending_hits = 35, Reservation_fails = 17520
	L1D_cache_core[7]: Access = 2940, Miss = 1968, Miss_rate = 0.669, Pending_hits = 64, Reservation_fails = 16852
	L1D_cache_core[8]: Access = 2620, Miss = 1776, Miss_rate = 0.678, Pending_hits = 30, Reservation_fails = 18911
	L1D_cache_core[9]: Access = 3068, Miss = 1998, Miss_rate = 0.651, Pending_hits = 63, Reservation_fails = 16599
	L1D_cache_core[10]: Access = 3004, Miss = 2002, Miss_rate = 0.666, Pending_hits = 52, Reservation_fails = 17180
	L1D_cache_core[11]: Access = 2861, Miss = 1987, Miss_rate = 0.695, Pending_hits = 13, Reservation_fails = 18391
	L1D_cache_core[12]: Access = 2892, Miss = 1955, Miss_rate = 0.676, Pending_hits = 29, Reservation_fails = 18087
	L1D_cache_core[13]: Access = 2876, Miss = 1952, Miss_rate = 0.679, Pending_hits = 24, Reservation_fails = 17878
	L1D_cache_core[14]: Access = 2940, Miss = 1939, Miss_rate = 0.660, Pending_hits = 61, Reservation_fails = 18143
	L1D_total_cache_accesses = 42150
	L1D_total_cache_misses = 28377
	L1D_total_cache_miss_rate = 0.6732
	L1D_total_cache_pending_hits = 609
	L1D_total_cache_reservation_fails = 269540
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 325720
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8818
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15453, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 609, 435, 435, 435, 435, 435, 435, 435, 435, 
gpgpu_n_tot_thrd_icount = 19887296
gpgpu_n_tot_w_icount = 621478
gpgpu_n_stall_shd_mem = 393252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27384
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 3577408
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104832
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 288420
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:502861	W0_Idle:1959194	W0_Scoreboard:778335	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:201344	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:411342
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 219072 {8:27384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 19168 {8:2396,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3724224 {136:27384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89392 {8:11174,}
traffic_breakdown_memtocore[INST_ACC_R] = 325856 {136:2396,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 276 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 190088 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19560 	16912 	2085 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18821 	5375 	4639 	4853 	4952 	2255 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4197 	15153 	7558 	476 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	3494 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	115 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      6147      9590      3285     10377      3350     10594      2953      8895      2469
dram[1]:          0         0    none      none        4873      5008      5506      5655      3377      3200      3061      3512      2881      2777      2737      2426
dram[2]:          0         0    none      none        4884      8972      6390     10039      3728     10095      3509     11274      2997     11105      2578      8373
dram[3]:          0         0    none      none        4920      5171      5491      5428      3270      3289      3451      3190      3017      2856      2609      2508
dram[4]:          0         0    none      none        7928      4852     10238      5887      9760      3338     10499      3376     10077      2841      7855      2363
dram[5]:          0         0    none      none        5359      4819      5756      5401      3317      3281      3356      3449      2995      2882      2543      2521
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       508       864       560       824       490       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       685       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       596      1011       491      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       618       527       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       578       854       493       741       397
dram[5]:          0         0         0         0       621       641       628       625       563       662       554       762       676       496       487       406

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250195 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00558
n_activity=4223 dram_eff=0.3315
bk0: 12a 250871i bk1: 8a 250880i bk2: 0a 250908i bk3: 0a 250908i bk4: 20a 250855i bk5: 20a 250853i bk6: 64a 250754i bk7: 64a 250719i bk8: 64a 250750i bk9: 64a 250754i bk10: 64a 250719i bk11: 64a 250737i bk12: 64a 250722i bk13: 64a 250763i bk14: 64a 250714i bk15: 64a 250752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000761232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250195 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00558
n_activity=4320 dram_eff=0.3241
bk0: 12a 250869i bk1: 8a 250876i bk2: 0a 250909i bk3: 0a 250911i bk4: 20a 250857i bk5: 20a 250857i bk6: 64a 250749i bk7: 64a 250707i bk8: 64a 250761i bk9: 64a 250745i bk10: 64a 250757i bk11: 64a 250743i bk12: 64a 250760i bk13: 64a 250755i bk14: 64a 250749i bk15: 64a 250747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000856884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250191 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005612
n_activity=4252 dram_eff=0.3311
bk0: 12a 250871i bk1: 8a 250879i bk2: 0a 250907i bk3: 0a 250908i bk4: 20a 250855i bk5: 24a 250847i bk6: 64a 250750i bk7: 64a 250715i bk8: 64a 250763i bk9: 64a 250747i bk10: 64a 250760i bk11: 64a 250731i bk12: 64a 250763i bk13: 64a 250738i bk14: 64a 250760i bk15: 64a 250720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250191 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005612
n_activity=4313 dram_eff=0.3265
bk0: 12a 250869i bk1: 8a 250878i bk2: 0a 250908i bk3: 0a 250911i bk4: 20a 250858i bk5: 24a 250851i bk6: 64a 250746i bk7: 64a 250723i bk8: 64a 250758i bk9: 64a 250731i bk10: 64a 250760i bk11: 64a 250739i bk12: 64a 250760i bk13: 64a 250729i bk14: 64a 250753i bk15: 64a 250711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000809058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250191 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005612
n_activity=4227 dram_eff=0.3331
bk0: 12a 250871i bk1: 8a 250879i bk2: 0a 250906i bk3: 0a 250907i bk4: 20a 250855i bk5: 24a 250845i bk6: 64a 250748i bk7: 64a 250734i bk8: 64a 250740i bk9: 64a 250749i bk10: 64a 250735i bk11: 64a 250749i bk12: 64a 250714i bk13: 64a 250756i bk14: 64a 250717i bk15: 64a 250748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000856884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250909 n_nop=250191 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005612
n_activity=4408 dram_eff=0.3194
bk0: 12a 250868i bk1: 8a 250878i bk2: 0a 250905i bk3: 0a 250908i bk4: 20a 250857i bk5: 24a 250850i bk6: 64a 250750i bk7: 64a 250711i bk8: 64a 250758i bk9: 64a 250745i bk10: 64a 250755i bk11: 64a 250747i bk12: 64a 250747i bk13: 64a 250752i bk14: 64a 250750i bk15: 64a 250725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000458333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5224, Miss = 176, Miss_rate = 0.034, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 2843, Miss = 174, Miss_rate = 0.061, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 2774, Miss = 176, Miss_rate = 0.063, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 2826, Miss = 174, Miss_rate = 0.062, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 2831, Miss = 176, Miss_rate = 0.062, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 5290, Miss = 176, Miss_rate = 0.033, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 2814, Miss = 176, Miss_rate = 0.063, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 2815, Miss = 176, Miss_rate = 0.063, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5257, Miss = 176, Miss_rate = 0.033, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 2739, Miss = 176, Miss_rate = 0.064, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 2820, Miss = 176, Miss_rate = 0.062, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 2721, Miss = 176, Miss_rate = 0.065, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 40954
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0515
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11174
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=160074
icnt_total_pkts_simt_to_mem=63302
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23113
	minimum = 6
	maximum = 28
Network latency average = 8.09687
	minimum = 6
	maximum = 28
Slowest packet = 79103
Flit latency average = 6.47917
	minimum = 6
	maximum = 28
Slowest flit = 215699
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00435456
	minimum = 0 (at node 4)
	maximum = 0.010384 (at node 20)
Accepted packet rate average = 0.00435456
	minimum = 0 (at node 4)
	maximum = 0.010384 (at node 20)
Injected flit rate average = 0.0119099
	minimum = 0 (at node 4)
	maximum = 0.0412009 (at node 20)
Accepted flit rate average= 0.0119099
	minimum = 0 (at node 4)
	maximum = 0.0193024 (at node 0)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9751 (11 samples)
	minimum = 6 (11 samples)
	maximum = 147.182 (11 samples)
Network latency average = 12.9942 (11 samples)
	minimum = 6 (11 samples)
	maximum = 135.545 (11 samples)
Flit latency average = 9.85126 (11 samples)
	minimum = 6 (11 samples)
	maximum = 134.182 (11 samples)
Fragmentation average = 0.0131367 (11 samples)
	minimum = 0 (11 samples)
	maximum = 62.3636 (11 samples)
Injected packet rate average = 0.0210983 (11 samples)
	minimum = 0.0138778 (11 samples)
	maximum = 0.0363328 (11 samples)
Accepted packet rate average = 0.0210983 (11 samples)
	minimum = 0.0138778 (11 samples)
	maximum = 0.0363328 (11 samples)
Injected flit rate average = 0.0575522 (11 samples)
	minimum = 0.0212953 (11 samples)
	maximum = 0.159668 (11 samples)
Accepted flit rate average = 0.0575522 (11 samples)
	minimum = 0.0305725 (11 samples)
	maximum = 0.0874579 (11 samples)
Injected packet size average = 2.72781 (11 samples)
Accepted packet size average = 2.72781 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 194985 (inst/sec)
gpgpu_simulation_rate = 2262 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,190089)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,190089)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,190089)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,190089)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,190089)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,190089)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,190089)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,6,0) tid=(3,14,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 190589  inst.: 16642324 (ipc=527.0) sim_rate=195792 (inst/sec) elapsed = 0:0:01:25 / Fri Oct 31 16:33:56 2014
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 191089  inst.: 16973844 (ipc=595.0) sim_rate=197370 (inst/sec) elapsed = 0:0:01:26 / Fri Oct 31 16:33:57 2014
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(11,5,0) tid=(3,10,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 192089  inst.: 17159060 (ipc=390.1) sim_rate=197230 (inst/sec) elapsed = 0:0:01:27 / Fri Oct 31 16:33:58 2014
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2811,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2812,190089)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2942,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2943,190089)
GPGPU-Sim uArch: cycles simulated: 193089  inst.: 17267092 (ipc=296.1) sim_rate=196216 (inst/sec) elapsed = 0:0:01:28 / Fri Oct 31 16:33:59 2014
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3202,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3203,190089)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3294,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3295,190089)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3681,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3682,190089)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(10,1,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3847,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3848,190089)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,1,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3939,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3940,190089)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3986,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3987,190089)
GPGPU-Sim uArch: cycles simulated: 194089  inst.: 17708788 (ipc=332.5) sim_rate=198975 (inst/sec) elapsed = 0:0:01:29 / Fri Oct 31 16:34:00 2014
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,3,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4225,190089), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4226,190089)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4239,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4240,190089)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4258,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4259,190089)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4351,190089), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4352,190089)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4422,190089), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4423,190089)
GPGPU-Sim uArch: cycles simulated: 194589  inst.: 17975732 (ipc=354.9) sim_rate=199730 (inst/sec) elapsed = 0:0:01:30 / Fri Oct 31 16:34:01 2014
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4585,190089), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4586,190089)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,8,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4653,190089), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4654,190089)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4675,190089), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4676,190089)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4706,190089), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4707,190089)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4793,190089), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4794,190089)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4801,190089), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4802,190089)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4807,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4808,190089)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4821,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4822,190089)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4970,190089), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4971,190089)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4972,190089), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4973,190089)
GPGPU-Sim uArch: cycles simulated: 195089  inst.: 18166004 (ipc=357.4) sim_rate=199626 (inst/sec) elapsed = 0:0:01:31 / Fri Oct 31 16:34:02 2014
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5051,190089), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5052,190089)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5065,190089), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5066,190089)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5067,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5068,190089)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5097,190089), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5098,190089)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5123,190089), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5124,190089)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5135,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5135,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5136,190089)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5136,190089)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5143,190089), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5144,190089)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5153,190089), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5154,190089)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(7,7,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5311,190089), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5312,190089)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5395,190089), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5396,190089)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,6,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5458,190089), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5459,190089)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5486,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5487,190089)
GPGPU-Sim uArch: cycles simulated: 195589  inst.: 18370452 (ipc=362.1) sim_rate=199678 (inst/sec) elapsed = 0:0:01:32 / Fri Oct 31 16:34:03 2014
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5532,190089), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5533,190089)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5553,190089), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5554,190089)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5563,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5563,190089), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5564,190089)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5564,190089)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(10,8,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5630,190089), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5631,190089)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5631,190089), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5632,190089)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5653,190089), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5654,190089)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5693,190089), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5694,190089)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5703,190089), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5704,190089)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5750,190089), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5751,190089)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5764,190089), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5765,190089)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5769,190089), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5770,190089)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5780,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5780,190089), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5781,190089)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5781,190089)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5790,190089), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5791,190089)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5811,190089), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5812,190089)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5858,190089), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5859,190089)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5876,190089), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5877,190089)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,11,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5923,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5976,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5976,190089), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 196089  inst.: 18685364 (ipc=384.4) sim_rate=200917 (inst/sec) elapsed = 0:0:01:33 / Fri Oct 31 16:34:04 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6066,190089), 5 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(6,11,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6116,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6123,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6178,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6228,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6232,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6247,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6256,190089), 5 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,10,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6306,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6368,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6374,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6400,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6474,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6475,190089), 4 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(7,9,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 196589  inst.: 18931444 (ipc=392.7) sim_rate=201398 (inst/sec) elapsed = 0:0:01:34 / Fri Oct 31 16:34:05 2014
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6567,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6572,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6576,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6598,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6632,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6641,190089), 4 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,8,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6764,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6777,190089), 4 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(9,9,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6912,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6950,190089), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6972,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6982,190089), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 197089  inst.: 19176084 (ipc=399.6) sim_rate=201853 (inst/sec) elapsed = 0:0:01:35 / Fri Oct 31 16:34:06 2014
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7034,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7076,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7084,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7092,190089), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7094,190089), 4 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,8,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7126,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7130,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7153,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7175,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7257,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7259,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7288,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7308,190089), 4 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,9,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7396,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7404,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7433,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7434,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7438,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7472,190089), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 197589  inst.: 19423284 (ipc=405.9) sim_rate=202325 (inst/sec) elapsed = 0:0:01:36 / Fri Oct 31 16:34:07 2014
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(2,11,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7532,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7566,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7571,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7654,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7659,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7661,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7673,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7679,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7686,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7755,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7787,190089), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7811,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7845,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7857,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7861,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7873,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7933,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7935,190089), 1 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,10,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7941,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7945,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7957,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8012,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8021,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8037,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8057,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8057,190089), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8093,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8113,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8122,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8122,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8142,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8170,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8194,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8220,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8262,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8268,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8302,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8419,190089), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8423,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8501,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8507,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8648,190089), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 8649
gpu_sim_insn = 3207168
gpu_ipc =     370.8137
gpu_tot_sim_cycle = 198738
gpu_tot_sim_insn = 19585972
gpu_tot_ipc =      98.5517
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 69856
gpu_stall_icnt2sh    = 184135
gpu_total_sim_rate=204020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 384287
	L1I_total_cache_misses = 7879
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10777
L1D_cache:
	L1D_cache_core[0]: Access = 3452, Miss = 2327, Miss_rate = 0.674, Pending_hits = 48, Reservation_fails = 20743
	L1D_cache_core[1]: Access = 3227, Miss = 2133, Miss_rate = 0.661, Pending_hits = 66, Reservation_fails = 22279
	L1D_cache_core[2]: Access = 3068, Miss = 2187, Miss_rate = 0.713, Pending_hits = 35, Reservation_fails = 23882
	L1D_cache_core[3]: Access = 3324, Miss = 2244, Miss_rate = 0.675, Pending_hits = 64, Reservation_fails = 21398
	L1D_cache_core[4]: Access = 3501, Miss = 2374, Miss_rate = 0.678, Pending_hits = 38, Reservation_fails = 21256
	L1D_cache_core[5]: Access = 3629, Miss = 2419, Miss_rate = 0.667, Pending_hits = 39, Reservation_fails = 21452
	L1D_cache_core[6]: Access = 3356, Miss = 2279, Miss_rate = 0.679, Pending_hits = 37, Reservation_fails = 21036
	L1D_cache_core[7]: Access = 3708, Miss = 2484, Miss_rate = 0.670, Pending_hits = 74, Reservation_fails = 20339
	L1D_cache_core[8]: Access = 3196, Miss = 2199, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 23199
	L1D_cache_core[9]: Access = 3644, Miss = 2353, Miss_rate = 0.646, Pending_hits = 108, Reservation_fails = 20607
	L1D_cache_core[10]: Access = 3580, Miss = 2419, Miss_rate = 0.676, Pending_hits = 54, Reservation_fails = 21363
	L1D_cache_core[11]: Access = 3437, Miss = 2401, Miss_rate = 0.699, Pending_hits = 18, Reservation_fails = 22936
	L1D_cache_core[12]: Access = 3276, Miss = 2210, Miss_rate = 0.675, Pending_hits = 31, Reservation_fails = 21701
	L1D_cache_core[13]: Access = 3452, Miss = 2341, Miss_rate = 0.678, Pending_hits = 45, Reservation_fails = 21650
	L1D_cache_core[14]: Access = 3516, Miss = 2333, Miss_rate = 0.664, Pending_hits = 71, Reservation_fails = 21747
	L1D_total_cache_accesses = 51366
	L1D_total_cache_misses = 34703
	L1D_total_cache_miss_rate = 0.6756
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 325588
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 376408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7879
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15627, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 23094464
gpgpu_n_tot_w_icount = 721702
gpgpu_n_stall_shd_mem = 453908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33562
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 4314688
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 104832
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349076
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:608724	W0_Idle:1973053	W0_Scoreboard:803175	W1:1008	W2:948	W3:888	W4:828	W5:768	W6:708	W7:648	W8:588	W9:528	W10:468	W11:408	W12:348	W13:288	W14:228	W15:140	W16:201344	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511566
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268496 {8:33562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 19792 {8:2474,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4564432 {136:33562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107824 {8:13478,}
traffic_breakdown_memtocore[INST_ACC_R] = 336464 {136:2474,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 277 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 198737 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23284 	21461 	2294 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22086 	6621 	5922 	6102 	6143 	2580 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4687 	18534 	9654 	687 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	5798 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	121 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      4663     12179      4931     11990      4333     10172      3260
dram[1]:          0         0    none      none        4873      5008      6731      7190      4378      4837      4112      4799      3705      4018      3673      3388
dram[2]:          0         0    none      none        4884      8972      7959     10039      4957     11859      5093     12743      4423     12275      3360      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      4637      4246      4487      4300      4043      3900      3434      3463
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      4604     12335      4592     11436      3878      9044      3130
dram[5]:          0         0    none      none        5359      4819      7309      7348      4606      4937      4796      4807      4218      4364      3512      3572
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       847       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       540       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       599       891       606       762       676       544       487       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261611 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005337
n_activity=4223 dram_eff=0.3315
bk0: 12a 262287i bk1: 8a 262296i bk2: 0a 262324i bk3: 0a 262324i bk4: 20a 262271i bk5: 20a 262269i bk6: 64a 262170i bk7: 64a 262135i bk8: 64a 262166i bk9: 64a 262170i bk10: 64a 262135i bk11: 64a 262153i bk12: 64a 262138i bk13: 64a 262179i bk14: 64a 262130i bk15: 64a 262168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000728104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261611 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005337
n_activity=4320 dram_eff=0.3241
bk0: 12a 262285i bk1: 8a 262292i bk2: 0a 262325i bk3: 0a 262327i bk4: 20a 262273i bk5: 20a 262273i bk6: 64a 262165i bk7: 64a 262123i bk8: 64a 262177i bk9: 64a 262161i bk10: 64a 262173i bk11: 64a 262159i bk12: 64a 262176i bk13: 64a 262171i bk14: 64a 262165i bk15: 64a 262163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000819594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261607 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005367
n_activity=4252 dram_eff=0.3311
bk0: 12a 262287i bk1: 8a 262295i bk2: 0a 262323i bk3: 0a 262324i bk4: 20a 262271i bk5: 24a 262263i bk6: 64a 262166i bk7: 64a 262131i bk8: 64a 262179i bk9: 64a 262163i bk10: 64a 262176i bk11: 64a 262147i bk12: 64a 262179i bk13: 64a 262154i bk14: 64a 262176i bk15: 64a 262136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000998761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261607 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005367
n_activity=4313 dram_eff=0.3265
bk0: 12a 262285i bk1: 8a 262294i bk2: 0a 262324i bk3: 0a 262327i bk4: 20a 262274i bk5: 24a 262267i bk6: 64a 262162i bk7: 64a 262139i bk8: 64a 262174i bk9: 64a 262147i bk10: 64a 262176i bk11: 64a 262155i bk12: 64a 262176i bk13: 64a 262145i bk14: 64a 262169i bk15: 64a 262127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261607 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005367
n_activity=4227 dram_eff=0.3331
bk0: 12a 262287i bk1: 8a 262295i bk2: 0a 262322i bk3: 0a 262323i bk4: 20a 262271i bk5: 24a 262261i bk6: 64a 262164i bk7: 64a 262150i bk8: 64a 262156i bk9: 64a 262165i bk10: 64a 262151i bk11: 64a 262165i bk12: 64a 262130i bk13: 64a 262172i bk14: 64a 262133i bk15: 64a 262164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000819594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=262325 n_nop=261607 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005367
n_activity=4408 dram_eff=0.3194
bk0: 12a 262284i bk1: 8a 262294i bk2: 0a 262321i bk3: 0a 262324i bk4: 20a 262273i bk5: 24a 262266i bk6: 64a 262166i bk7: 64a 262127i bk8: 64a 262174i bk9: 64a 262161i bk10: 64a 262171i bk11: 64a 262163i bk12: 64a 262163i bk13: 64a 262168i bk14: 64a 262166i bk15: 64a 262141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000438388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5943, Miss = 176, Miss_rate = 0.030, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 3550, Miss = 174, Miss_rate = 0.049, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 3497, Miss = 176, Miss_rate = 0.050, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 3527, Miss = 174, Miss_rate = 0.049, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 3564, Miss = 176, Miss_rate = 0.049, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 5980, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 3513, Miss = 176, Miss_rate = 0.050, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 3544, Miss = 176, Miss_rate = 0.050, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5944, Miss = 176, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 3477, Miss = 176, Miss_rate = 0.051, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 3522, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 3453, Miss = 176, Miss_rate = 0.051, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 49514
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=193658
icnt_total_pkts_simt_to_mem=76470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0522
	minimum = 6
	maximum = 420
Network latency average = 23.5084
	minimum = 6
	maximum = 347
Slowest packet = 88002
Flit latency average = 18.6376
	minimum = 6
	maximum = 347
Slowest flit = 246253
Fragmentation average = 0.127862
	minimum = 0
	maximum = 316
Injected packet rate average = 0.0733118
	minimum = 0.0412764 (at node 12)
	maximum = 0.0853278 (at node 24)
Accepted packet rate average = 0.0733118
	minimum = 0.0412764 (at node 12)
	maximum = 0.0853278 (at node 24)
Injected flit rate average = 0.200203
	minimum = 0.0634755 (at node 12)
	maximum = 0.415655 (at node 15)
Accepted flit rate average= 0.200203
	minimum = 0.0794311 (at node 23)
	maximum = 0.321656 (at node 4)
Injected packet length average = 2.73084
Accepted packet length average = 2.73084
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3982 (12 samples)
	minimum = 6 (12 samples)
	maximum = 169.917 (12 samples)
Network latency average = 13.8704 (12 samples)
	minimum = 6 (12 samples)
	maximum = 153.167 (12 samples)
Flit latency average = 10.5835 (12 samples)
	minimum = 6 (12 samples)
	maximum = 151.917 (12 samples)
Fragmentation average = 0.0226972 (12 samples)
	minimum = 0 (12 samples)
	maximum = 83.5 (12 samples)
Injected packet rate average = 0.0254494 (12 samples)
	minimum = 0.016161 (12 samples)
	maximum = 0.0404157 (12 samples)
Accepted packet rate average = 0.0254494 (12 samples)
	minimum = 0.016161 (12 samples)
	maximum = 0.0404157 (12 samples)
Injected flit rate average = 0.0694397 (12 samples)
	minimum = 0.0248103 (12 samples)
	maximum = 0.181 (12 samples)
Accepted flit rate average = 0.0694397 (12 samples)
	minimum = 0.0346441 (12 samples)
	maximum = 0.106974 (12 samples)
Injected packet size average = 2.72854 (12 samples)
Accepted packet size average = 2.72854 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 204020 (inst/sec)
gpgpu_simulation_rate = 2070 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,198738)
GPGPU-Sim uArch: cycles simulated: 199238  inst.: 19586372 (ipc= 0.8) sim_rate=201921 (inst/sec) elapsed = 0:0:01:37 / Fri Oct 31 16:34:08 2014
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12701,198738), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 10.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 211440
gpu_tot_sim_insn = 19605209
gpu_tot_ipc =      92.7223
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 69856
gpu_stall_icnt2sh    = 184135
gpu_total_sim_rate=202115

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385787
	L1I_total_cache_misses = 7895
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10777
L1D_cache:
	L1D_cache_core[0]: Access = 3452, Miss = 2327, Miss_rate = 0.674, Pending_hits = 48, Reservation_fails = 20743
	L1D_cache_core[1]: Access = 3227, Miss = 2133, Miss_rate = 0.661, Pending_hits = 66, Reservation_fails = 22279
	L1D_cache_core[2]: Access = 3068, Miss = 2187, Miss_rate = 0.713, Pending_hits = 35, Reservation_fails = 23882
	L1D_cache_core[3]: Access = 3324, Miss = 2244, Miss_rate = 0.675, Pending_hits = 64, Reservation_fails = 21398
	L1D_cache_core[4]: Access = 3501, Miss = 2374, Miss_rate = 0.678, Pending_hits = 38, Reservation_fails = 21256
	L1D_cache_core[5]: Access = 3629, Miss = 2419, Miss_rate = 0.667, Pending_hits = 39, Reservation_fails = 21452
	L1D_cache_core[6]: Access = 3356, Miss = 2279, Miss_rate = 0.679, Pending_hits = 37, Reservation_fails = 21036
	L1D_cache_core[7]: Access = 3708, Miss = 2484, Miss_rate = 0.670, Pending_hits = 74, Reservation_fails = 20339
	L1D_cache_core[8]: Access = 3196, Miss = 2199, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 23199
	L1D_cache_core[9]: Access = 3644, Miss = 2353, Miss_rate = 0.646, Pending_hits = 108, Reservation_fails = 20607
	L1D_cache_core[10]: Access = 3611, Miss = 2435, Miss_rate = 0.674, Pending_hits = 54, Reservation_fails = 21363
	L1D_cache_core[11]: Access = 3437, Miss = 2401, Miss_rate = 0.699, Pending_hits = 18, Reservation_fails = 22936
	L1D_cache_core[12]: Access = 3276, Miss = 2210, Miss_rate = 0.675, Pending_hits = 31, Reservation_fails = 21701
	L1D_cache_core[13]: Access = 3452, Miss = 2341, Miss_rate = 0.678, Pending_hits = 45, Reservation_fails = 21650
	L1D_cache_core[14]: Access = 3516, Miss = 2333, Miss_rate = 0.664, Pending_hits = 71, Reservation_fails = 21747
	L1D_total_cache_accesses = 51397
	L1D_total_cache_misses = 34719
	L1D_total_cache_miss_rate = 0.6755
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 325588
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 377892
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7895
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
15627, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 23178016
gpgpu_n_tot_w_icount = 724313
gpgpu_n_stall_shd_mem = 454412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33578
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 4318192
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105336
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349076
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:608724	W0_Idle:1989929	W0_Scoreboard:809120	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:201757	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511566
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268624 {8:33578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 19920 {8:2490,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4566608 {136:33578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107944 {8:13493,}
traffic_breakdown_memtocore[INST_ACC_R] = 338640 {136:2490,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 277 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 211439 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23315 	21461 	2294 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22133 	6621 	5922 	6102 	6143 	2580 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4703 	18534 	9654 	687 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	5813 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      4663     12179      4931     11990      4333     10172      3260
dram[1]:          0         0    none      none        4873      5008      6731      7190      4427      4837      4112      4799      3705      4018      3673      3388
dram[2]:          0         0    none      none        4884      8972      7959     10039      4957     11859      5093     12743      4423     12275      3360      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      4637      4291      4487      4300      4043      3900      3434      3463
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      4604     12335      4592     11436      3878      9044      3130
dram[5]:          0         0    none      none        5359      4819      7309      7348      4651      4937      4796      4807      4218      4364      3512      3572
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       847       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       540       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       599       891       606       762       676       544       487       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278377 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005016
n_activity=4223 dram_eff=0.3315
bk0: 12a 279053i bk1: 8a 279062i bk2: 0a 279090i bk3: 0a 279090i bk4: 20a 279037i bk5: 20a 279035i bk6: 64a 278936i bk7: 64a 278901i bk8: 64a 278932i bk9: 64a 278936i bk10: 64a 278901i bk11: 64a 278919i bk12: 64a 278904i bk13: 64a 278945i bk14: 64a 278896i bk15: 64a 278934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000684365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278377 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005016
n_activity=4320 dram_eff=0.3241
bk0: 12a 279051i bk1: 8a 279058i bk2: 0a 279091i bk3: 0a 279093i bk4: 20a 279039i bk5: 20a 279039i bk6: 64a 278931i bk7: 64a 278889i bk8: 64a 278943i bk9: 64a 278927i bk10: 64a 278939i bk11: 64a 278925i bk12: 64a 278942i bk13: 64a 278937i bk14: 64a 278931i bk15: 64a 278929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278373 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005045
n_activity=4252 dram_eff=0.3311
bk0: 12a 279053i bk1: 8a 279061i bk2: 0a 279089i bk3: 0a 279090i bk4: 20a 279037i bk5: 24a 279029i bk6: 64a 278932i bk7: 64a 278897i bk8: 64a 278945i bk9: 64a 278929i bk10: 64a 278942i bk11: 64a 278913i bk12: 64a 278945i bk13: 64a 278920i bk14: 64a 278942i bk15: 64a 278902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000938762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278373 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005045
n_activity=4313 dram_eff=0.3265
bk0: 12a 279051i bk1: 8a 279060i bk2: 0a 279090i bk3: 0a 279093i bk4: 20a 279040i bk5: 24a 279033i bk6: 64a 278928i bk7: 64a 278905i bk8: 64a 278940i bk9: 64a 278913i bk10: 64a 278942i bk11: 64a 278921i bk12: 64a 278942i bk13: 64a 278911i bk14: 64a 278935i bk15: 64a 278893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000727361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278373 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005045
n_activity=4227 dram_eff=0.3331
bk0: 12a 279053i bk1: 8a 279061i bk2: 0a 279088i bk3: 0a 279089i bk4: 20a 279037i bk5: 24a 279027i bk6: 64a 278930i bk7: 64a 278916i bk8: 64a 278922i bk9: 64a 278931i bk10: 64a 278917i bk11: 64a 278931i bk12: 64a 278896i bk13: 64a 278938i bk14: 64a 278899i bk15: 64a 278930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279091 n_nop=278373 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005045
n_activity=4408 dram_eff=0.3194
bk0: 12a 279050i bk1: 8a 279060i bk2: 0a 279087i bk3: 0a 279090i bk4: 20a 279039i bk5: 24a 279032i bk6: 64a 278932i bk7: 64a 278893i bk8: 64a 278940i bk9: 64a 278927i bk10: 64a 278937i bk11: 64a 278929i bk12: 64a 278929i bk13: 64a 278934i bk14: 64a 278932i bk15: 64a 278907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000412052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5945, Miss = 176, Miss_rate = 0.030, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 3550, Miss = 174, Miss_rate = 0.049, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 3510, Miss = 176, Miss_rate = 0.050, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 3527, Miss = 174, Miss_rate = 0.049, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 3566, Miss = 176, Miss_rate = 0.049, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 5980, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 3515, Miss = 176, Miss_rate = 0.050, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 3554, Miss = 176, Miss_rate = 0.050, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5946, Miss = 176, Miss_rate = 0.030, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 3479, Miss = 176, Miss_rate = 0.051, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 3534, Miss = 176, Miss_rate = 0.050, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 3455, Miss = 176, Miss_rate = 0.051, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 49561
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13493
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2320
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=193833
icnt_total_pkts_simt_to_mem=76547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 99055
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 270207
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 10)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 10)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 10)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 10)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6589 (13 samples)
	minimum = 6 (13 samples)
	maximum = 157.769 (13 samples)
Network latency average = 13.4016 (13 samples)
	minimum = 6 (13 samples)
	maximum = 142.308 (13 samples)
Flit latency average = 10.2373 (13 samples)
	minimum = 6 (13 samples)
	maximum = 140.846 (13 samples)
Fragmentation average = 0.0209512 (13 samples)
	minimum = 0 (13 samples)
	maximum = 77.0769 (13 samples)
Injected packet rate average = 0.0235129 (13 samples)
	minimum = 0.0149178 (13 samples)
	maximum = 0.0375914 (13 samples)
Accepted packet rate average = 0.0235129 (13 samples)
	minimum = 0.0149178 (13 samples)
	maximum = 0.0375914 (13 samples)
Injected flit rate average = 0.0641547 (13 samples)
	minimum = 0.0229018 (13 samples)
	maximum = 0.167543 (13 samples)
Accepted flit rate average = 0.0641547 (13 samples)
	minimum = 0.0319791 (13 samples)
	maximum = 0.0998054 (13 samples)
Injected packet size average = 2.7285 (13 samples)
Accepted packet size average = 2.7285 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 202115 (inst/sec)
gpgpu_simulation_rate = 2179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,211440)
GPGPU-Sim uArch: cycles simulated: 211940  inst.: 19612329 (ipc=14.2) sim_rate=200125 (inst/sec) elapsed = 0:0:01:38 / Fri Oct 31 16:34:09 2014
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 216440  inst.: 19663801 (ipc=11.7) sim_rate=198624 (inst/sec) elapsed = 0:0:01:39 / Fri Oct 31 16:34:10 2014
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(9,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 220940  inst.: 19820425 (ipc=22.7) sim_rate=198204 (inst/sec) elapsed = 0:0:01:40 / Fri Oct 31 16:34:11 2014
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 224940  inst.: 19951193 (ipc=25.6) sim_rate=197536 (inst/sec) elapsed = 0:0:01:41 / Fri Oct 31 16:34:12 2014
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 228940  inst.: 20088425 (ipc=27.6) sim_rate=196945 (inst/sec) elapsed = 0:0:01:42 / Fri Oct 31 16:34:13 2014
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(10,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 233440  inst.: 20221273 (ipc=28.0) sim_rate=196323 (inst/sec) elapsed = 0:0:01:43 / Fri Oct 31 16:34:14 2014
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23319,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23734,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23758,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23775,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23806,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23811,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23828,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23856,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23862,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23878,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23894,211440), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 6.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 23895
gpu_sim_insn = 643984
gpu_ipc =      26.9506
gpu_tot_sim_cycle = 235335
gpu_tot_sim_insn = 20249193
gpu_tot_ipc =      86.0441
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 69856
gpu_stall_icnt2sh    = 184287
gpu_total_sim_rate=196594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409041
	L1I_total_cache_misses = 8313
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10777
L1D_cache:
	L1D_cache_core[0]: Access = 3531, Miss = 2375, Miss_rate = 0.673, Pending_hits = 48, Reservation_fails = 20743
	L1D_cache_core[1]: Access = 3306, Miss = 2181, Miss_rate = 0.660, Pending_hits = 66, Reservation_fails = 22279
	L1D_cache_core[2]: Access = 3147, Miss = 2235, Miss_rate = 0.710, Pending_hits = 35, Reservation_fails = 23882
	L1D_cache_core[3]: Access = 3403, Miss = 2292, Miss_rate = 0.674, Pending_hits = 64, Reservation_fails = 21398
	L1D_cache_core[4]: Access = 3580, Miss = 2422, Miss_rate = 0.677, Pending_hits = 38, Reservation_fails = 21256
	L1D_cache_core[5]: Access = 3708, Miss = 2467, Miss_rate = 0.665, Pending_hits = 39, Reservation_fails = 21452
	L1D_cache_core[6]: Access = 3435, Miss = 2327, Miss_rate = 0.677, Pending_hits = 37, Reservation_fails = 21036
	L1D_cache_core[7]: Access = 3708, Miss = 2484, Miss_rate = 0.670, Pending_hits = 74, Reservation_fails = 20339
	L1D_cache_core[8]: Access = 3196, Miss = 2199, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 23199
	L1D_cache_core[9]: Access = 3644, Miss = 2353, Miss_rate = 0.646, Pending_hits = 108, Reservation_fails = 20607
	L1D_cache_core[10]: Access = 3611, Miss = 2435, Miss_rate = 0.674, Pending_hits = 54, Reservation_fails = 21363
	L1D_cache_core[11]: Access = 3516, Miss = 2448, Miss_rate = 0.696, Pending_hits = 18, Reservation_fails = 22936
	L1D_cache_core[12]: Access = 3355, Miss = 2258, Miss_rate = 0.673, Pending_hits = 31, Reservation_fails = 21701
	L1D_cache_core[13]: Access = 3531, Miss = 2389, Miss_rate = 0.677, Pending_hits = 45, Reservation_fails = 21650
	L1D_cache_core[14]: Access = 3595, Miss = 2381, Miss_rate = 0.662, Pending_hits = 71, Reservation_fails = 21747
	L1D_total_cache_accesses = 52266
	L1D_total_cache_misses = 35246
	L1D_total_cache_miss_rate = 0.6744
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 325588
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29979
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 400728
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8313
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10777
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19338, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 696, 522, 522, 522, 522, 522, 522, 522, 522, 
gpgpu_n_tot_thrd_icount = 24484288
gpgpu_n_tot_w_icount = 765134
gpgpu_n_stall_shd_mem = 475356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34090
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 4428720
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126280
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 349076
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:608724	W0_Idle:2339077	W0_Scoreboard:942223	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:242435	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:511709
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 272720 {8:34090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 23264 {8:2908,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4636240 {136:34090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110672 {8:13834,}
traffic_breakdown_memtocore[INST_ACC_R] = 395488 {136:2908,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 235334 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24168 	21461 	2294 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23392 	6633 	5922 	6102 	6143 	2580 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5138 	18611 	9654 	687 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	6154 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	146 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      4841     12179      4931     11990      4333     10172      3260
dram[1]:          0         0    none      none        4873      5008      6731      7190      4933      5014      4255      4799      3848      4018      3819      3388
dram[2]:          0         0    none      none        4884      8972      7959     10039      5152     11859      5093     12743      4423     12275      3360      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      4832      4759      4487      4443      4043      4044      3434      3608
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      4781     12335      4592     11436      3878      9044      3130
dram[5]:          0         0    none      none        5359      4819      7309      7348      5117      5114      4938      4807      4362      4364      3657      3572
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       568       847       554       708       643       520       455       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       540       701       611       562       672       459       441
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       599       891       606       762       676       544       487       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309918 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004507
n_activity=4223 dram_eff=0.3315
bk0: 12a 310594i bk1: 8a 310603i bk2: 0a 310631i bk3: 0a 310631i bk4: 20a 310578i bk5: 20a 310576i bk6: 64a 310477i bk7: 64a 310442i bk8: 64a 310473i bk9: 64a 310477i bk10: 64a 310442i bk11: 64a 310460i bk12: 64a 310445i bk13: 64a 310486i bk14: 64a 310437i bk15: 64a 310475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000614875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309918 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004507
n_activity=4320 dram_eff=0.3241
bk0: 12a 310592i bk1: 8a 310599i bk2: 0a 310632i bk3: 0a 310634i bk4: 20a 310580i bk5: 20a 310580i bk6: 64a 310472i bk7: 64a 310430i bk8: 64a 310484i bk9: 64a 310468i bk10: 64a 310480i bk11: 64a 310466i bk12: 64a 310483i bk13: 64a 310478i bk14: 64a 310472i bk15: 64a 310470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000692137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309914 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004533
n_activity=4252 dram_eff=0.3311
bk0: 12a 310594i bk1: 8a 310602i bk2: 0a 310630i bk3: 0a 310631i bk4: 20a 310578i bk5: 24a 310570i bk6: 64a 310473i bk7: 64a 310438i bk8: 64a 310486i bk9: 64a 310470i bk10: 64a 310483i bk11: 64a 310454i bk12: 64a 310486i bk13: 64a 310461i bk14: 64a 310483i bk15: 64a 310443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000843442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309914 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004533
n_activity=4313 dram_eff=0.3265
bk0: 12a 310592i bk1: 8a 310601i bk2: 0a 310631i bk3: 0a 310634i bk4: 20a 310581i bk5: 24a 310574i bk6: 64a 310469i bk7: 64a 310446i bk8: 64a 310481i bk9: 64a 310454i bk10: 64a 310483i bk11: 64a 310462i bk12: 64a 310483i bk13: 64a 310452i bk14: 64a 310476i bk15: 64a 310434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000653506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309914 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004533
n_activity=4227 dram_eff=0.3331
bk0: 12a 310594i bk1: 8a 310602i bk2: 0a 310629i bk3: 0a 310630i bk4: 20a 310578i bk5: 24a 310568i bk6: 64a 310471i bk7: 64a 310457i bk8: 64a 310463i bk9: 64a 310472i bk10: 64a 310458i bk11: 64a 310472i bk12: 64a 310437i bk13: 64a 310479i bk14: 64a 310440i bk15: 64a 310471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000692137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310632 n_nop=309914 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004533
n_activity=4408 dram_eff=0.3194
bk0: 12a 310591i bk1: 8a 310601i bk2: 0a 310628i bk3: 0a 310631i bk4: 20a 310580i bk5: 24a 310573i bk6: 64a 310473i bk7: 64a 310434i bk8: 64a 310481i bk9: 64a 310468i bk10: 64a 310478i bk11: 64a 310470i bk12: 64a 310470i bk13: 64a 310475i bk14: 64a 310473i bk15: 64a 310448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000370213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5967, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 3634, Miss = 174, Miss_rate = 0.048, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 3741, Miss = 176, Miss_rate = 0.047, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 3611, Miss = 174, Miss_rate = 0.048, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 3632, Miss = 176, Miss_rate = 0.048, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6024, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 3603, Miss = 176, Miss_rate = 0.049, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 3796, Miss = 176, Miss_rate = 0.046, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5990, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 3541, Miss = 176, Miss_rate = 0.050, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 3776, Miss = 176, Miss_rate = 0.047, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 3517, Miss = 176, Miss_rate = 0.050, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 50832
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0415
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13834
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2738
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=198824
icnt_total_pkts_simt_to_mem=78500
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.23682
	minimum = 6
	maximum = 26
Network latency average = 8.09009
	minimum = 6
	maximum = 26
Slowest packet = 99128
Flit latency average = 6.446
	minimum = 6
	maximum = 26
Slowest flit = 270386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394008
	minimum = 0 (at node 7)
	maximum = 0.0101276 (at node 22)
Accepted packet rate average = 0.00394008
	minimum = 0 (at node 7)
	maximum = 0.0101276 (at node 22)
Injected flit rate average = 0.0107631
	minimum = 0 (at node 7)
	maximum = 0.0382507 (at node 22)
Accepted flit rate average= 0.0107631
	minimum = 0 (at node 7)
	maximum = 0.0192927 (at node 0)
Injected packet length average = 2.73171
Accepted packet length average = 2.73171
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0573 (14 samples)
	minimum = 6 (14 samples)
	maximum = 148.357 (14 samples)
Network latency average = 13.0222 (14 samples)
	minimum = 6 (14 samples)
	maximum = 134 (14 samples)
Flit latency average = 9.96649 (14 samples)
	minimum = 6 (14 samples)
	maximum = 132.643 (14 samples)
Fragmentation average = 0.0194547 (14 samples)
	minimum = 0 (14 samples)
	maximum = 71.5714 (14 samples)
Injected packet rate average = 0.0221148 (14 samples)
	minimum = 0.0138523 (14 samples)
	maximum = 0.0356297 (14 samples)
Accepted packet rate average = 0.0221148 (14 samples)
	minimum = 0.0138523 (14 samples)
	maximum = 0.0356297 (14 samples)
Injected flit rate average = 0.0603411 (14 samples)
	minimum = 0.021266 (14 samples)
	maximum = 0.158308 (14 samples)
Accepted flit rate average = 0.0603411 (14 samples)
	minimum = 0.0296949 (14 samples)
	maximum = 0.0940545 (14 samples)
Injected packet size average = 2.72854 (14 samples)
Accepted packet size average = 2.72854 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 196594 (inst/sec)
gpgpu_simulation_rate = 2284 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,235335)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,235335)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,235335)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,235335)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,235335)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,235335)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,235335)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(6,0,0) tid=(12,9,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,6,0) tid=(12,13,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(9,7,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 235835  inst.: 20524201 (ipc=550.0) sim_rate=197348 (inst/sec) elapsed = 0:0:01:44 / Fri Oct 31 16:34:15 2014
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,2,0) tid=(12,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(4,3,0) tid=(12,1,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,4,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 236335  inst.: 20873481 (ipc=624.3) sim_rate=198795 (inst/sec) elapsed = 0:0:01:45 / Fri Oct 31 16:34:16 2014
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(8,5,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 236835  inst.: 20999945 (ipc=500.5) sim_rate=198112 (inst/sec) elapsed = 0:0:01:46 / Fri Oct 31 16:34:17 2014
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1,0,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 237835  inst.: 21038441 (ipc=315.7) sim_rate=196620 (inst/sec) elapsed = 0:0:01:47 / Fri Oct 31 16:34:18 2014
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,1,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3886,235335), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3887,235335)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(10,2,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 239335  inst.: 21229705 (ipc=245.1) sim_rate=196571 (inst/sec) elapsed = 0:0:01:48 / Fri Oct 31 16:34:19 2014
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4000,235335), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4001,235335)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4210,235335), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4211,235335)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,0,0) tid=(12,15,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(4,2,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4481,235335), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4482,235335)
GPGPU-Sim uArch: cycles simulated: 239835  inst.: 21474857 (ipc=272.4) sim_rate=197017 (inst/sec) elapsed = 0:0:01:49 / Fri Oct 31 16:34:20 2014
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,3,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4672,235335), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4673,235335)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4721,235335), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4722,235335)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,2,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4811,235335), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4812,235335)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4895,235335), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4896,235335)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4901,235335), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4902,235335)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4979,235335), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4980,235335)
GPGPU-Sim uArch: cycles simulated: 240335  inst.: 21707881 (ipc=291.7) sim_rate=197344 (inst/sec) elapsed = 0:0:01:50 / Fri Oct 31 16:34:21 2014
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,4,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5034,235335), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5035,235335)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5104,235335), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5105,235335)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5118,235335), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5119,235335)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5167,235335), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5168,235335)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(5,4,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5377,235335), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5378,235335)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5390,235335), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5391,235335)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5392,235335), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5393,235335)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5441,235335), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5442,235335)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5457,235335), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5458,235335)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5501,235335), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5502,235335)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5545,235335), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5546,235335)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5559,235335), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5560,235335)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(4,3,0) tid=(12,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5617,235335), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5618,235335)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5633,235335), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5634,235335)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5642,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5642,235335), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5643,235335)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5643,235335)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5643,235335), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5644,235335)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5719,235335), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5720,235335)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5769,235335), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5770,235335)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5839,235335), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5840,235335)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5848,235335), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5849,235335)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5855,235335), 5 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,6,0) tid=(12,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5938,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5947,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5995,235335), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 241335  inst.: 22057673 (ipc=301.4) sim_rate=198717 (inst/sec) elapsed = 0:0:01:51 / Fri Oct 31 16:34:22 2014
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6003,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6015,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6065,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6067,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6157,235335), 5 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,6,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6305,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6308,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6374,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6378,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6384,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6388,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6402,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6440,235335), 5 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,8,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6476,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6487,235335), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 241835  inst.: 22238569 (ipc=306.1) sim_rate=198558 (inst/sec) elapsed = 0:0:01:52 / Fri Oct 31 16:34:23 2014
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6538,235335), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(6,7,0) tid=(12,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6735,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6787,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6831,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6843,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6947,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6989,235335), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 242335  inst.: 22395273 (ipc=306.6) sim_rate=198188 (inst/sec) elapsed = 0:0:01:53 / Fri Oct 31 16:34:24 2014
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(9,10,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7081,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7090,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7146,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7156,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7214,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7218,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7234,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7332,235335), 3 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(8,8,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7362,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7364,235335), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7378,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7426,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7432,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7440,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7490,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7502,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7576,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7624,235335), 3 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(10,8,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7655,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7658,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7660,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7674,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7682,235335), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7694,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7699,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7751,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7790,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7830,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7833,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7842,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7935,235335), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,9,0) tid=(12,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7958,235335), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 243335  inst.: 22742505 (ipc=311.7) sim_rate=199495 (inst/sec) elapsed = 0:0:01:54 / Fri Oct 31 16:34:25 2014
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8058,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8104,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8118,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8140,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8170,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8248,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8252,235335), 2 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(9,10,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8277,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8297,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8315,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8323,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8355,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8462,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8487,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8497,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8525,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8541,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8552,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8606,235335), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8623,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8710,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8742,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8752,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8811,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8876,235335), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8909,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8912,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8930,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 244335  inst.: 22924745 (ipc=297.3) sim_rate=199345 (inst/sec) elapsed = 0:0:01:55 / Fri Oct 31 16:34:26 2014
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(8,10,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9061,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9079,235335), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9506,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9609,235335), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9610
gpu_sim_insn = 2694912
gpu_ipc =     280.4279
gpu_tot_sim_cycle = 244945
gpu_tot_sim_insn = 22944105
gpu_tot_ipc =      93.6704
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84182
gpu_stall_icnt2sh    = 215758
gpu_total_sim_rate=199513

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 452859
	L1I_total_cache_misses = 9539
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12493
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2768, Miss_rate = 0.674, Pending_hits = 58, Reservation_fails = 25661
	L1D_cache_core[1]: Access = 3818, Miss = 2538, Miss_rate = 0.665, Pending_hits = 66, Reservation_fails = 27119
	L1D_cache_core[2]: Access = 3531, Miss = 2513, Miss_rate = 0.712, Pending_hits = 35, Reservation_fails = 28500
	L1D_cache_core[3]: Access = 3787, Miss = 2579, Miss_rate = 0.681, Pending_hits = 64, Reservation_fails = 25604
	L1D_cache_core[4]: Access = 4156, Miss = 2804, Miss_rate = 0.675, Pending_hits = 41, Reservation_fails = 26719
	L1D_cache_core[5]: Access = 4220, Miss = 2826, Miss_rate = 0.670, Pending_hits = 45, Reservation_fails = 26794
	L1D_cache_core[6]: Access = 3819, Miss = 2583, Miss_rate = 0.676, Pending_hits = 37, Reservation_fails = 25484
	L1D_cache_core[7]: Access = 4284, Miss = 2906, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 25170
	L1D_cache_core[8]: Access = 3836, Miss = 2625, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 27196
	L1D_cache_core[9]: Access = 4284, Miss = 2823, Miss_rate = 0.659, Pending_hits = 111, Reservation_fails = 25489
	L1D_cache_core[10]: Access = 4123, Miss = 2813, Miss_rate = 0.682, Pending_hits = 54, Reservation_fails = 26093
	L1D_cache_core[11]: Access = 4092, Miss = 2877, Miss_rate = 0.703, Pending_hits = 26, Reservation_fails = 27753
	L1D_cache_core[12]: Access = 3931, Miss = 2658, Miss_rate = 0.676, Pending_hits = 31, Reservation_fails = 27162
	L1D_cache_core[13]: Access = 4043, Miss = 2752, Miss_rate = 0.681, Pending_hits = 59, Reservation_fails = 26171
	L1D_cache_core[14]: Access = 3979, Miss = 2660, Miss_rate = 0.669, Pending_hits = 71, Reservation_fails = 26409
	L1D_total_cache_accesses = 60010
	L1D_total_cache_misses = 40725
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 817
	L1D_total_cache_reservation_fails = 397324
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35139
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 443320
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12493
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19512, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 27179200
gpgpu_n_tot_w_icount = 849350
gpgpu_n_stall_shd_mem = 550964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39446
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 5048240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126280
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 424684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:742725	W0_Idle:2353818	W0_Scoreboard:964699	W1:1260	W2:1185	W3:1110	W4:1035	W5:960	W6:885	W7:810	W8:735	W9:660	W10:585	W11:510	W12:435	W13:360	W14:285	W15:175	W16:242435	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:595925
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 315568 {8:39446,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 23840 {8:2980,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5364656 {136:39446,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126160 {8:15770,}
traffic_breakdown_memtocore[INST_ACC_R] = 405280 {136:2980,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 278 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 244944 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27108 	25370 	2737 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25727 	7673 	6791 	7300 	7502 	3140 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5516 	21971 	11176 	783 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8090 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	152 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      6724     12179      6129     11990      5304     10172      3990
dram[1]:          0         0    none      none        4873      5008      6731      7190      9428      7255      7875      5949      7423      4891      6388      4040
dram[2]:          0         0    none      none        4884      8972      7959     10039      7392     11859      6433     12743      5467     12275      4150      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      7086      8717      5663      7359      5002      7063      4093      5957
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      6767     12335      5795     11436      4978      9044      3927
dram[5]:          0         0    none      none        5359      4819      7309      7348      9156      7341      8023      6031      7441      5298      5995      4263
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       714       847       687       708       687       520       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       650       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       673       891       638       762       676       544       626       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322602 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00433
n_activity=4223 dram_eff=0.3315
bk0: 12a 323278i bk1: 8a 323287i bk2: 0a 323315i bk3: 0a 323315i bk4: 20a 323262i bk5: 20a 323260i bk6: 64a 323161i bk7: 64a 323126i bk8: 64a 323157i bk9: 64a 323161i bk10: 64a 323126i bk11: 64a 323144i bk12: 64a 323129i bk13: 64a 323170i bk14: 64a 323121i bk15: 64a 323159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000590753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322602 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00433
n_activity=4320 dram_eff=0.3241
bk0: 12a 323276i bk1: 8a 323283i bk2: 0a 323316i bk3: 0a 323318i bk4: 20a 323264i bk5: 20a 323264i bk6: 64a 323156i bk7: 64a 323114i bk8: 64a 323168i bk9: 64a 323152i bk10: 64a 323164i bk11: 64a 323150i bk12: 64a 323167i bk13: 64a 323162i bk14: 64a 323156i bk15: 64a 323154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000664984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322598 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004355
n_activity=4252 dram_eff=0.3311
bk0: 12a 323278i bk1: 8a 323286i bk2: 0a 323314i bk3: 0a 323315i bk4: 20a 323262i bk5: 24a 323254i bk6: 64a 323157i bk7: 64a 323122i bk8: 64a 323170i bk9: 64a 323154i bk10: 64a 323167i bk11: 64a 323138i bk12: 64a 323170i bk13: 64a 323145i bk14: 64a 323167i bk15: 64a 323127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000810353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322598 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004355
n_activity=4313 dram_eff=0.3265
bk0: 12a 323276i bk1: 8a 323285i bk2: 0a 323315i bk3: 0a 323318i bk4: 20a 323265i bk5: 24a 323258i bk6: 64a 323153i bk7: 64a 323130i bk8: 64a 323165i bk9: 64a 323138i bk10: 64a 323167i bk11: 64a 323146i bk12: 64a 323167i bk13: 64a 323136i bk14: 64a 323160i bk15: 64a 323118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000627869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322598 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004355
n_activity=4227 dram_eff=0.3331
bk0: 12a 323278i bk1: 8a 323286i bk2: 0a 323313i bk3: 0a 323314i bk4: 20a 323262i bk5: 24a 323252i bk6: 64a 323155i bk7: 64a 323141i bk8: 64a 323147i bk9: 64a 323156i bk10: 64a 323142i bk11: 64a 323156i bk12: 64a 323121i bk13: 64a 323163i bk14: 64a 323124i bk15: 64a 323155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000664984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=323316 n_nop=322598 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004355
n_activity=4408 dram_eff=0.3194
bk0: 12a 323275i bk1: 8a 323285i bk2: 0a 323312i bk3: 0a 323315i bk4: 20a 323264i bk5: 24a 323257i bk6: 64a 323157i bk7: 64a 323118i bk8: 64a 323165i bk9: 64a 323152i bk10: 64a 323162i bk11: 64a 323154i bk12: 64a 323154i bk13: 64a 323159i bk14: 64a 323157i bk15: 64a 323132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000355689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5991, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4285, Miss = 174, Miss_rate = 0.041, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 4886, Miss = 176, Miss_rate = 0.036, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4258, Miss = 174, Miss_rate = 0.041, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 4329, Miss = 176, Miss_rate = 0.041, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6024, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4276, Miss = 176, Miss_rate = 0.041, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 4908, Miss = 176, Miss_rate = 0.036, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5990, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4194, Miss = 176, Miss_rate = 0.042, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 4887, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4168, Miss = 176, Miss_rate = 0.042, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 58196
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15770
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2810
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=227900
icnt_total_pkts_simt_to_mem=89736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.2205
	minimum = 6
	maximum = 442
Network latency average = 28.5577
	minimum = 6
	maximum = 340
Slowest packet = 105214
Flit latency average = 19.8373
	minimum = 6
	maximum = 340
Slowest flit = 294264
Fragmentation average = 0.0846008
	minimum = 0
	maximum = 213
Injected packet rate average = 0.0567619
	minimum = 0 (at node 20)
	maximum = 0.119147 (at node 17)
Accepted packet rate average = 0.0567619
	minimum = 0 (at node 20)
	maximum = 0.119147 (at node 17)
Injected flit rate average = 0.155363
	minimum = 0 (at node 20)
	maximum = 0.523309 (at node 17)
Accepted flit rate average= 0.155363
	minimum = 0 (at node 20)
	maximum = 0.253902 (at node 9)
Injected packet length average = 2.7371
Accepted packet length average = 2.7371
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6016 (15 samples)
	minimum = 6 (15 samples)
	maximum = 167.933 (15 samples)
Network latency average = 14.0579 (15 samples)
	minimum = 6 (15 samples)
	maximum = 147.733 (15 samples)
Flit latency average = 10.6245 (15 samples)
	minimum = 6 (15 samples)
	maximum = 146.467 (15 samples)
Fragmentation average = 0.0237978 (15 samples)
	minimum = 0 (15 samples)
	maximum = 81 (15 samples)
Injected packet rate average = 0.0244246 (15 samples)
	minimum = 0.0129288 (15 samples)
	maximum = 0.0411975 (15 samples)
Accepted packet rate average = 0.0244246 (15 samples)
	minimum = 0.0129288 (15 samples)
	maximum = 0.0411975 (15 samples)
Injected flit rate average = 0.0666758 (15 samples)
	minimum = 0.0198483 (15 samples)
	maximum = 0.182642 (15 samples)
Accepted flit rate average = 0.0666758 (15 samples)
	minimum = 0.0277153 (15 samples)
	maximum = 0.104711 (15 samples)
Injected packet size average = 2.72986 (15 samples)
Accepted packet size average = 2.72986 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 199513 (inst/sec)
gpgpu_simulation_rate = 2129 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,244945)
GPGPU-Sim uArch: cycles simulated: 254445  inst.: 22960264 (ipc= 1.7) sim_rate=197933 (inst/sec) elapsed = 0:0:01:56 / Fri Oct 31 16:34:27 2014
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12701,244945), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 257647
gpu_tot_sim_insn = 22963342
gpu_tot_ipc =      89.1271
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84182
gpu_stall_icnt2sh    = 215758
gpu_total_sim_rate=197959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454359
	L1I_total_cache_misses = 9555
	L1I_total_cache_miss_rate = 0.0210
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12493
L1D_cache:
	L1D_cache_core[0]: Access = 4107, Miss = 2768, Miss_rate = 0.674, Pending_hits = 58, Reservation_fails = 25661
	L1D_cache_core[1]: Access = 3818, Miss = 2538, Miss_rate = 0.665, Pending_hits = 66, Reservation_fails = 27119
	L1D_cache_core[2]: Access = 3531, Miss = 2513, Miss_rate = 0.712, Pending_hits = 35, Reservation_fails = 28500
	L1D_cache_core[3]: Access = 3787, Miss = 2579, Miss_rate = 0.681, Pending_hits = 64, Reservation_fails = 25604
	L1D_cache_core[4]: Access = 4156, Miss = 2804, Miss_rate = 0.675, Pending_hits = 41, Reservation_fails = 26719
	L1D_cache_core[5]: Access = 4220, Miss = 2826, Miss_rate = 0.670, Pending_hits = 45, Reservation_fails = 26794
	L1D_cache_core[6]: Access = 3850, Miss = 2599, Miss_rate = 0.675, Pending_hits = 37, Reservation_fails = 25484
	L1D_cache_core[7]: Access = 4284, Miss = 2906, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 25170
	L1D_cache_core[8]: Access = 3836, Miss = 2625, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 27196
	L1D_cache_core[9]: Access = 4284, Miss = 2823, Miss_rate = 0.659, Pending_hits = 111, Reservation_fails = 25489
	L1D_cache_core[10]: Access = 4123, Miss = 2813, Miss_rate = 0.682, Pending_hits = 54, Reservation_fails = 26093
	L1D_cache_core[11]: Access = 4092, Miss = 2877, Miss_rate = 0.703, Pending_hits = 26, Reservation_fails = 27753
	L1D_cache_core[12]: Access = 3931, Miss = 2658, Miss_rate = 0.676, Pending_hits = 31, Reservation_fails = 27162
	L1D_cache_core[13]: Access = 4043, Miss = 2752, Miss_rate = 0.681, Pending_hits = 59, Reservation_fails = 26171
	L1D_cache_core[14]: Access = 3979, Miss = 2660, Miss_rate = 0.669, Pending_hits = 71, Reservation_fails = 26409
	L1D_total_cache_accesses = 60041
	L1D_total_cache_misses = 40741
	L1D_total_cache_miss_rate = 0.6786
	L1D_total_cache_pending_hits = 817
	L1D_total_cache_reservation_fails = 397324
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35139
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 444804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9555
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12493
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
19512, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 27262752
gpgpu_n_tot_w_icount = 851961
gpgpu_n_stall_shd_mem = 551468
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39462
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 5051744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126784
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 424684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:742725	W0_Idle:2370694	W0_Scoreboard:970644	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:242848	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:595925
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 315696 {8:39462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 23968 {8:2996,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5366832 {136:39462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126280 {8:15785,}
traffic_breakdown_memtocore[INST_ACC_R] = 407456 {136:2996,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 278 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 257646 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27139 	25370 	2737 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25774 	7673 	6791 	7300 	7502 	3140 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5532 	21971 	11176 	783 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      6724     12179      6129     11990      5304     10172      3990
dram[1]:          0         0    none      none        4873      5008      6731      7190      9473      7255      7875      5949      7423      4891      6388      4040
dram[2]:          0         0    none      none        4884      8972      7959     10039      7392     11859      6433     12743      5467     12275      4150      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      7086      8762      5663      7359      5002      7063      4093      5957
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      6767     12335      5795     11436      4978      9044      3927
dram[5]:          0         0    none      none        5359      4819      7309      7348      9205      7341      8023      6031      7441      5298      5995      4263
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       714       847       687       708       687       520       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       650       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       673       891       638       762       676       544       626       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339368 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004117
n_activity=4223 dram_eff=0.3315
bk0: 12a 340044i bk1: 8a 340053i bk2: 0a 340081i bk3: 0a 340081i bk4: 20a 340028i bk5: 20a 340026i bk6: 64a 339927i bk7: 64a 339892i bk8: 64a 339923i bk9: 64a 339927i bk10: 64a 339892i bk11: 64a 339910i bk12: 64a 339895i bk13: 64a 339936i bk14: 64a 339887i bk15: 64a 339925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000561629
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339368 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004117
n_activity=4320 dram_eff=0.3241
bk0: 12a 340042i bk1: 8a 340049i bk2: 0a 340082i bk3: 0a 340084i bk4: 20a 340030i bk5: 20a 340030i bk6: 64a 339922i bk7: 64a 339880i bk8: 64a 339934i bk9: 64a 339918i bk10: 64a 339930i bk11: 64a 339916i bk12: 64a 339933i bk13: 64a 339928i bk14: 64a 339922i bk15: 64a 339920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0006322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339364 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00414
n_activity=4252 dram_eff=0.3311
bk0: 12a 340044i bk1: 8a 340052i bk2: 0a 340080i bk3: 0a 340081i bk4: 20a 340028i bk5: 24a 340020i bk6: 64a 339923i bk7: 64a 339888i bk8: 64a 339936i bk9: 64a 339920i bk10: 64a 339933i bk11: 64a 339904i bk12: 64a 339936i bk13: 64a 339911i bk14: 64a 339933i bk15: 64a 339893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000770402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339364 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00414
n_activity=4313 dram_eff=0.3265
bk0: 12a 340042i bk1: 8a 340051i bk2: 0a 340081i bk3: 0a 340084i bk4: 20a 340031i bk5: 24a 340024i bk6: 64a 339919i bk7: 64a 339896i bk8: 64a 339931i bk9: 64a 339904i bk10: 64a 339933i bk11: 64a 339912i bk12: 64a 339933i bk13: 64a 339902i bk14: 64a 339926i bk15: 64a 339884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000596915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339364 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00414
n_activity=4227 dram_eff=0.3331
bk0: 12a 340044i bk1: 8a 340052i bk2: 0a 340079i bk3: 0a 340080i bk4: 20a 340028i bk5: 24a 340018i bk6: 64a 339921i bk7: 64a 339907i bk8: 64a 339913i bk9: 64a 339922i bk10: 64a 339908i bk11: 64a 339922i bk12: 64a 339887i bk13: 64a 339929i bk14: 64a 339890i bk15: 64a 339921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0006322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340082 n_nop=339364 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00414
n_activity=4408 dram_eff=0.3194
bk0: 12a 340041i bk1: 8a 340051i bk2: 0a 340078i bk3: 0a 340081i bk4: 20a 340030i bk5: 24a 340023i bk6: 64a 339923i bk7: 64a 339884i bk8: 64a 339931i bk9: 64a 339918i bk10: 64a 339928i bk11: 64a 339920i bk12: 64a 339920i bk13: 64a 339925i bk14: 64a 339923i bk15: 64a 339898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000338154

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5993, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4285, Miss = 174, Miss_rate = 0.041, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 4898, Miss = 176, Miss_rate = 0.036, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4258, Miss = 174, Miss_rate = 0.041, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 4331, Miss = 176, Miss_rate = 0.041, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6024, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4278, Miss = 176, Miss_rate = 0.041, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 4918, Miss = 176, Miss_rate = 0.036, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 5992, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4196, Miss = 176, Miss_rate = 0.042, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 4900, Miss = 176, Miss_rate = 0.036, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4170, Miss = 176, Miss_rate = 0.042, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 58243
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2826
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=228075
icnt_total_pkts_simt_to_mem=89813
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.76596
	minimum = 6
	maximum = 12
Slowest packet = 116419
Flit latency average = 6.07937
	minimum = 6
	maximum = 8
Slowest flit = 317715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 6)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 6)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 6)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9882 (16 samples)
	minimum = 6 (16 samples)
	maximum = 158.188 (16 samples)
Network latency average = 13.6647 (16 samples)
	minimum = 6 (16 samples)
	maximum = 139.25 (16 samples)
Flit latency average = 10.3405 (16 samples)
	minimum = 6 (16 samples)
	maximum = 137.812 (16 samples)
Fragmentation average = 0.0223104 (16 samples)
	minimum = 0 (16 samples)
	maximum = 75.9375 (16 samples)
Injected packet rate average = 0.0229152 (16 samples)
	minimum = 0.0121207 (16 samples)
	maximum = 0.0388539 (16 samples)
Accepted packet rate average = 0.0229152 (16 samples)
	minimum = 0.0121207 (16 samples)
	maximum = 0.0388539 (16 samples)
Injected flit rate average = 0.0625545 (16 samples)
	minimum = 0.0186078 (16 samples)
	maximum = 0.171605 (16 samples)
Accepted flit rate average = 0.0625545 (16 samples)
	minimum = 0.0259831 (16 samples)
	maximum = 0.0990277 (16 samples)
Injected packet size average = 2.72983 (16 samples)
Accepted packet size average = 2.72983 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 197959 (inst/sec)
gpgpu_simulation_rate = 2221 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,257647)
GPGPU-Sim uArch: cycles simulated: 261647  inst.: 23006062 (ipc=10.7) sim_rate=196633 (inst/sec) elapsed = 0:0:01:57 / Fri Oct 31 16:34:28 2014
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 266147  inst.: 23120430 (ipc=18.5) sim_rate=195935 (inst/sec) elapsed = 0:0:01:58 / Fri Oct 31 16:34:29 2014
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 270647  inst.: 23260574 (ipc=22.9) sim_rate=195467 (inst/sec) elapsed = 0:0:01:59 / Fri Oct 31 16:34:30 2014
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 275147  inst.: 23401566 (ipc=25.0) sim_rate=195013 (inst/sec) elapsed = 0:0:02:00 / Fri Oct 31 16:34:31 2014
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 279647  inst.: 23522814 (ipc=25.4) sim_rate=194403 (inst/sec) elapsed = 0:0:02:01 / Fri Oct 31 16:34:32 2014
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23744,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23753,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23782,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23797,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23814,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23822,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23849,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23855,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23863,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23871,257647), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 23872
gpu_sim_insn = 585440
gpu_ipc =      24.5241
gpu_tot_sim_cycle = 281519
gpu_tot_sim_insn = 23548782
gpu_tot_ipc =      83.6490
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84182
gpu_stall_icnt2sh    = 215895
gpu_total_sim_rate=194618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475499
	L1I_total_cache_misses = 9935
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12493
L1D_cache:
	L1D_cache_core[0]: Access = 4186, Miss = 2816, Miss_rate = 0.673, Pending_hits = 58, Reservation_fails = 25661
	L1D_cache_core[1]: Access = 3897, Miss = 2586, Miss_rate = 0.664, Pending_hits = 66, Reservation_fails = 27119
	L1D_cache_core[2]: Access = 3531, Miss = 2513, Miss_rate = 0.712, Pending_hits = 35, Reservation_fails = 28500
	L1D_cache_core[3]: Access = 3787, Miss = 2579, Miss_rate = 0.681, Pending_hits = 64, Reservation_fails = 25604
	L1D_cache_core[4]: Access = 4156, Miss = 2804, Miss_rate = 0.675, Pending_hits = 41, Reservation_fails = 26719
	L1D_cache_core[5]: Access = 4220, Miss = 2826, Miss_rate = 0.670, Pending_hits = 45, Reservation_fails = 26794
	L1D_cache_core[6]: Access = 3850, Miss = 2599, Miss_rate = 0.675, Pending_hits = 37, Reservation_fails = 25484
	L1D_cache_core[7]: Access = 4363, Miss = 2954, Miss_rate = 0.677, Pending_hits = 79, Reservation_fails = 25170
	L1D_cache_core[8]: Access = 3915, Miss = 2673, Miss_rate = 0.683, Pending_hits = 40, Reservation_fails = 27196
	L1D_cache_core[9]: Access = 4363, Miss = 2871, Miss_rate = 0.658, Pending_hits = 111, Reservation_fails = 25489
	L1D_cache_core[10]: Access = 4202, Miss = 2861, Miss_rate = 0.681, Pending_hits = 54, Reservation_fails = 26093
	L1D_cache_core[11]: Access = 4171, Miss = 2925, Miss_rate = 0.701, Pending_hits = 26, Reservation_fails = 27753
	L1D_cache_core[12]: Access = 4010, Miss = 2706, Miss_rate = 0.675, Pending_hits = 31, Reservation_fails = 27162
	L1D_cache_core[13]: Access = 4122, Miss = 2800, Miss_rate = 0.679, Pending_hits = 59, Reservation_fails = 26171
	L1D_cache_core[14]: Access = 4058, Miss = 2708, Miss_rate = 0.667, Pending_hits = 71, Reservation_fails = 26409
	L1D_total_cache_accesses = 60831
	L1D_total_cache_misses = 41221
	L1D_total_cache_miss_rate = 0.6776
	L1D_total_cache_pending_hits = 817
	L1D_total_cache_reservation_fails = 397324
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35139
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 465564
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9935
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12493
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23223, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 783, 609, 609, 609, 609, 609, 609, 609, 609, 
gpgpu_n_tot_thrd_icount = 28450272
gpgpu_n_tot_w_icount = 889071
gpgpu_n_stall_shd_mem = 570508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 39942
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 5152224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 145824
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 424684
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:742725	W0_Idle:2688582	W0_Scoreboard:1091976	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:279828	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:596055
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 319536 {8:39942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 27008 {8:3376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5432112 {136:39942,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128760 {8:16095,}
traffic_breakdown_memtocore[INST_ACC_R] = 459136 {136:3376,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 276 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 281518 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27929 	25370 	2737 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	26932 	7685 	6791 	7300 	7502 	3140 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5969 	22014 	11176 	783 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	310 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	176 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      6920     12179      6129     11990      5304     10172      3990
dram[1]:          0         0    none      none        4873      5008      6731      7190      9836      7450      8017      5949      7567      4891      6532      4040
dram[2]:          0         0    none      none        4884      8972      7959     10039      7569     11859      6433     12743      5467     12275      4150      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      7263      9140      5663      7501      5002      7206      4093      6100
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      6945     12335      5795     11436      4978      9044      3927
dram[5]:          0         0    none      none        5359      4819      7309      7348      9615      7519      8166      6031      7584      5298      6139      4263
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       395
dram[1]:          0         0         0         0       582       629       592       682       714       847       687       708       687       520       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       365       887
dram[3]:          0         0         0         0       572       645       560       611       649       650       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       397
dram[5]:          0         0         0         0       621       641       628       625       673       891       638       762       676       544       626       435

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370878 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003768
n_activity=4223 dram_eff=0.3315
bk0: 12a 371554i bk1: 8a 371563i bk2: 0a 371591i bk3: 0a 371591i bk4: 20a 371538i bk5: 20a 371536i bk6: 64a 371437i bk7: 64a 371402i bk8: 64a 371433i bk9: 64a 371437i bk10: 64a 371402i bk11: 64a 371420i bk12: 64a 371405i bk13: 64a 371446i bk14: 64a 371397i bk15: 64a 371435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000514005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370878 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003768
n_activity=4320 dram_eff=0.3241
bk0: 12a 371552i bk1: 8a 371559i bk2: 0a 371592i bk3: 0a 371594i bk4: 20a 371540i bk5: 20a 371540i bk6: 64a 371432i bk7: 64a 371390i bk8: 64a 371444i bk9: 64a 371428i bk10: 64a 371440i bk11: 64a 371426i bk12: 64a 371443i bk13: 64a 371438i bk14: 64a 371432i bk15: 64a 371430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000578592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370874 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003789
n_activity=4252 dram_eff=0.3311
bk0: 12a 371554i bk1: 8a 371562i bk2: 0a 371590i bk3: 0a 371591i bk4: 20a 371538i bk5: 24a 371530i bk6: 64a 371433i bk7: 64a 371398i bk8: 64a 371446i bk9: 64a 371430i bk10: 64a 371443i bk11: 64a 371414i bk12: 64a 371446i bk13: 64a 371421i bk14: 64a 371443i bk15: 64a 371403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000705074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370874 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003789
n_activity=4313 dram_eff=0.3265
bk0: 12a 371552i bk1: 8a 371561i bk2: 0a 371591i bk3: 0a 371594i bk4: 20a 371541i bk5: 24a 371534i bk6: 64a 371429i bk7: 64a 371406i bk8: 64a 371441i bk9: 64a 371414i bk10: 64a 371443i bk11: 64a 371422i bk12: 64a 371443i bk13: 64a 371412i bk14: 64a 371436i bk15: 64a 371394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000546298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370874 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003789
n_activity=4227 dram_eff=0.3331
bk0: 12a 371554i bk1: 8a 371562i bk2: 0a 371589i bk3: 0a 371590i bk4: 20a 371538i bk5: 24a 371528i bk6: 64a 371431i bk7: 64a 371417i bk8: 64a 371423i bk9: 64a 371432i bk10: 64a 371418i bk11: 64a 371432i bk12: 64a 371397i bk13: 64a 371439i bk14: 64a 371400i bk15: 64a 371431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000578592
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=371592 n_nop=370874 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003789
n_activity=4408 dram_eff=0.3194
bk0: 12a 371551i bk1: 8a 371561i bk2: 0a 371588i bk3: 0a 371591i bk4: 20a 371540i bk5: 24a 371533i bk6: 64a 371433i bk7: 64a 371394i bk8: 64a 371441i bk9: 64a 371428i bk10: 64a 371438i bk11: 64a 371430i bk12: 64a 371430i bk13: 64a 371435i bk14: 64a 371433i bk15: 64a 371408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000309479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6013, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4369, Miss = 174, Miss_rate = 0.040, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 5094, Miss = 176, Miss_rate = 0.035, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4342, Miss = 174, Miss_rate = 0.040, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 4391, Miss = 176, Miss_rate = 0.040, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6064, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4358, Miss = 176, Miss_rate = 0.040, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 5136, Miss = 176, Miss_rate = 0.034, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6032, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4256, Miss = 176, Miss_rate = 0.041, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 5128, Miss = 176, Miss_rate = 0.034, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4230, Miss = 176, Miss_rate = 0.042, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 59413
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0355
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3206
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=232685
icnt_total_pkts_simt_to_mem=91603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17906
	minimum = 6
	maximum = 26
Network latency average = 8.05171
	minimum = 6
	maximum = 24
Slowest packet = 116487
Flit latency average = 6.40172
	minimum = 6
	maximum = 24
Slowest flit = 317889
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00363047
	minimum = 0 (at node 2)
	maximum = 0.00955094 (at node 25)
Accepted packet rate average = 0.00363047
	minimum = 0 (at node 2)
	maximum = 0.00955094 (at node 25)
Injected flit rate average = 0.0099295
	minimum = 0 (at node 2)
	maximum = 0.0371984 (at node 25)
Accepted flit rate average= 0.0099295
	minimum = 0 (at node 2)
	maximum = 0.0193113 (at node 0)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.47 (17 samples)
	minimum = 6 (17 samples)
	maximum = 150.412 (17 samples)
Network latency average = 13.3345 (17 samples)
	minimum = 6 (17 samples)
	maximum = 132.471 (17 samples)
Flit latency average = 10.1088 (17 samples)
	minimum = 6 (17 samples)
	maximum = 131.118 (17 samples)
Fragmentation average = 0.020998 (17 samples)
	minimum = 0 (17 samples)
	maximum = 71.4706 (17 samples)
Injected packet rate average = 0.0217808 (17 samples)
	minimum = 0.0114078 (17 samples)
	maximum = 0.0371302 (17 samples)
Accepted packet rate average = 0.0217808 (17 samples)
	minimum = 0.0114078 (17 samples)
	maximum = 0.0371302 (17 samples)
Injected flit rate average = 0.0594589 (17 samples)
	minimum = 0.0175132 (17 samples)
	maximum = 0.163699 (17 samples)
Accepted flit rate average = 0.0594589 (17 samples)
	minimum = 0.0244546 (17 samples)
	maximum = 0.0943385 (17 samples)
Injected packet size average = 2.72988 (17 samples)
Accepted packet size average = 2.72988 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 194618 (inst/sec)
gpgpu_simulation_rate = 2326 (cycle/sec)
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,281519)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,281519)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,281519)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,281519)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,281519)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,281519)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,281519)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 282019  inst.: 23834894 (ipc=572.2) sim_rate=195367 (inst/sec) elapsed = 0:0:02:02 / Fri Oct 31 16:34:33 2014
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2,1,0) tid=(5,9,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 282519  inst.: 24186446 (ipc=637.7) sim_rate=196637 (inst/sec) elapsed = 0:0:02:03 / Fri Oct 31 16:34:34 2014
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 283019  inst.: 24303470 (ipc=503.1) sim_rate=195995 (inst/sec) elapsed = 0:0:02:04 / Fri Oct 31 16:34:35 2014
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 284019  inst.: 24385518 (ipc=334.7) sim_rate=195084 (inst/sec) elapsed = 0:0:02:05 / Fri Oct 31 16:34:36 2014
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2899,281519), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2900,281519)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2923,281519), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2924,281519)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,1,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 285019  inst.: 24564910 (ipc=290.3) sim_rate=194959 (inst/sec) elapsed = 0:0:02:06 / Fri Oct 31 16:34:37 2014
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3658,281519), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3659,281519)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3672,281519), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3673,281519)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3678,281519), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3679,281519)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3748,281519), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3749,281519)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3890,281519), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3891,281519)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,2,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 285519  inst.: 24854478 (ipc=326.4) sim_rate=195704 (inst/sec) elapsed = 0:0:02:07 / Fri Oct 31 16:34:38 2014
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4064,281519), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4065,281519)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4206,281519), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4207,281519)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4265,281519), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4266,281519)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(5,9,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4353,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4581,281519), 5 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4704,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4929,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4955,281519), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 286519  inst.: 25154190 (ipc=321.1) sim_rate=196517 (inst/sec) elapsed = 0:0:02:08 / Fri Oct 31 16:34:39 2014
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5031,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5083,281519), 4 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(9,5,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5173,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5191,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5205,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5218,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5229,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5233,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5235,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5268,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5280,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5289,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5295,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5315,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5321,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5335,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5335,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5359,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5361,281519), 4 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,5,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5390,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5392,281519), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 287019  inst.: 25363022 (ipc=329.9) sim_rate=196612 (inst/sec) elapsed = 0:0:02:09 / Fri Oct 31 16:34:40 2014
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5500,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5572,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5573,281519), 5 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,7,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5718,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5724,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5724,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5743,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5748,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5780,281519), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5783,281519), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5804,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5805,281519), 4 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(9,6,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5898,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5916,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5920,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5952,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5994,281519), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 287519  inst.: 25596622 (ipc=341.3) sim_rate=196897 (inst/sec) elapsed = 0:0:02:10 / Fri Oct 31 16:34:41 2014
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6009,281519), 3 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,8,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6060,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6062,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6082,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6119,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6122,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6134,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6142,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6144,281519), 2 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(6,9,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6312,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6366,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6372,281519), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6388,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6389,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6421,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6439,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6448,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6485,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6511,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6522,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6535,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6539,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6585,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6611,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6641,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6650,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6671,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6705,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6719,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6734,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6736,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6760,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6774,281519), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6780,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6840,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6842,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6866,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6874,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6888,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6890,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6900,281519), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6904,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6941,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6965,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7015,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7031,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7041,281519), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 7042
gpu_sim_insn = 2227200
gpu_ipc =     316.2738
gpu_tot_sim_cycle = 288561
gpu_tot_sim_insn = 25775982
gpu_tot_ipc =      89.3259
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 96896
gpu_stall_icnt2sh    = 240348
gpu_total_sim_rate=198276

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 511852
	L1I_total_cache_misses = 11088
	L1I_total_cache_miss_rate = 0.0217
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14033
L1D_cache:
	L1D_cache_core[0]: Access = 4570, Miss = 3053, Miss_rate = 0.668, Pending_hits = 60, Reservation_fails = 29521
	L1D_cache_core[1]: Access = 4281, Miss = 2837, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 31079
	L1D_cache_core[2]: Access = 4043, Miss = 2851, Miss_rate = 0.705, Pending_hits = 43, Reservation_fails = 32135
	L1D_cache_core[3]: Access = 4363, Miss = 2939, Miss_rate = 0.674, Pending_hits = 69, Reservation_fails = 28582
	L1D_cache_core[4]: Access = 4668, Miss = 3140, Miss_rate = 0.673, Pending_hits = 42, Reservation_fails = 29448
	L1D_cache_core[5]: Access = 4796, Miss = 3188, Miss_rate = 0.665, Pending_hits = 51, Reservation_fails = 29409
	L1D_cache_core[6]: Access = 4234, Miss = 2854, Miss_rate = 0.674, Pending_hits = 37, Reservation_fails = 29529
	L1D_cache_core[7]: Access = 4747, Miss = 3207, Miss_rate = 0.676, Pending_hits = 81, Reservation_fails = 28832
	L1D_cache_core[8]: Access = 4299, Miss = 2939, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 30845
	L1D_cache_core[9]: Access = 4747, Miss = 3121, Miss_rate = 0.657, Pending_hits = 111, Reservation_fails = 29157
	L1D_cache_core[10]: Access = 4586, Miss = 3122, Miss_rate = 0.681, Pending_hits = 56, Reservation_fails = 29961
	L1D_cache_core[11]: Access = 4555, Miss = 3170, Miss_rate = 0.696, Pending_hits = 28, Reservation_fails = 31475
	L1D_cache_core[12]: Access = 4394, Miss = 2959, Miss_rate = 0.673, Pending_hits = 33, Reservation_fails = 30796
	L1D_cache_core[13]: Access = 4506, Miss = 3045, Miss_rate = 0.676, Pending_hits = 61, Reservation_fails = 29300
	L1D_cache_core[14]: Access = 4442, Miss = 2955, Miss_rate = 0.665, Pending_hits = 73, Reservation_fails = 30036
	L1D_total_cache_accesses = 67231
	L1D_total_cache_misses = 45380
	L1D_total_cache_miss_rate = 0.6750
	L1D_total_cache_pending_hits = 851
	L1D_total_cache_reservation_fails = 450105
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 410224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39881
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 500764
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14033
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23310, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 30677472
gpgpu_n_tot_w_icount = 958671
gpgpu_n_stall_shd_mem = 626489
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43906
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 5664224
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 145824
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:841097	W0_Idle:2702450	W0_Scoreboard:1114726	W1:1512	W2:1422	W3:1332	W4:1242	W5:1152	W6:1062	W7:972	W8:882	W9:792	W10:702	W11:612	W12:522	W13:432	W14:342	W15:210	W16:279828	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665655
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 351248 {8:43906,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 27536 {8:3442,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5971216 {136:43906,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141560 {8:17695,}
traffic_breakdown_memtocore[INST_ACC_R] = 468112 {136:3442,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 279 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 288560 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29910 	28725 	2965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28508 	8603 	7562 	8412 	8497 	3397 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6202 	24583 	12286 	835 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	1910 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      8185     12179      7345     11990      6382     10172      4940
dram[1]:          0         0    none      none        4873      5008      6731      7190     11288      8896     10691      7289      9900      6032      8296      5062
dram[2]:          0         0    none      none        4884      8972      7959     10039      8918     11859      7963     12743      7053     12275      5494      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      8450     10620      6809      9883      6026      9238      5027      7807
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      8135     12335      7062     11436      6103      9044      4974
dram[5]:          0         0    none      none        5359      4819      7309      7348     11018      8944     10446      7379      9601      6509      7812      5385
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       450
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       532       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       566       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       503
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380173 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003676
n_activity=4223 dram_eff=0.3315
bk0: 12a 380849i bk1: 8a 380858i bk2: 0a 380886i bk3: 0a 380886i bk4: 20a 380833i bk5: 20a 380831i bk6: 64a 380732i bk7: 64a 380697i bk8: 64a 380728i bk9: 64a 380732i bk10: 64a 380697i bk11: 64a 380715i bk12: 64a 380700i bk13: 64a 380741i bk14: 64a 380692i bk15: 64a 380730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000501461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380173 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003676
n_activity=4320 dram_eff=0.3241
bk0: 12a 380847i bk1: 8a 380854i bk2: 0a 380887i bk3: 0a 380889i bk4: 20a 380835i bk5: 20a 380835i bk6: 64a 380727i bk7: 64a 380685i bk8: 64a 380739i bk9: 64a 380723i bk10: 64a 380735i bk11: 64a 380721i bk12: 64a 380738i bk13: 64a 380733i bk14: 64a 380727i bk15: 64a 380725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380169 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003697
n_activity=4252 dram_eff=0.3311
bk0: 12a 380849i bk1: 8a 380857i bk2: 0a 380885i bk3: 0a 380886i bk4: 20a 380833i bk5: 24a 380825i bk6: 64a 380728i bk7: 64a 380693i bk8: 64a 380741i bk9: 64a 380725i bk10: 64a 380738i bk11: 64a 380709i bk12: 64a 380741i bk13: 64a 380716i bk14: 64a 380738i bk15: 64a 380698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000687868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380169 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003697
n_activity=4313 dram_eff=0.3265
bk0: 12a 380847i bk1: 8a 380856i bk2: 0a 380886i bk3: 0a 380889i bk4: 20a 380836i bk5: 24a 380829i bk6: 64a 380724i bk7: 64a 380701i bk8: 64a 380736i bk9: 64a 380709i bk10: 64a 380738i bk11: 64a 380717i bk12: 64a 380738i bk13: 64a 380707i bk14: 64a 380731i bk15: 64a 380689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000532966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380169 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003697
n_activity=4227 dram_eff=0.3331
bk0: 12a 380849i bk1: 8a 380857i bk2: 0a 380884i bk3: 0a 380885i bk4: 20a 380833i bk5: 24a 380823i bk6: 64a 380726i bk7: 64a 380712i bk8: 64a 380718i bk9: 64a 380727i bk10: 64a 380713i bk11: 64a 380727i bk12: 64a 380692i bk13: 64a 380734i bk14: 64a 380695i bk15: 64a 380726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=380887 n_nop=380169 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003697
n_activity=4408 dram_eff=0.3194
bk0: 12a 380846i bk1: 8a 380856i bk2: 0a 380883i bk3: 0a 380886i bk4: 20a 380835i bk5: 24a 380828i bk6: 64a 380728i bk7: 64a 380689i bk8: 64a 380736i bk9: 64a 380723i bk10: 64a 380733i bk11: 64a 380725i bk12: 64a 380725i bk13: 64a 380730i bk14: 64a 380728i bk15: 64a 380703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000301927

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6035, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4921, Miss = 174, Miss_rate = 0.035, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 5888, Miss = 176, Miss_rate = 0.030, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4886, Miss = 174, Miss_rate = 0.036, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 4951, Miss = 176, Miss_rate = 0.036, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6064, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4893, Miss = 176, Miss_rate = 0.036, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 5910, Miss = 176, Miss_rate = 0.030, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6032, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4792, Miss = 176, Miss_rate = 0.037, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 5906, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4765, Miss = 176, Miss_rate = 0.037, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 65043
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17695
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=254435
icnt_total_pkts_simt_to_mem=100433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.9322
	minimum = 6
	maximum = 375
Network latency average = 25.3103
	minimum = 6
	maximum = 332
Slowest packet = 121699
Flit latency average = 18.6855
	minimum = 6
	maximum = 330
Slowest flit = 340689
Fragmentation average = 0.118028
	minimum = 0
	maximum = 290
Injected packet rate average = 0.0592214
	minimum = 0 (at node 20)
	maximum = 0.112752 (at node 17)
Accepted packet rate average = 0.0592214
	minimum = 0 (at node 20)
	maximum = 0.112752 (at node 17)
Injected flit rate average = 0.160834
	minimum = 0 (at node 20)
	maximum = 0.50355 (at node 17)
Accepted flit rate average= 0.160834
	minimum = 0 (at node 20)
	maximum = 0.273218 (at node 3)
Injected packet length average = 2.71581
Accepted packet length average = 2.71581
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4957 (18 samples)
	minimum = 6 (18 samples)
	maximum = 162.889 (18 samples)
Network latency average = 13.9998 (18 samples)
	minimum = 6 (18 samples)
	maximum = 143.556 (18 samples)
Flit latency average = 10.5853 (18 samples)
	minimum = 6 (18 samples)
	maximum = 142.167 (18 samples)
Fragmentation average = 0.0263886 (18 samples)
	minimum = 0 (18 samples)
	maximum = 83.6111 (18 samples)
Injected packet rate average = 0.0238608 (18 samples)
	minimum = 0.010774 (18 samples)
	maximum = 0.0413314 (18 samples)
Accepted packet rate average = 0.0238608 (18 samples)
	minimum = 0.010774 (18 samples)
	maximum = 0.0413314 (18 samples)
Injected flit rate average = 0.0650909 (18 samples)
	minimum = 0.0165402 (18 samples)
	maximum = 0.18258 (18 samples)
Accepted flit rate average = 0.0650909 (18 samples)
	minimum = 0.023096 (18 samples)
	maximum = 0.104276 (18 samples)
Injected packet size average = 2.72794 (18 samples)
Accepted packet size average = 2.72794 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 198276 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,288561)
GPGPU-Sim uArch: cycles simulated: 291061  inst.: 25778077 (ipc= 0.8) sim_rate=196779 (inst/sec) elapsed = 0:0:02:11 / Fri Oct 31 16:34:42 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12701,288561), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 301263
gpu_tot_sim_insn = 25795219
gpu_tot_ipc =      85.6236
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 96896
gpu_stall_icnt2sh    = 240348
gpu_total_sim_rate=196910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 513352
	L1I_total_cache_misses = 11104
	L1I_total_cache_miss_rate = 0.0216
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14033
L1D_cache:
	L1D_cache_core[0]: Access = 4570, Miss = 3053, Miss_rate = 0.668, Pending_hits = 60, Reservation_fails = 29521
	L1D_cache_core[1]: Access = 4281, Miss = 2837, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 31079
	L1D_cache_core[2]: Access = 4043, Miss = 2851, Miss_rate = 0.705, Pending_hits = 43, Reservation_fails = 32135
	L1D_cache_core[3]: Access = 4363, Miss = 2939, Miss_rate = 0.674, Pending_hits = 69, Reservation_fails = 28582
	L1D_cache_core[4]: Access = 4699, Miss = 3156, Miss_rate = 0.672, Pending_hits = 42, Reservation_fails = 29448
	L1D_cache_core[5]: Access = 4796, Miss = 3188, Miss_rate = 0.665, Pending_hits = 51, Reservation_fails = 29409
	L1D_cache_core[6]: Access = 4234, Miss = 2854, Miss_rate = 0.674, Pending_hits = 37, Reservation_fails = 29529
	L1D_cache_core[7]: Access = 4747, Miss = 3207, Miss_rate = 0.676, Pending_hits = 81, Reservation_fails = 28832
	L1D_cache_core[8]: Access = 4299, Miss = 2939, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 30845
	L1D_cache_core[9]: Access = 4747, Miss = 3121, Miss_rate = 0.657, Pending_hits = 111, Reservation_fails = 29157
	L1D_cache_core[10]: Access = 4586, Miss = 3122, Miss_rate = 0.681, Pending_hits = 56, Reservation_fails = 29961
	L1D_cache_core[11]: Access = 4555, Miss = 3170, Miss_rate = 0.696, Pending_hits = 28, Reservation_fails = 31475
	L1D_cache_core[12]: Access = 4394, Miss = 2959, Miss_rate = 0.673, Pending_hits = 33, Reservation_fails = 30796
	L1D_cache_core[13]: Access = 4506, Miss = 3045, Miss_rate = 0.676, Pending_hits = 61, Reservation_fails = 29300
	L1D_cache_core[14]: Access = 4442, Miss = 2955, Miss_rate = 0.665, Pending_hits = 73, Reservation_fails = 30036
	L1D_total_cache_accesses = 67262
	L1D_total_cache_misses = 45396
	L1D_total_cache_miss_rate = 0.6749
	L1D_total_cache_pending_hits = 851
	L1D_total_cache_reservation_fails = 450105
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 410224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39881
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 502248
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11104
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14033
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23310, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 30761024
gpgpu_n_tot_w_icount = 961282
gpgpu_n_stall_shd_mem = 626993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43922
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 5667728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 146328
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:841097	W0_Idle:2719326	W0_Scoreboard:1120671	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:280241	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665655
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 351376 {8:43922,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 27664 {8:3458,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5973392 {136:43922,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141680 {8:17710,}
traffic_breakdown_memtocore[INST_ACC_R] = 470288 {136:3458,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 279 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 301262 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29941 	28725 	2965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28555 	8603 	7562 	8412 	8497 	3397 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6218 	24583 	12286 	835 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	1925 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      8185     12179      7345     11990      6382     10172      4940
dram[1]:          0         0    none      none        4873      5008      6731      7190     11332      8896     10691      7289      9900      6032      8296      5062
dram[2]:          0         0    none      none        4884      8972      7959     10039      8918     11859      7963     12743      7053     12275      5494      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      8450     10669      6809      9883      6026      9238      5027      7807
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      8135     12335      7062     11436      6103      9044      4974
dram[5]:          0         0    none      none        5359      4819      7309      7348     11063      8944     10446      7379      9601      6509      7812      5385
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       450
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       532       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       566       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       503
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396939 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003521
n_activity=4223 dram_eff=0.3315
bk0: 12a 397615i bk1: 8a 397624i bk2: 0a 397652i bk3: 0a 397652i bk4: 20a 397599i bk5: 20a 397597i bk6: 64a 397498i bk7: 64a 397463i bk8: 64a 397494i bk9: 64a 397498i bk10: 64a 397463i bk11: 64a 397481i bk12: 64a 397466i bk13: 64a 397507i bk14: 64a 397458i bk15: 64a 397496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000480318
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396939 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003521
n_activity=4320 dram_eff=0.3241
bk0: 12a 397613i bk1: 8a 397620i bk2: 0a 397653i bk3: 0a 397655i bk4: 20a 397601i bk5: 20a 397601i bk6: 64a 397493i bk7: 64a 397451i bk8: 64a 397505i bk9: 64a 397489i bk10: 64a 397501i bk11: 64a 397487i bk12: 64a 397504i bk13: 64a 397499i bk14: 64a 397493i bk15: 64a 397491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000540672
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396935 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003541
n_activity=4252 dram_eff=0.3311
bk0: 12a 397615i bk1: 8a 397623i bk2: 0a 397651i bk3: 0a 397652i bk4: 20a 397599i bk5: 24a 397591i bk6: 64a 397494i bk7: 64a 397459i bk8: 64a 397507i bk9: 64a 397491i bk10: 64a 397504i bk11: 64a 397475i bk12: 64a 397507i bk13: 64a 397482i bk14: 64a 397504i bk15: 64a 397464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000658866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396935 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003541
n_activity=4313 dram_eff=0.3265
bk0: 12a 397613i bk1: 8a 397622i bk2: 0a 397652i bk3: 0a 397655i bk4: 20a 397602i bk5: 24a 397595i bk6: 64a 397490i bk7: 64a 397467i bk8: 64a 397502i bk9: 64a 397475i bk10: 64a 397504i bk11: 64a 397483i bk12: 64a 397504i bk13: 64a 397473i bk14: 64a 397497i bk15: 64a 397455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000510495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396935 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003541
n_activity=4227 dram_eff=0.3331
bk0: 12a 397615i bk1: 8a 397623i bk2: 0a 397650i bk3: 0a 397651i bk4: 20a 397599i bk5: 24a 397589i bk6: 64a 397492i bk7: 64a 397478i bk8: 64a 397484i bk9: 64a 397493i bk10: 64a 397479i bk11: 64a 397493i bk12: 64a 397458i bk13: 64a 397500i bk14: 64a 397461i bk15: 64a 397492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000540672
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397653 n_nop=396935 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003541
n_activity=4408 dram_eff=0.3194
bk0: 12a 397612i bk1: 8a 397622i bk2: 0a 397649i bk3: 0a 397652i bk4: 20a 397601i bk5: 24a 397594i bk6: 64a 397494i bk7: 64a 397455i bk8: 64a 397502i bk9: 64a 397489i bk10: 64a 397499i bk11: 64a 397491i bk12: 64a 397491i bk13: 64a 397496i bk14: 64a 397494i bk15: 64a 397469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000289197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6037, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4921, Miss = 174, Miss_rate = 0.035, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 5900, Miss = 176, Miss_rate = 0.030, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4886, Miss = 174, Miss_rate = 0.036, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 4953, Miss = 176, Miss_rate = 0.036, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6064, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4895, Miss = 176, Miss_rate = 0.036, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 5921, Miss = 176, Miss_rate = 0.030, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6034, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4794, Miss = 176, Miss_rate = 0.037, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 5918, Miss = 176, Miss_rate = 0.030, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4767, Miss = 176, Miss_rate = 0.037, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 65090
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17710
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=254610
icnt_total_pkts_simt_to_mem=100510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 130113
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 354947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 4)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 4)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 4)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 4)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9847 (19 samples)
	minimum = 6 (19 samples)
	maximum = 154.947 (19 samples)
Network latency average = 13.6723 (19 samples)
	minimum = 6 (19 samples)
	maximum = 136.632 (19 samples)
Flit latency average = 10.3483 (19 samples)
	minimum = 6 (19 samples)
	maximum = 135.105 (19 samples)
Fragmentation average = 0.0249997 (19 samples)
	minimum = 0 (19 samples)
	maximum = 79.2105 (19 samples)
Injected packet rate average = 0.0226194 (19 samples)
	minimum = 0.0102069 (19 samples)
	maximum = 0.0393509 (19 samples)
Accepted packet rate average = 0.0226194 (19 samples)
	minimum = 0.0102069 (19 samples)
	maximum = 0.0393509 (19 samples)
Injected flit rate average = 0.0617037 (19 samples)
	minimum = 0.0156697 (19 samples)
	maximum = 0.173289 (19 samples)
Accepted flit rate average = 0.0617037 (19 samples)
	minimum = 0.0218805 (19 samples)
	maximum = 0.0995131 (19 samples)
Injected packet size average = 2.72791 (19 samples)
Accepted packet size average = 2.72791 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 196910 (inst/sec)
gpgpu_simulation_rate = 2299 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,301263)
GPGPU-Sim uArch: cycles simulated: 302263  inst.: 25804755 (ipc= 9.5) sim_rate=195490 (inst/sec) elapsed = 0:0:02:12 / Fri Oct 31 16:34:43 2014
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(6,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 307763  inst.: 25870499 (ipc=11.6) sim_rate=194515 (inst/sec) elapsed = 0:0:02:13 / Fri Oct 31 16:34:44 2014
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 312263  inst.: 26006483 (ipc=19.2) sim_rate=194078 (inst/sec) elapsed = 0:0:02:14 / Fri Oct 31 16:34:45 2014
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(5,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 317263  inst.: 26149075 (ipc=22.1) sim_rate=193696 (inst/sec) elapsed = 0:0:02:15 / Fri Oct 31 16:34:46 2014
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 322263  inst.: 26285427 (ipc=23.3) sim_rate=193275 (inst/sec) elapsed = 0:0:02:16 / Fri Oct 31 16:34:47 2014
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(3,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23294,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23742,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23781,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23790,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23815,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23829,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23854,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23857,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23863,301263), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 23864
gpu_sim_insn = 526896
gpu_ipc =      22.0791
gpu_tot_sim_cycle = 325127
gpu_tot_sim_insn = 26322115
gpu_tot_ipc =      80.9595
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 96896
gpu_stall_icnt2sh    = 240443
gpu_total_sim_rate=193544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 532378
	L1I_total_cache_misses = 11446
	L1I_total_cache_miss_rate = 0.0215
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14033
L1D_cache:
	L1D_cache_core[0]: Access = 4570, Miss = 3053, Miss_rate = 0.668, Pending_hits = 60, Reservation_fails = 29521
	L1D_cache_core[1]: Access = 4281, Miss = 2837, Miss_rate = 0.663, Pending_hits = 66, Reservation_fails = 31079
	L1D_cache_core[2]: Access = 4043, Miss = 2851, Miss_rate = 0.705, Pending_hits = 43, Reservation_fails = 32135
	L1D_cache_core[3]: Access = 4363, Miss = 2939, Miss_rate = 0.674, Pending_hits = 69, Reservation_fails = 28582
	L1D_cache_core[4]: Access = 4699, Miss = 3156, Miss_rate = 0.672, Pending_hits = 42, Reservation_fails = 29448
	L1D_cache_core[5]: Access = 4875, Miss = 3235, Miss_rate = 0.664, Pending_hits = 51, Reservation_fails = 29409
	L1D_cache_core[6]: Access = 4313, Miss = 2902, Miss_rate = 0.673, Pending_hits = 37, Reservation_fails = 29529
	L1D_cache_core[7]: Access = 4826, Miss = 3255, Miss_rate = 0.674, Pending_hits = 81, Reservation_fails = 28832
	L1D_cache_core[8]: Access = 4378, Miss = 2987, Miss_rate = 0.682, Pending_hits = 40, Reservation_fails = 30845
	L1D_cache_core[9]: Access = 4826, Miss = 3169, Miss_rate = 0.657, Pending_hits = 111, Reservation_fails = 29157
	L1D_cache_core[10]: Access = 4665, Miss = 3170, Miss_rate = 0.680, Pending_hits = 56, Reservation_fails = 29961
	L1D_cache_core[11]: Access = 4634, Miss = 3218, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 31475
	L1D_cache_core[12]: Access = 4473, Miss = 3007, Miss_rate = 0.672, Pending_hits = 33, Reservation_fails = 30796
	L1D_cache_core[13]: Access = 4585, Miss = 3093, Miss_rate = 0.675, Pending_hits = 61, Reservation_fails = 29300
	L1D_cache_core[14]: Access = 4442, Miss = 2955, Miss_rate = 0.665, Pending_hits = 73, Reservation_fails = 30036
	L1D_total_cache_accesses = 67973
	L1D_total_cache_misses = 45827
	L1D_total_cache_miss_rate = 0.6742
	L1D_total_cache_pending_hits = 851
	L1D_total_cache_reservation_fails = 450105
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 410224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39881
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 520932
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11446
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14033
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23310, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 870, 696, 696, 696, 696, 696, 696, 696, 696, 
gpgpu_n_tot_thrd_icount = 31829792
gpgpu_n_tot_w_icount = 994681
gpgpu_n_stall_shd_mem = 644129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44338
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 5758160
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:841097	W0_Idle:3004891	W0_Scoreboard:1229387	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:313523	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665772
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 354704 {8:44338,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 30400 {8:3800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6029968 {136:44338,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143912 {8:17989,}
traffic_breakdown_memtocore[INST_ACC_R] = 516800 {136:3800,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 277 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 325126 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30636 	28725 	2965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29586 	8609 	7562 	8412 	8497 	3397 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6582 	24635 	12286 	835 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	2204 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	204 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      8363     12179      7345     11990      6382     10172      4940
dram[1]:          0         0    none      none        4873      5008      6731      7190     11564      9073     10834      7289     10043      6032      8440      5062
dram[2]:          0         0    none      none        4884      8972      7959     10039      9096     11859      7963     12743      7053     12275      5494      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      8628     10934      6809     10026      6026      9382      5027      7950
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      8330     12335      7062     11436      6103      9044      4974
dram[5]:          0         0    none      none        5359      4819      7309      7348     11291      9139     10589      7379      9744      6509      7956      5385
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       450
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       532       719       484
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       626      1034       566       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       601       854       582       741       503
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428439 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=4223 dram_eff=0.3315
bk0: 12a 429115i bk1: 8a 429124i bk2: 0a 429152i bk3: 0a 429152i bk4: 20a 429099i bk5: 20a 429097i bk6: 64a 428998i bk7: 64a 428963i bk8: 64a 428994i bk9: 64a 428998i bk10: 64a 428963i bk11: 64a 428981i bk12: 64a 428966i bk13: 64a 429007i bk14: 64a 428958i bk15: 64a 428996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000445063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428439 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003262
n_activity=4320 dram_eff=0.3241
bk0: 12a 429113i bk1: 8a 429120i bk2: 0a 429153i bk3: 0a 429155i bk4: 20a 429101i bk5: 20a 429101i bk6: 64a 428993i bk7: 64a 428951i bk8: 64a 429005i bk9: 64a 428989i bk10: 64a 429001i bk11: 64a 428987i bk12: 64a 429004i bk13: 64a 428999i bk14: 64a 428993i bk15: 64a 428991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428435 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003281
n_activity=4252 dram_eff=0.3311
bk0: 12a 429115i bk1: 8a 429123i bk2: 0a 429151i bk3: 0a 429152i bk4: 20a 429099i bk5: 24a 429091i bk6: 64a 428994i bk7: 64a 428959i bk8: 64a 429007i bk9: 64a 428991i bk10: 64a 429004i bk11: 64a 428975i bk12: 64a 429007i bk13: 64a 428982i bk14: 64a 429004i bk15: 64a 428964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000610505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428435 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003281
n_activity=4313 dram_eff=0.3265
bk0: 12a 429113i bk1: 8a 429122i bk2: 0a 429152i bk3: 0a 429155i bk4: 20a 429102i bk5: 24a 429095i bk6: 64a 428990i bk7: 64a 428967i bk8: 64a 429002i bk9: 64a 428975i bk10: 64a 429004i bk11: 64a 428983i bk12: 64a 429004i bk13: 64a 428973i bk14: 64a 428997i bk15: 64a 428955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000473025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428435 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003281
n_activity=4227 dram_eff=0.3331
bk0: 12a 429115i bk1: 8a 429123i bk2: 0a 429150i bk3: 0a 429151i bk4: 20a 429099i bk5: 24a 429089i bk6: 64a 428992i bk7: 64a 428978i bk8: 64a 428984i bk9: 64a 428993i bk10: 64a 428979i bk11: 64a 428993i bk12: 64a 428958i bk13: 64a 429000i bk14: 64a 428961i bk15: 64a 428992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429153 n_nop=428435 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003281
n_activity=4408 dram_eff=0.3194
bk0: 12a 429112i bk1: 8a 429122i bk2: 0a 429149i bk3: 0a 429152i bk4: 20a 429101i bk5: 24a 429094i bk6: 64a 428994i bk7: 64a 428955i bk8: 64a 429002i bk9: 64a 428989i bk10: 64a 428999i bk11: 64a 428991i bk12: 64a 428991i bk13: 64a 428996i bk14: 64a 428994i bk15: 64a 428969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00026797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6055, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 4997, Miss = 174, Miss_rate = 0.035, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 6064, Miss = 176, Miss_rate = 0.029, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 4962, Miss = 174, Miss_rate = 0.035, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 5011, Miss = 176, Miss_rate = 0.035, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 4971, Miss = 176, Miss_rate = 0.035, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 6112, Miss = 176, Miss_rate = 0.029, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6070, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 4856, Miss = 176, Miss_rate = 0.036, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 4829, Miss = 176, Miss_rate = 0.036, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 66127
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3630
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=258679
icnt_total_pkts_simt_to_mem=102105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.18901
	minimum = 6
	maximum = 25
Network latency average = 8.03857
	minimum = 6
	maximum = 22
Slowest packet = 130188
Flit latency average = 6.40819
	minimum = 6
	maximum = 22
Slowest flit = 355128
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00321886
	minimum = 0 (at node 0)
	maximum = 0.00800369 (at node 22)
Accepted packet rate average = 0.00321886
	minimum = 0 (at node 0)
	maximum = 0.00800369 (at node 22)
Injected flit rate average = 0.00879055
	minimum = 0 (at node 0)
	maximum = 0.0311348 (at node 22)
Accepted flit rate average= 0.00879055
	minimum = 0 (at node 0)
	maximum = 0.0193178 (at node 6)
Injected packet length average = 2.73095
Accepted packet length average = 2.73095
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5449 (20 samples)
	minimum = 6 (20 samples)
	maximum = 148.45 (20 samples)
Network latency average = 13.3906 (20 samples)
	minimum = 6 (20 samples)
	maximum = 130.9 (20 samples)
Flit latency average = 10.1513 (20 samples)
	minimum = 6 (20 samples)
	maximum = 129.45 (20 samples)
Fragmentation average = 0.0237498 (20 samples)
	minimum = 0 (20 samples)
	maximum = 75.25 (20 samples)
Injected packet rate average = 0.0216494 (20 samples)
	minimum = 0.00969659 (20 samples)
	maximum = 0.0377835 (20 samples)
Accepted packet rate average = 0.0216494 (20 samples)
	minimum = 0.00969659 (20 samples)
	maximum = 0.0377835 (20 samples)
Injected flit rate average = 0.0590581 (20 samples)
	minimum = 0.0148862 (20 samples)
	maximum = 0.166182 (20 samples)
Accepted flit rate average = 0.0590581 (20 samples)
	minimum = 0.0207864 (20 samples)
	maximum = 0.0955034 (20 samples)
Injected packet size average = 2.72793 (20 samples)
Accepted packet size average = 2.72793 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 193544 (inst/sec)
gpgpu_simulation_rate = 2390 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,325127)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,325127)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,325127)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,325127)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,325127)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,325127)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,325127)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,325127)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,325127)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,325127)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,325127)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(7,6,0) tid=(14,4,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,0,0) tid=(14,6,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(7,1,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 325627  inst.: 26609667 (ipc=575.1) sim_rate=194231 (inst/sec) elapsed = 0:0:02:17 / Fri Oct 31 16:34:48 2014
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(2,4,0) tid=(14,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,4,0) tid=(14,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(5,4,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 326127  inst.: 26957283 (ipc=635.2) sim_rate=195342 (inst/sec) elapsed = 0:0:02:18 / Fri Oct 31 16:34:49 2014
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 326627  inst.: 27007811 (ipc=457.1) sim_rate=194300 (inst/sec) elapsed = 0:0:02:19 / Fri Oct 31 16:34:50 2014
GPGPU-Sim uArch: cycles simulated: 327627  inst.: 27090403 (ipc=307.3) sim_rate=193502 (inst/sec) elapsed = 0:0:02:20 / Fri Oct 31 16:34:51 2014
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,4,0) tid=(14,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2846,325127), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3005,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3017,325127), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3066,325127), 5 CTAs running
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,2,0) tid=(14,6,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,0,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3402,325127), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 328627  inst.: 27373091 (ipc=300.3) sim_rate=194135 (inst/sec) elapsed = 0:0:02:21 / Fri Oct 31 16:34:52 2014
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,0,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3579,325127), 4 CTAs running
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,0,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3809,325127), 3 CTAs running
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,5,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 329127  inst.: 27633347 (ipc=327.8) sim_rate=194601 (inst/sec) elapsed = 0:0:02:22 / Fri Oct 31 16:34:53 2014
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4019,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4027,325127), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4110,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4133,325127), 4 CTAs running
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(8,3,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4174,325127), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4199,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4245,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4329,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4390,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4405,325127), 3 CTAs running
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,8,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4525,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4551,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4557,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4581,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4625,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4650,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4770,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4774,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4782,325127), 2 CTAs running
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,5,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4876,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4938,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4940,325127), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4956,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 330127  inst.: 27938531 (ipc=323.3) sim_rate=195374 (inst/sec) elapsed = 0:0:02:23 / Fri Oct 31 16:34:54 2014
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5042,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5072,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5114,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5119,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5138,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5141,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5149,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5208,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5235,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5239,325127), 1 CTAs running
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(6,6,0) tid=(14,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5262,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5273,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5275,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5297,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5299,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5301,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5307,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5321,325127), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5349,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5361,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5367,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5392,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5395,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5400,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5461,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5463,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5491,325127), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5497,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5523,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5585,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5619,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5662,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5679,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5703,325127), 2 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(6,8,0) tid=(14,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5746,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5763,325127), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5777,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5782,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5791,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5817,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5821,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5821,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5825,325127), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5940,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5952,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5972,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5981,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 331127  inst.: 28124899 (ipc=300.5) sim_rate=195311 (inst/sec) elapsed = 0:0:02:24 / Fri Oct 31 16:34:55 2014
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6085,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6152,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6156,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6263,325127), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 6264
gpu_sim_insn = 1804032
gpu_ipc =     288.0000
gpu_tot_sim_cycle = 331391
gpu_tot_sim_insn = 28126147
gpu_tot_ipc =      84.8730
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 105841
gpu_stall_icnt2sh    = 260415
gpu_total_sim_rate=195320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 561983
	L1I_total_cache_misses = 12539
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 4954, Miss = 3317, Miss_rate = 0.670, Pending_hits = 62, Reservation_fails = 31354
	L1D_cache_core[1]: Access = 4665, Miss = 3109, Miss_rate = 0.666, Pending_hits = 68, Reservation_fails = 33763
	L1D_cache_core[2]: Access = 4427, Miss = 3129, Miss_rate = 0.707, Pending_hits = 45, Reservation_fails = 35575
	L1D_cache_core[3]: Access = 4747, Miss = 3213, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 30909
	L1D_cache_core[4]: Access = 5083, Miss = 3402, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 32512
	L1D_cache_core[5]: Access = 5195, Miss = 3443, Miss_rate = 0.663, Pending_hits = 53, Reservation_fails = 32725
	L1D_cache_core[6]: Access = 4633, Miss = 3111, Miss_rate = 0.671, Pending_hits = 39, Reservation_fails = 32852
	L1D_cache_core[7]: Access = 5146, Miss = 3481, Miss_rate = 0.676, Pending_hits = 83, Reservation_fails = 31546
	L1D_cache_core[8]: Access = 4698, Miss = 3214, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 34358
	L1D_cache_core[9]: Access = 5146, Miss = 3378, Miss_rate = 0.656, Pending_hits = 113, Reservation_fails = 32477
	L1D_cache_core[10]: Access = 4985, Miss = 3381, Miss_rate = 0.678, Pending_hits = 58, Reservation_fails = 32638
	L1D_cache_core[11]: Access = 4954, Miss = 3439, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 34932
	L1D_cache_core[12]: Access = 4793, Miss = 3216, Miss_rate = 0.671, Pending_hits = 33, Reservation_fails = 32929
	L1D_cache_core[13]: Access = 4905, Miss = 3312, Miss_rate = 0.675, Pending_hits = 63, Reservation_fails = 31637
	L1D_cache_core[14]: Access = 4826, Miss = 3235, Miss_rate = 0.670, Pending_hits = 75, Reservation_fails = 33430
	L1D_total_cache_accesses = 73157
	L1D_total_cache_misses = 49380
	L1D_total_cache_miss_rate = 0.6750
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 493637
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 450046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43591
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 549444
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23397, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 33633824
gpgpu_n_tot_w_icount = 1051057
gpgpu_n_stall_shd_mem = 690253
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47832
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 6172880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 526789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:921824	W0_Idle:3018435	W0_Scoreboard:1250576	W1:1764	W2:1659	W3:1554	W4:1449	W5:1344	W6:1239	W7:1134	W8:1029	W9:924	W10:819	W11:714	W12:609	W13:504	W14:399	W15:245	W16:313523	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722148
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 382656 {8:47832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 30880 {8:3860,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6505152 {136:47832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154280 {8:19285,}
traffic_breakdown_memtocore[INST_ACC_R] = 524960 {136:3860,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 277 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 331390 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32714 	31344 	3058 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31382 	9280 	8086 	9300 	9263 	3601 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6882 	26826 	13227 	897 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	3500 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179      8392     11990      7496     10172      5904
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     12683      8647     11877      7364     10002      6109
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859      9198     12743      8365     12275      6599      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      8183     11738      7370     11056      6109      9404
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      8332     11436      7467      9044      6074
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     12304      8476     11370      7580      9349      6339
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436707 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003201
n_activity=4223 dram_eff=0.3315
bk0: 12a 437383i bk1: 8a 437392i bk2: 0a 437420i bk3: 0a 437420i bk4: 20a 437367i bk5: 20a 437365i bk6: 64a 437266i bk7: 64a 437231i bk8: 64a 437262i bk9: 64a 437266i bk10: 64a 437231i bk11: 64a 437249i bk12: 64a 437234i bk13: 64a 437275i bk14: 64a 437226i bk15: 64a 437264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00043665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436707 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003201
n_activity=4320 dram_eff=0.3241
bk0: 12a 437381i bk1: 8a 437388i bk2: 0a 437421i bk3: 0a 437423i bk4: 20a 437369i bk5: 20a 437369i bk6: 64a 437261i bk7: 64a 437219i bk8: 64a 437273i bk9: 64a 437257i bk10: 64a 437269i bk11: 64a 437255i bk12: 64a 437272i bk13: 64a 437267i bk14: 64a 437261i bk15: 64a 437259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491517
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436703 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003219
n_activity=4252 dram_eff=0.3311
bk0: 12a 437383i bk1: 8a 437391i bk2: 0a 437419i bk3: 0a 437420i bk4: 20a 437367i bk5: 24a 437359i bk6: 64a 437262i bk7: 64a 437227i bk8: 64a 437275i bk9: 64a 437259i bk10: 64a 437272i bk11: 64a 437243i bk12: 64a 437275i bk13: 64a 437250i bk14: 64a 437272i bk15: 64a 437232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436703 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003219
n_activity=4313 dram_eff=0.3265
bk0: 12a 437381i bk1: 8a 437390i bk2: 0a 437420i bk3: 0a 437423i bk4: 20a 437370i bk5: 24a 437363i bk6: 64a 437258i bk7: 64a 437235i bk8: 64a 437270i bk9: 64a 437243i bk10: 64a 437272i bk11: 64a 437251i bk12: 64a 437272i bk13: 64a 437241i bk14: 64a 437265i bk15: 64a 437223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436703 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003219
n_activity=4227 dram_eff=0.3331
bk0: 12a 437383i bk1: 8a 437391i bk2: 0a 437418i bk3: 0a 437419i bk4: 20a 437367i bk5: 24a 437357i bk6: 64a 437260i bk7: 64a 437246i bk8: 64a 437252i bk9: 64a 437261i bk10: 64a 437247i bk11: 64a 437261i bk12: 64a 437226i bk13: 64a 437268i bk14: 64a 437229i bk15: 64a 437260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437421 n_nop=436703 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003219
n_activity=4408 dram_eff=0.3194
bk0: 12a 437380i bk1: 8a 437390i bk2: 0a 437417i bk3: 0a 437420i bk4: 20a 437369i bk5: 24a 437362i bk6: 64a 437262i bk7: 64a 437223i bk8: 64a 437270i bk9: 64a 437257i bk10: 64a 437267i bk11: 64a 437259i bk12: 64a 437259i bk13: 64a 437264i bk14: 64a 437262i bk15: 64a 437237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000262905

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6075, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 5503, Miss = 174, Miss_rate = 0.032, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 6656, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 5471, Miss = 174, Miss_rate = 0.032, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 5531, Miss = 176, Miss_rate = 0.032, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 5476, Miss = 176, Miss_rate = 0.032, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 6694, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6070, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 5378, Miss = 176, Miss_rate = 0.033, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 6672, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5351, Miss = 176, Miss_rate = 0.033, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 70977
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0297
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19285
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3690
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=277745
icnt_total_pkts_simt_to_mem=109547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.6211
	minimum = 6
	maximum = 315
Network latency average = 23.3942
	minimum = 6
	maximum = 300
Slowest packet = 137599
Flit latency average = 17.9656
	minimum = 6
	maximum = 300
Slowest flit = 378969
Fragmentation average = 0.151856
	minimum = 0
	maximum = 212
Injected packet rate average = 0.057353
	minimum = 0 (at node 20)
	maximum = 0.0945083 (at node 17)
Accepted packet rate average = 0.057353
	minimum = 0 (at node 20)
	maximum = 0.0945083 (at node 17)
Injected flit rate average = 0.156733
	minimum = 0 (at node 20)
	maximum = 0.44189 (at node 17)
Accepted flit rate average= 0.156733
	minimum = 0 (at node 20)
	maximum = 0.230843 (at node 2)
Injected packet length average = 2.73278
Accepted packet length average = 2.73278
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3104 (21 samples)
	minimum = 6 (21 samples)
	maximum = 156.381 (21 samples)
Network latency average = 13.867 (21 samples)
	minimum = 6 (21 samples)
	maximum = 138.952 (21 samples)
Flit latency average = 10.5234 (21 samples)
	minimum = 6 (21 samples)
	maximum = 137.571 (21 samples)
Fragmentation average = 0.02985 (21 samples)
	minimum = 0 (21 samples)
	maximum = 81.7619 (21 samples)
Injected packet rate average = 0.0233496 (21 samples)
	minimum = 0.00923485 (21 samples)
	maximum = 0.0404847 (21 samples)
Accepted packet rate average = 0.0233496 (21 samples)
	minimum = 0.00923485 (21 samples)
	maximum = 0.0404847 (21 samples)
Injected flit rate average = 0.0637093 (21 samples)
	minimum = 0.0141773 (21 samples)
	maximum = 0.179311 (21 samples)
Accepted flit rate average = 0.0637093 (21 samples)
	minimum = 0.0197966 (21 samples)
	maximum = 0.101948 (21 samples)
Injected packet size average = 2.7285 (21 samples)
Accepted packet size average = 2.7285 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 24 sec (144 sec)
gpgpu_simulation_rate = 195320 (inst/sec)
gpgpu_simulation_rate = 2301 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,331391)
GPGPU-Sim uArch: cycles simulated: 342391  inst.: 28143348 (ipc= 1.6) sim_rate=194092 (inst/sec) elapsed = 0:0:02:25 / Fri Oct 31 16:34:56 2014
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12701,331391), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 344093
gpu_tot_sim_insn = 28145384
gpu_tot_ipc =      81.7959
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 105841
gpu_stall_icnt2sh    = 260415
gpu_total_sim_rate=194106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 563483
	L1I_total_cache_misses = 12555
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 4954, Miss = 3317, Miss_rate = 0.670, Pending_hits = 62, Reservation_fails = 31354
	L1D_cache_core[1]: Access = 4665, Miss = 3109, Miss_rate = 0.666, Pending_hits = 68, Reservation_fails = 33763
	L1D_cache_core[2]: Access = 4427, Miss = 3129, Miss_rate = 0.707, Pending_hits = 45, Reservation_fails = 35575
	L1D_cache_core[3]: Access = 4747, Miss = 3213, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 30909
	L1D_cache_core[4]: Access = 5083, Miss = 3402, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 32512
	L1D_cache_core[5]: Access = 5226, Miss = 3459, Miss_rate = 0.662, Pending_hits = 53, Reservation_fails = 32725
	L1D_cache_core[6]: Access = 4633, Miss = 3111, Miss_rate = 0.671, Pending_hits = 39, Reservation_fails = 32852
	L1D_cache_core[7]: Access = 5146, Miss = 3481, Miss_rate = 0.676, Pending_hits = 83, Reservation_fails = 31546
	L1D_cache_core[8]: Access = 4698, Miss = 3214, Miss_rate = 0.684, Pending_hits = 40, Reservation_fails = 34358
	L1D_cache_core[9]: Access = 5146, Miss = 3378, Miss_rate = 0.656, Pending_hits = 113, Reservation_fails = 32477
	L1D_cache_core[10]: Access = 4985, Miss = 3381, Miss_rate = 0.678, Pending_hits = 58, Reservation_fails = 32638
	L1D_cache_core[11]: Access = 4954, Miss = 3439, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 34932
	L1D_cache_core[12]: Access = 4793, Miss = 3216, Miss_rate = 0.671, Pending_hits = 33, Reservation_fails = 32929
	L1D_cache_core[13]: Access = 4905, Miss = 3312, Miss_rate = 0.675, Pending_hits = 63, Reservation_fails = 31637
	L1D_cache_core[14]: Access = 4826, Miss = 3235, Miss_rate = 0.670, Pending_hits = 75, Reservation_fails = 33430
	L1D_total_cache_accesses = 73188
	L1D_total_cache_misses = 49396
	L1D_total_cache_miss_rate = 0.6749
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 493637
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 450046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43591
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 550928
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12555
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23397, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 33717376
gpgpu_n_tot_w_icount = 1053668
gpgpu_n_stall_shd_mem = 690757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47848
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 6176384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163968
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 526789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:921824	W0_Idle:3035311	W0_Scoreboard:1256521	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:313936	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722148
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 382784 {8:47848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 31008 {8:3876,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6507328 {136:47848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154400 {8:19300,}
traffic_breakdown_memtocore[INST_ACC_R] = 527136 {136:3876,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 277 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 344092 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32745 	31344 	3058 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31429 	9280 	8086 	9300 	9263 	3601 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6898 	26826 	13227 	897 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	3515 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	214 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179      8392     11990      7496     10172      5904
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     12732      8647     11877      7364     10002      6109
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859      9198     12743      8365     12275      6599      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      8183     11783      7370     11056      6109      9404
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      8332     11436      7467      9044      6074
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     12349      8476     11370      7580      9349      6339
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453473 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003082
n_activity=4223 dram_eff=0.3315
bk0: 12a 454149i bk1: 8a 454158i bk2: 0a 454186i bk3: 0a 454186i bk4: 20a 454133i bk5: 20a 454131i bk6: 64a 454032i bk7: 64a 453997i bk8: 64a 454028i bk9: 64a 454032i bk10: 64a 453997i bk11: 64a 454015i bk12: 64a 454000i bk13: 64a 454041i bk14: 64a 453992i bk15: 64a 454030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453473 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003082
n_activity=4320 dram_eff=0.3241
bk0: 12a 454147i bk1: 8a 454154i bk2: 0a 454187i bk3: 0a 454189i bk4: 20a 454135i bk5: 20a 454135i bk6: 64a 454027i bk7: 64a 453985i bk8: 64a 454039i bk9: 64a 454023i bk10: 64a 454035i bk11: 64a 454021i bk12: 64a 454038i bk13: 64a 454033i bk14: 64a 454027i bk15: 64a 454025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453469 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0031
n_activity=4252 dram_eff=0.3311
bk0: 12a 454149i bk1: 8a 454157i bk2: 0a 454185i bk3: 0a 454186i bk4: 20a 454133i bk5: 24a 454125i bk6: 64a 454028i bk7: 64a 453993i bk8: 64a 454041i bk9: 64a 454025i bk10: 64a 454038i bk11: 64a 454009i bk12: 64a 454041i bk13: 64a 454016i bk14: 64a 454038i bk15: 64a 453998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000576855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453469 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0031
n_activity=4313 dram_eff=0.3265
bk0: 12a 454147i bk1: 8a 454156i bk2: 0a 454186i bk3: 0a 454189i bk4: 20a 454136i bk5: 24a 454129i bk6: 64a 454024i bk7: 64a 454001i bk8: 64a 454036i bk9: 64a 454009i bk10: 64a 454038i bk11: 64a 454017i bk12: 64a 454038i bk13: 64a 454007i bk14: 64a 454031i bk15: 64a 453989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000446952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453469 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0031
n_activity=4227 dram_eff=0.3331
bk0: 12a 454149i bk1: 8a 454157i bk2: 0a 454184i bk3: 0a 454185i bk4: 20a 454133i bk5: 24a 454123i bk6: 64a 454026i bk7: 64a 454012i bk8: 64a 454018i bk9: 64a 454027i bk10: 64a 454013i bk11: 64a 454027i bk12: 64a 453992i bk13: 64a 454034i bk14: 64a 453995i bk15: 64a 454026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=454187 n_nop=453469 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0031
n_activity=4408 dram_eff=0.3194
bk0: 12a 454146i bk1: 8a 454156i bk2: 0a 454183i bk3: 0a 454186i bk4: 20a 454135i bk5: 24a 454128i bk6: 64a 454028i bk7: 64a 453989i bk8: 64a 454036i bk9: 64a 454023i bk10: 64a 454033i bk11: 64a 454025i bk12: 64a 454025i bk13: 64a 454030i bk14: 64a 454028i bk15: 64a 454003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0002532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6077, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 5503, Miss = 174, Miss_rate = 0.032, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 6669, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 5471, Miss = 174, Miss_rate = 0.032, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 5533, Miss = 176, Miss_rate = 0.032, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6100, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 5478, Miss = 176, Miss_rate = 0.032, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 6704, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6072, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 5380, Miss = 176, Miss_rate = 0.033, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 6684, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5353, Miss = 176, Miss_rate = 0.033, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 71024
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0297
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19300
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3706
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=277920
icnt_total_pkts_simt_to_mem=109624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 141981
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 387371
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 5)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 5)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8776 (22 samples)
	minimum = 6 (22 samples)
	maximum = 149.818 (22 samples)
Network latency average = 13.5901 (22 samples)
	minimum = 6 (22 samples)
	maximum = 133.182 (22 samples)
Flit latency average = 10.3216 (22 samples)
	minimum = 6 (22 samples)
	maximum = 131.682 (22 samples)
Fragmentation average = 0.0284932 (22 samples)
	minimum = 0 (22 samples)
	maximum = 78.0455 (22 samples)
Injected packet rate average = 0.0223007 (22 samples)
	minimum = 0.00881509 (22 samples)
	maximum = 0.0388127 (22 samples)
Accepted packet rate average = 0.0223007 (22 samples)
	minimum = 0.00881509 (22 samples)
	maximum = 0.0388127 (22 samples)
Injected flit rate average = 0.0608468 (22 samples)
	minimum = 0.0135329 (22 samples)
	maximum = 0.171436 (22 samples)
Accepted flit rate average = 0.0608468 (22 samples)
	minimum = 0.0188968 (22 samples)
	maximum = 0.0979403 (22 samples)
Injected packet size average = 2.72847 (22 samples)
Accepted packet size average = 2.72847 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 194106 (inst/sec)
gpgpu_simulation_rate = 2373 (cycle/sec)
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,344093)
GPGPU-Sim uArch: cycles simulated: 349093  inst.: 28188040 (ipc= 8.5) sim_rate=193068 (inst/sec) elapsed = 0:0:02:26 / Fri Oct 31 16:34:57 2014
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 354593  inst.: 28318536 (ipc=16.5) sim_rate=192643 (inst/sec) elapsed = 0:0:02:27 / Fri Oct 31 16:34:58 2014
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 359593  inst.: 28446552 (ipc=19.4) sim_rate=192206 (inst/sec) elapsed = 0:0:02:28 / Fri Oct 31 16:34:59 2014
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(7,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 365093  inst.: 28580408 (ipc=20.7) sim_rate=191814 (inst/sec) elapsed = 0:0:02:29 / Fri Oct 31 16:35:00 2014
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23730,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23759,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23764,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23781,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23809,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23817,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23832,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23842,344093), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 13.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 23843
gpu_sim_insn = 468352
gpu_ipc =      19.6432
gpu_tot_sim_cycle = 367936
gpu_tot_sim_insn = 28613736
gpu_tot_ipc =      77.7682
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 105841
gpu_stall_icnt2sh    = 260469
gpu_total_sim_rate=192038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 580395
	L1I_total_cache_misses = 12859
	L1I_total_cache_miss_rate = 0.0222
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 4954, Miss = 3317, Miss_rate = 0.670, Pending_hits = 62, Reservation_fails = 31354
	L1D_cache_core[1]: Access = 4665, Miss = 3109, Miss_rate = 0.666, Pending_hits = 68, Reservation_fails = 33763
	L1D_cache_core[2]: Access = 4427, Miss = 3129, Miss_rate = 0.707, Pending_hits = 45, Reservation_fails = 35575
	L1D_cache_core[3]: Access = 4747, Miss = 3213, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 30909
	L1D_cache_core[4]: Access = 5083, Miss = 3402, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 32512
	L1D_cache_core[5]: Access = 5226, Miss = 3459, Miss_rate = 0.662, Pending_hits = 53, Reservation_fails = 32725
	L1D_cache_core[6]: Access = 4712, Miss = 3159, Miss_rate = 0.670, Pending_hits = 39, Reservation_fails = 32852
	L1D_cache_core[7]: Access = 5225, Miss = 3529, Miss_rate = 0.675, Pending_hits = 83, Reservation_fails = 31546
	L1D_cache_core[8]: Access = 4777, Miss = 3262, Miss_rate = 0.683, Pending_hits = 40, Reservation_fails = 34358
	L1D_cache_core[9]: Access = 5225, Miss = 3426, Miss_rate = 0.656, Pending_hits = 113, Reservation_fails = 32477
	L1D_cache_core[10]: Access = 5064, Miss = 3429, Miss_rate = 0.677, Pending_hits = 58, Reservation_fails = 32638
	L1D_cache_core[11]: Access = 5033, Miss = 3487, Miss_rate = 0.693, Pending_hits = 28, Reservation_fails = 34932
	L1D_cache_core[12]: Access = 4872, Miss = 3264, Miss_rate = 0.670, Pending_hits = 33, Reservation_fails = 32929
	L1D_cache_core[13]: Access = 4984, Miss = 3360, Miss_rate = 0.674, Pending_hits = 63, Reservation_fails = 31637
	L1D_cache_core[14]: Access = 4826, Miss = 3235, Miss_rate = 0.670, Pending_hits = 75, Reservation_fails = 33430
	L1D_total_cache_accesses = 73820
	L1D_total_cache_misses = 49780
	L1D_total_cache_miss_rate = 0.6743
	L1D_total_cache_pending_hits = 871
	L1D_total_cache_reservation_fails = 493637
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 450046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43591
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 567536
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12859
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23397, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 1131, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 957, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 34667392
gpgpu_n_tot_w_icount = 1083356
gpgpu_n_stall_shd_mem = 705989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48232
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 6256768
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 526789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:921824	W0_Idle:3289311	W0_Scoreboard:1353531	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:343520	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722252
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 385856 {8:48232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 33440 {8:4180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6559552 {136:48232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156384 {8:19548,}
traffic_breakdown_memtocore[INST_ACC_R] = 568480 {136:4180,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 276 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 367935 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33377 	31344 	3058 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32358 	9287 	8086 	9300 	9263 	3601 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7235 	26873 	13227 	897 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	3763 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	232 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179      8570     11990      7496     10172      5904
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13036      8825     12020      7364     10147      6109
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859      9393     12743      8365     12275      6599      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      8379     12067      7370     11200      6109      9549
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      8509     11436      7467      9044      6074
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     12628      8654     11514      7580      9494      6339
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484945 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002883
n_activity=4223 dram_eff=0.3315
bk0: 12a 485621i bk1: 8a 485630i bk2: 0a 485658i bk3: 0a 485658i bk4: 20a 485605i bk5: 20a 485603i bk6: 64a 485504i bk7: 64a 485469i bk8: 64a 485500i bk9: 64a 485504i bk10: 64a 485469i bk11: 64a 485487i bk12: 64a 485472i bk13: 64a 485513i bk14: 64a 485464i bk15: 64a 485502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00039328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484945 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002883
n_activity=4320 dram_eff=0.3241
bk0: 12a 485619i bk1: 8a 485626i bk2: 0a 485659i bk3: 0a 485661i bk4: 20a 485607i bk5: 20a 485607i bk6: 64a 485499i bk7: 64a 485457i bk8: 64a 485511i bk9: 64a 485495i bk10: 64a 485507i bk11: 64a 485493i bk12: 64a 485510i bk13: 64a 485505i bk14: 64a 485499i bk15: 64a 485497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484941 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002899
n_activity=4252 dram_eff=0.3311
bk0: 12a 485621i bk1: 8a 485629i bk2: 0a 485657i bk3: 0a 485658i bk4: 20a 485605i bk5: 24a 485597i bk6: 64a 485500i bk7: 64a 485465i bk8: 64a 485513i bk9: 64a 485497i bk10: 64a 485510i bk11: 64a 485481i bk12: 64a 485513i bk13: 64a 485488i bk14: 64a 485510i bk15: 64a 485470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000539473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484941 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002899
n_activity=4313 dram_eff=0.3265
bk0: 12a 485619i bk1: 8a 485628i bk2: 0a 485658i bk3: 0a 485661i bk4: 20a 485608i bk5: 24a 485601i bk6: 64a 485496i bk7: 64a 485473i bk8: 64a 485508i bk9: 64a 485481i bk10: 64a 485510i bk11: 64a 485489i bk12: 64a 485510i bk13: 64a 485479i bk14: 64a 485503i bk15: 64a 485461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000417989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484941 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002899
n_activity=4227 dram_eff=0.3331
bk0: 12a 485621i bk1: 8a 485629i bk2: 0a 485656i bk3: 0a 485657i bk4: 20a 485605i bk5: 24a 485595i bk6: 64a 485498i bk7: 64a 485484i bk8: 64a 485490i bk9: 64a 485499i bk10: 64a 485485i bk11: 64a 485499i bk12: 64a 485464i bk13: 64a 485506i bk14: 64a 485467i bk15: 64a 485498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485659 n_nop=484941 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002899
n_activity=4408 dram_eff=0.3194
bk0: 12a 485618i bk1: 8a 485628i bk2: 0a 485655i bk3: 0a 485658i bk4: 20a 485607i bk5: 24a 485600i bk6: 64a 485500i bk7: 64a 485461i bk8: 64a 485508i bk9: 64a 485495i bk10: 64a 485505i bk11: 64a 485497i bk12: 64a 485497i bk13: 64a 485502i bk14: 64a 485500i bk15: 64a 485475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000236792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6093, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 5575, Miss = 174, Miss_rate = 0.031, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 6817, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 5543, Miss = 174, Miss_rate = 0.031, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 5593, Miss = 176, Miss_rate = 0.031, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6132, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 5554, Miss = 176, Miss_rate = 0.032, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 6862, Miss = 176, Miss_rate = 0.026, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6104, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 5436, Miss = 176, Miss_rate = 0.032, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 6842, Miss = 176, Miss_rate = 0.026, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5409, Miss = 176, Miss_rate = 0.033, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 71960
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0293
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19548
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4010
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=281608
icnt_total_pkts_simt_to_mem=111056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.19605
	minimum = 6
	maximum = 20
Network latency average = 8.05876
	minimum = 6
	maximum = 20
Slowest packet = 142055
Flit latency average = 6.38867
	minimum = 6
	maximum = 20
Slowest flit = 387551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00290791
	minimum = 0 (at node 0)
	maximum = 0.00662668 (at node 22)
Accepted packet rate average = 0.00290791
	minimum = 0 (at node 0)
	maximum = 0.00662668 (at node 22)
Injected flit rate average = 0.00795326
	minimum = 0 (at node 0)
	maximum = 0.0259196 (at node 22)
Accepted flit rate average= 0.00795326
	minimum = 0 (at node 0)
	maximum = 0.0193348 (at node 6)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5001 (23 samples)
	minimum = 6 (23 samples)
	maximum = 144.174 (23 samples)
Network latency average = 13.3496 (23 samples)
	minimum = 6 (23 samples)
	maximum = 128.261 (23 samples)
Flit latency average = 10.1506 (23 samples)
	minimum = 6 (23 samples)
	maximum = 126.826 (23 samples)
Fragmentation average = 0.0272544 (23 samples)
	minimum = 0 (23 samples)
	maximum = 74.6522 (23 samples)
Injected packet rate average = 0.0214575 (23 samples)
	minimum = 0.00843182 (23 samples)
	maximum = 0.0374133 (23 samples)
Accepted packet rate average = 0.0214575 (23 samples)
	minimum = 0.00843182 (23 samples)
	maximum = 0.0374133 (23 samples)
Injected flit rate average = 0.0585471 (23 samples)
	minimum = 0.0129445 (23 samples)
	maximum = 0.165109 (23 samples)
Accepted flit rate average = 0.0585471 (23 samples)
	minimum = 0.0180752 (23 samples)
	maximum = 0.0945227 (23 samples)
Injected packet size average = 2.72851 (23 samples)
Accepted packet size average = 2.72851 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 192038 (inst/sec)
gpgpu_simulation_rate = 2469 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,367936)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,367936)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,367936)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,367936)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,367936)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,367936)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,367936)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,367936)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(6,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,5,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 368436  inst.: 28903752 (ipc=580.0) sim_rate=192691 (inst/sec) elapsed = 0:0:02:30 / Fri Oct 31 16:35:01 2014
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,4,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 368936  inst.: 29145064 (ipc=531.3) sim_rate=193013 (inst/sec) elapsed = 0:0:02:31 / Fri Oct 31 16:35:02 2014
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,7,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 369936  inst.: 29250344 (ipc=318.3) sim_rate=192436 (inst/sec) elapsed = 0:0:02:32 / Fri Oct 31 16:35:03 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2279,367936), 3 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2375,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2587,367936), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2640,367936), 4 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(3,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2858,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2864,367936), 4 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2973,367936), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 370936  inst.: 29610408 (ipc=332.2) sim_rate=193532 (inst/sec) elapsed = 0:0:02:33 / Fri Oct 31 16:35:04 2014
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3047,367936), 4 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3209,367936), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3240,367936), 2 CTAs running
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(6,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3368,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3434,367936), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 371436  inst.: 29880488 (ipc=361.9) sim_rate=194029 (inst/sec) elapsed = 0:0:02:34 / Fri Oct 31 16:35:05 2014
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(4,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3613,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3615,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3677,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3808,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3808,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3856,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3858,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3914,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3940,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3965,367936), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 371936  inst.: 29970728 (ipc=339.2) sim_rate=193359 (inst/sec) elapsed = 0:0:02:35 / Fri Oct 31 16:35:06 2014
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4000,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4013,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4051,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4161,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4211,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4225,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4229,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4249,367936), 1 CTAs running
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(5,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4327,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4345,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4355,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4391,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4441,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4483,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4491,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4501,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4545,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4561,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4605,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4613,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4622,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4631,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4638,367936), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4648,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4665,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4676,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4684,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4735,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4773,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4773,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4838,367936), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4843,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4868,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4874,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4880,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4888,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4932,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4936,367936), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5019,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5073,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5093,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5128,367936), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 5129
gpu_sim_insn = 1425408
gpu_ipc =     277.9115
gpu_tot_sim_cycle = 373065
gpu_tot_sim_insn = 30039144
gpu_tot_ipc =      80.5199
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 110714
gpu_stall_icnt2sh    = 273437
gpu_total_sim_rate=193800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 603900
	L1I_total_cache_misses = 13836
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5274, Miss = 3537, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 33462
	L1D_cache_core[1]: Access = 4985, Miss = 3331, Miss_rate = 0.668, Pending_hits = 71, Reservation_fails = 35869
	L1D_cache_core[2]: Access = 4747, Miss = 3341, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 37502
	L1D_cache_core[3]: Access = 5003, Miss = 3389, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 32338
	L1D_cache_core[4]: Access = 5339, Miss = 3568, Miss_rate = 0.668, Pending_hits = 52, Reservation_fails = 33821
	L1D_cache_core[5]: Access = 5482, Miss = 3643, Miss_rate = 0.665, Pending_hits = 53, Reservation_fails = 34799
	L1D_cache_core[6]: Access = 4968, Miss = 3347, Miss_rate = 0.674, Pending_hits = 41, Reservation_fails = 35688
	L1D_cache_core[7]: Access = 5481, Miss = 3719, Miss_rate = 0.679, Pending_hits = 83, Reservation_fails = 34418
	L1D_cache_core[8]: Access = 5033, Miss = 3445, Miss_rate = 0.684, Pending_hits = 42, Reservation_fails = 36997
	L1D_cache_core[9]: Access = 5481, Miss = 3607, Miss_rate = 0.658, Pending_hits = 113, Reservation_fails = 34714
	L1D_cache_core[10]: Access = 5320, Miss = 3609, Miss_rate = 0.678, Pending_hits = 60, Reservation_fails = 35267
	L1D_cache_core[11]: Access = 5289, Miss = 3672, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 37503
	L1D_cache_core[12]: Access = 5128, Miss = 3444, Miss_rate = 0.672, Pending_hits = 35, Reservation_fails = 35837
	L1D_cache_core[13]: Access = 5240, Miss = 3547, Miss_rate = 0.677, Pending_hits = 63, Reservation_fails = 34425
	L1D_cache_core[14]: Access = 5146, Miss = 3445, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 35035
	L1D_total_cache_accesses = 77916
	L1D_total_cache_misses = 52644
	L1D_total_cache_miss_rate = 0.6757
	L1D_total_cache_pending_hits = 899
	L1D_total_cache_reservation_fails = 527675
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 590064
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13836
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23484, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 36092800
gpgpu_n_tot_w_icount = 1127900
gpgpu_n_stall_shd_mem = 742075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50914
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 6584448
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179200
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 562875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:986557	W0_Idle:3301934	W0_Scoreboard:1370631	W1:2016	W2:1896	W3:1776	W4:1656	W5:1536	W6:1416	W7:1296	W8:1176	W9:1056	W10:936	W11:816	W12:696	W13:576	W14:456	W15:280	W16:343520	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766796
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 407312 {8:50914,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 33872 {8:4234,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6924304 {136:50914,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164576 {8:20572,}
traffic_breakdown_memtocore[INST_ACC_R] = 575824 {136:4234,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 373064 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35481 	32935 	3069 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33887 	9908 	8540 	9812 	9835 	3673 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7487 	28708 	13799 	920 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	4787 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	238 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179      9732     11990      8423     10172      6716
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     10107     13456      8416     11447      7133
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     10789     12743      9615     12275      7582      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      9701     12896      8355     12441      7057     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      9620     11436      8402      9044      6893
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538      9849     12930      8509     10715      7208
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491714 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002843
n_activity=4223 dram_eff=0.3315
bk0: 12a 492390i bk1: 8a 492399i bk2: 0a 492427i bk3: 0a 492427i bk4: 20a 492374i bk5: 20a 492372i bk6: 64a 492273i bk7: 64a 492238i bk8: 64a 492269i bk9: 64a 492273i bk10: 64a 492238i bk11: 64a 492256i bk12: 64a 492241i bk13: 64a 492282i bk14: 64a 492233i bk15: 64a 492271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000387874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491714 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002843
n_activity=4320 dram_eff=0.3241
bk0: 12a 492388i bk1: 8a 492395i bk2: 0a 492428i bk3: 0a 492430i bk4: 20a 492376i bk5: 20a 492376i bk6: 64a 492268i bk7: 64a 492226i bk8: 64a 492280i bk9: 64a 492264i bk10: 64a 492276i bk11: 64a 492262i bk12: 64a 492279i bk13: 64a 492274i bk14: 64a 492268i bk15: 64a 492266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000436612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491710 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002859
n_activity=4252 dram_eff=0.3311
bk0: 12a 492390i bk1: 8a 492398i bk2: 0a 492426i bk3: 0a 492427i bk4: 20a 492374i bk5: 24a 492366i bk6: 64a 492269i bk7: 64a 492234i bk8: 64a 492282i bk9: 64a 492266i bk10: 64a 492279i bk11: 64a 492250i bk12: 64a 492282i bk13: 64a 492257i bk14: 64a 492279i bk15: 64a 492239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000532057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491710 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002859
n_activity=4313 dram_eff=0.3265
bk0: 12a 492388i bk1: 8a 492397i bk2: 0a 492427i bk3: 0a 492430i bk4: 20a 492377i bk5: 24a 492370i bk6: 64a 492265i bk7: 64a 492242i bk8: 64a 492277i bk9: 64a 492250i bk10: 64a 492279i bk11: 64a 492258i bk12: 64a 492279i bk13: 64a 492248i bk14: 64a 492272i bk15: 64a 492230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000412243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491710 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002859
n_activity=4227 dram_eff=0.3331
bk0: 12a 492390i bk1: 8a 492398i bk2: 0a 492425i bk3: 0a 492426i bk4: 20a 492374i bk5: 24a 492364i bk6: 64a 492267i bk7: 64a 492253i bk8: 64a 492259i bk9: 64a 492268i bk10: 64a 492254i bk11: 64a 492268i bk12: 64a 492233i bk13: 64a 492275i bk14: 64a 492236i bk15: 64a 492267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000436612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492428 n_nop=491710 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002859
n_activity=4408 dram_eff=0.3194
bk0: 12a 492387i bk1: 8a 492397i bk2: 0a 492424i bk3: 0a 492427i bk4: 20a 492376i bk5: 24a 492369i bk6: 64a 492269i bk7: 64a 492230i bk8: 64a 492277i bk9: 64a 492264i bk10: 64a 492274i bk11: 64a 492266i bk12: 64a 492266i bk13: 64a 492271i bk14: 64a 492269i bk15: 64a 492244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6111, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6019, Miss = 174, Miss_rate = 0.029, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7170, Miss = 176, Miss_rate = 0.025, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 5987, Miss = 174, Miss_rate = 0.029, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6065, Miss = 176, Miss_rate = 0.029, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6132, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6008, Miss = 176, Miss_rate = 0.029, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7206, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6104, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 5880, Miss = 176, Miss_rate = 0.030, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7185, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5853, Miss = 176, Miss_rate = 0.030, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 75720
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20572
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4064
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=296312
icnt_total_pkts_simt_to_mem=116864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0859
	minimum = 6
	maximum = 245
Network latency average = 21.0467
	minimum = 6
	maximum = 245
Slowest packet = 146216
Flit latency average = 16.3473
	minimum = 6
	maximum = 245
Slowest flit = 399036
Fragmentation average = 0.0882979
	minimum = 0
	maximum = 165
Injected packet rate average = 0.0543027
	minimum = 0 (at node 20)
	maximum = 0.0920257 (at node 19)
Accepted packet rate average = 0.0543027
	minimum = 0 (at node 20)
	maximum = 0.0920257 (at node 19)
Injected flit rate average = 0.148119
	minimum = 0 (at node 20)
	maximum = 0.344122 (at node 17)
Accepted flit rate average= 0.148119
	minimum = 0 (at node 20)
	maximum = 0.218366 (at node 0)
Injected packet length average = 2.72766
Accepted packet length average = 2.72766
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9828 (24 samples)
	minimum = 6 (24 samples)
	maximum = 148.375 (24 samples)
Network latency average = 13.6703 (24 samples)
	minimum = 6 (24 samples)
	maximum = 133.125 (24 samples)
Flit latency average = 10.4088 (24 samples)
	minimum = 6 (24 samples)
	maximum = 131.75 (24 samples)
Fragmentation average = 0.0297979 (24 samples)
	minimum = 0 (24 samples)
	maximum = 78.4167 (24 samples)
Injected packet rate average = 0.0228261 (24 samples)
	minimum = 0.00808049 (24 samples)
	maximum = 0.0396888 (24 samples)
Accepted packet rate average = 0.0228261 (24 samples)
	minimum = 0.00808049 (24 samples)
	maximum = 0.0396888 (24 samples)
Injected flit rate average = 0.0622792 (24 samples)
	minimum = 0.0124052 (24 samples)
	maximum = 0.172568 (24 samples)
Accepted flit rate average = 0.0622792 (24 samples)
	minimum = 0.017322 (24 samples)
	maximum = 0.0996828 (24 samples)
Injected packet size average = 2.72843 (24 samples)
Accepted packet size average = 2.72843 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 193800 (inst/sec)
gpgpu_simulation_rate = 2406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,373065)
GPGPU-Sim uArch: cycles simulated: 380065  inst.: 30052039 (ipc= 1.8) sim_rate=192641 (inst/sec) elapsed = 0:0:02:36 / Fri Oct 31 16:35:07 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12701,373065), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 25 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 385767
gpu_tot_sim_insn = 30058381
gpu_tot_ipc =      77.9185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 110714
gpu_stall_icnt2sh    = 273437
gpu_total_sim_rate=192681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 605400
	L1I_total_cache_misses = 13852
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5274, Miss = 3537, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 33462
	L1D_cache_core[1]: Access = 4985, Miss = 3331, Miss_rate = 0.668, Pending_hits = 71, Reservation_fails = 35869
	L1D_cache_core[2]: Access = 4747, Miss = 3341, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 37502
	L1D_cache_core[3]: Access = 5034, Miss = 3405, Miss_rate = 0.676, Pending_hits = 69, Reservation_fails = 32338
	L1D_cache_core[4]: Access = 5339, Miss = 3568, Miss_rate = 0.668, Pending_hits = 52, Reservation_fails = 33821
	L1D_cache_core[5]: Access = 5482, Miss = 3643, Miss_rate = 0.665, Pending_hits = 53, Reservation_fails = 34799
	L1D_cache_core[6]: Access = 4968, Miss = 3347, Miss_rate = 0.674, Pending_hits = 41, Reservation_fails = 35688
	L1D_cache_core[7]: Access = 5481, Miss = 3719, Miss_rate = 0.679, Pending_hits = 83, Reservation_fails = 34418
	L1D_cache_core[8]: Access = 5033, Miss = 3445, Miss_rate = 0.684, Pending_hits = 42, Reservation_fails = 36997
	L1D_cache_core[9]: Access = 5481, Miss = 3607, Miss_rate = 0.658, Pending_hits = 113, Reservation_fails = 34714
	L1D_cache_core[10]: Access = 5320, Miss = 3609, Miss_rate = 0.678, Pending_hits = 60, Reservation_fails = 35267
	L1D_cache_core[11]: Access = 5289, Miss = 3672, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 37503
	L1D_cache_core[12]: Access = 5128, Miss = 3444, Miss_rate = 0.672, Pending_hits = 35, Reservation_fails = 35837
	L1D_cache_core[13]: Access = 5240, Miss = 3547, Miss_rate = 0.677, Pending_hits = 63, Reservation_fails = 34425
	L1D_cache_core[14]: Access = 5146, Miss = 3445, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 35035
	L1D_total_cache_accesses = 77947
	L1D_total_cache_misses = 52660
	L1D_total_cache_miss_rate = 0.6756
	L1D_total_cache_pending_hits = 899
	L1D_total_cache_reservation_fails = 527675
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 591548
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13852
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23484, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 36176352
gpgpu_n_tot_w_icount = 1130511
gpgpu_n_stall_shd_mem = 742579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50930
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 6587952
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179704
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 562875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:986557	W0_Idle:3318810	W0_Scoreboard:1376576	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:343933	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766796
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 407440 {8:50930,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 34000 {8:4250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6926480 {136:50930,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164696 {8:20587,}
traffic_breakdown_memtocore[INST_ACC_R] = 578000 {136:4250,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 385766 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35512 	32935 	3069 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33934 	9908 	8540 	9812 	9835 	3673 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7503 	28708 	13799 	920 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	4802 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	244 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179      9781     11990      8423     10172      6716
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     10107     13456      8416     11447      7133
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     10834     12743      9615     12275      7582      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      9701     12896      8355     12441      7057     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      9664     11436      8402      9044      6893
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538      9849     12930      8509     10715      7208
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508480 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002749
n_activity=4223 dram_eff=0.3315
bk0: 12a 509156i bk1: 8a 509165i bk2: 0a 509193i bk3: 0a 509193i bk4: 20a 509140i bk5: 20a 509138i bk6: 64a 509039i bk7: 64a 509004i bk8: 64a 509035i bk9: 64a 509039i bk10: 64a 509004i bk11: 64a 509022i bk12: 64a 509007i bk13: 64a 509048i bk14: 64a 508999i bk15: 64a 509037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000375103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508480 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002749
n_activity=4320 dram_eff=0.3241
bk0: 12a 509154i bk1: 8a 509161i bk2: 0a 509194i bk3: 0a 509196i bk4: 20a 509142i bk5: 20a 509142i bk6: 64a 509034i bk7: 64a 508992i bk8: 64a 509046i bk9: 64a 509030i bk10: 64a 509042i bk11: 64a 509028i bk12: 64a 509045i bk13: 64a 509040i bk14: 64a 509034i bk15: 64a 509032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000422236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508476 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002765
n_activity=4252 dram_eff=0.3311
bk0: 12a 509156i bk1: 8a 509164i bk2: 0a 509192i bk3: 0a 509193i bk4: 20a 509140i bk5: 24a 509132i bk6: 64a 509035i bk7: 64a 509000i bk8: 64a 509048i bk9: 64a 509032i bk10: 64a 509045i bk11: 64a 509016i bk12: 64a 509048i bk13: 64a 509023i bk14: 64a 509045i bk15: 64a 509005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000514539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508476 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002765
n_activity=4313 dram_eff=0.3265
bk0: 12a 509154i bk1: 8a 509163i bk2: 0a 509193i bk3: 0a 509196i bk4: 20a 509143i bk5: 24a 509136i bk6: 64a 509031i bk7: 64a 509008i bk8: 64a 509043i bk9: 64a 509016i bk10: 64a 509045i bk11: 64a 509024i bk12: 64a 509045i bk13: 64a 509014i bk14: 64a 509038i bk15: 64a 508996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508476 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002765
n_activity=4227 dram_eff=0.3331
bk0: 12a 509156i bk1: 8a 509164i bk2: 0a 509191i bk3: 0a 509192i bk4: 20a 509140i bk5: 24a 509130i bk6: 64a 509033i bk7: 64a 509019i bk8: 64a 509025i bk9: 64a 509034i bk10: 64a 509020i bk11: 64a 509034i bk12: 64a 508999i bk13: 64a 509041i bk14: 64a 509002i bk15: 64a 509033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000422236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509194 n_nop=508476 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002765
n_activity=4408 dram_eff=0.3194
bk0: 12a 509153i bk1: 8a 509163i bk2: 0a 509190i bk3: 0a 509193i bk4: 20a 509142i bk5: 24a 509135i bk6: 64a 509035i bk7: 64a 508996i bk8: 64a 509043i bk9: 64a 509030i bk10: 64a 509040i bk11: 64a 509032i bk12: 64a 509032i bk13: 64a 509037i bk14: 64a 509035i bk15: 64a 509010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000225847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6113, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6030, Miss = 174, Miss_rate = 0.029, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7172, Miss = 176, Miss_rate = 0.025, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 5987, Miss = 174, Miss_rate = 0.029, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6077, Miss = 176, Miss_rate = 0.029, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6132, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6010, Miss = 176, Miss_rate = 0.029, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7206, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6106, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 5892, Miss = 176, Miss_rate = 0.030, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7187, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5855, Miss = 176, Miss_rate = 0.030, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 75767
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0278
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4080
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=296487
icnt_total_pkts_simt_to_mem=116941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 151467
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 413255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 3)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 3)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 3)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 3)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.615 (25 samples)
	minimum = 6 (25 samples)
	maximum = 142.92 (25 samples)
Network latency average = 13.4346 (25 samples)
	minimum = 6 (25 samples)
	maximum = 128.28 (25 samples)
Flit latency average = 10.2358 (25 samples)
	minimum = 6 (25 samples)
	maximum = 126.8 (25 samples)
Fragmentation average = 0.028606 (25 samples)
	minimum = 0 (25 samples)
	maximum = 75.28 (25 samples)
Injected packet rate average = 0.021924 (25 samples)
	minimum = 0.00775728 (25 samples)
	maximum = 0.0382492 (25 samples)
Accepted packet rate average = 0.021924 (25 samples)
	minimum = 0.00775728 (25 samples)
	maximum = 0.0382492 (25 samples)
Injected flit rate average = 0.0598175 (25 samples)
	minimum = 0.011909 (25 samples)
	maximum = 0.165907 (25 samples)
Accepted flit rate average = 0.0598175 (25 samples)
	minimum = 0.0166292 (25 samples)
	maximum = 0.0962466 (25 samples)
Injected packet size average = 2.7284 (25 samples)
Accepted packet size average = 2.7284 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 36 sec (156 sec)
gpgpu_simulation_rate = 192681 (inst/sec)
gpgpu_simulation_rate = 2472 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,385767)
GPGPU-Sim uArch: cycles simulated: 389267  inst.: 30084749 (ipc= 7.5) sim_rate=191622 (inst/sec) elapsed = 0:0:02:37 / Fri Oct 31 16:35:08 2014
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(3,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 395267  inst.: 30197357 (ipc=14.6) sim_rate=191122 (inst/sec) elapsed = 0:0:02:38 / Fri Oct 31 16:35:09 2014
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(1,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 400767  inst.: 30313181 (ipc=17.0) sim_rate=190648 (inst/sec) elapsed = 0:0:02:39 / Fri Oct 31 16:35:10 2014
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 406267  inst.: 30431853 (ipc=18.2) sim_rate=190199 (inst/sec) elapsed = 0:0:02:40 / Fri Oct 31 16:35:11 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23282,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23739,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23746,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23759,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23765,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23776,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23783,385767), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 23784
gpu_sim_insn = 409808
gpu_ipc =      17.2304
gpu_tot_sim_cycle = 409551
gpu_tot_sim_insn = 30468189
gpu_tot_ipc =      74.3941
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 110714
gpu_stall_icnt2sh    = 273446
gpu_total_sim_rate=190426

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 620198
	L1I_total_cache_misses = 14118
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5274, Miss = 3537, Miss_rate = 0.671, Pending_hits = 64, Reservation_fails = 33462
	L1D_cache_core[1]: Access = 4985, Miss = 3331, Miss_rate = 0.668, Pending_hits = 71, Reservation_fails = 35869
	L1D_cache_core[2]: Access = 4747, Miss = 3341, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 37502
	L1D_cache_core[3]: Access = 5034, Miss = 3405, Miss_rate = 0.676, Pending_hits = 69, Reservation_fails = 32338
	L1D_cache_core[4]: Access = 5418, Miss = 3615, Miss_rate = 0.667, Pending_hits = 52, Reservation_fails = 33821
	L1D_cache_core[5]: Access = 5561, Miss = 3691, Miss_rate = 0.664, Pending_hits = 53, Reservation_fails = 34799
	L1D_cache_core[6]: Access = 5047, Miss = 3395, Miss_rate = 0.673, Pending_hits = 41, Reservation_fails = 35688
	L1D_cache_core[7]: Access = 5560, Miss = 3767, Miss_rate = 0.678, Pending_hits = 83, Reservation_fails = 34418
	L1D_cache_core[8]: Access = 5112, Miss = 3493, Miss_rate = 0.683, Pending_hits = 42, Reservation_fails = 36997
	L1D_cache_core[9]: Access = 5560, Miss = 3655, Miss_rate = 0.657, Pending_hits = 113, Reservation_fails = 34714
	L1D_cache_core[10]: Access = 5399, Miss = 3657, Miss_rate = 0.677, Pending_hits = 60, Reservation_fails = 35267
	L1D_cache_core[11]: Access = 5289, Miss = 3672, Miss_rate = 0.694, Pending_hits = 28, Reservation_fails = 37503
	L1D_cache_core[12]: Access = 5128, Miss = 3444, Miss_rate = 0.672, Pending_hits = 35, Reservation_fails = 35837
	L1D_cache_core[13]: Access = 5240, Miss = 3547, Miss_rate = 0.677, Pending_hits = 63, Reservation_fails = 34425
	L1D_cache_core[14]: Access = 5146, Miss = 3445, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 35035
	L1D_total_cache_accesses = 78500
	L1D_total_cache_misses = 52995
	L1D_total_cache_miss_rate = 0.6751
	L1D_total_cache_pending_hits = 899
	L1D_total_cache_reservation_fails = 527675
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 481262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46413
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 606080
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14118
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23484, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1218, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 37007616
gpgpu_n_tot_w_icount = 1156488
gpgpu_n_stall_shd_mem = 755907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51250
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 6658288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193032
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 562875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:986557	W0_Idle:3540303	W0_Scoreboard:1460836	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:369819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:766887
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 410000 {8:51250,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 36128 {8:4516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6970000 {136:51250,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166432 {8:20804,}
traffic_breakdown_memtocore[INST_ACC_R] = 614176 {136:4516,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 409550 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36049 	32935 	3069 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34734 	9911 	8540 	9812 	9835 	3673 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7812 	28719 	13799 	920 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	5019 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     10133     11990      8566     10172      6859
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     10302     13456      8416     11447      7133
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     11146     12743      9758     12275      7725      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401      9878     12896      8355     12441      7057     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335      9986     11436      8545      9044      7036
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     10026     12930      8509     10715      7208
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       537
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       459       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00259
n_activity=4223 dram_eff=0.3315
bk0: 12a 540550i bk1: 8a 540559i bk2: 0a 540587i bk3: 0a 540587i bk4: 20a 540534i bk5: 20a 540532i bk6: 64a 540433i bk7: 64a 540398i bk8: 64a 540429i bk9: 64a 540433i bk10: 64a 540398i bk11: 64a 540416i bk12: 64a 540401i bk13: 64a 540442i bk14: 64a 540393i bk15: 64a 540431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000353319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00259
n_activity=4320 dram_eff=0.3241
bk0: 12a 540548i bk1: 8a 540555i bk2: 0a 540588i bk3: 0a 540590i bk4: 20a 540536i bk5: 20a 540536i bk6: 64a 540428i bk7: 64a 540386i bk8: 64a 540440i bk9: 64a 540424i bk10: 64a 540436i bk11: 64a 540422i bk12: 64a 540439i bk13: 64a 540434i bk14: 64a 540428i bk15: 64a 540426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539870 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002605
n_activity=4252 dram_eff=0.3311
bk0: 12a 540550i bk1: 8a 540558i bk2: 0a 540586i bk3: 0a 540587i bk4: 20a 540534i bk5: 24a 540526i bk6: 64a 540429i bk7: 64a 540394i bk8: 64a 540442i bk9: 64a 540426i bk10: 64a 540439i bk11: 64a 540410i bk12: 64a 540442i bk13: 64a 540417i bk14: 64a 540439i bk15: 64a 540399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000484657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539870 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002605
n_activity=4313 dram_eff=0.3265
bk0: 12a 540548i bk1: 8a 540557i bk2: 0a 540587i bk3: 0a 540590i bk4: 20a 540537i bk5: 24a 540530i bk6: 64a 540425i bk7: 64a 540402i bk8: 64a 540437i bk9: 64a 540410i bk10: 64a 540439i bk11: 64a 540418i bk12: 64a 540439i bk13: 64a 540408i bk14: 64a 540432i bk15: 64a 540390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000375517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539870 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002605
n_activity=4227 dram_eff=0.3331
bk0: 12a 540550i bk1: 8a 540558i bk2: 0a 540585i bk3: 0a 540586i bk4: 20a 540534i bk5: 24a 540524i bk6: 64a 540427i bk7: 64a 540413i bk8: 64a 540419i bk9: 64a 540428i bk10: 64a 540414i bk11: 64a 540428i bk12: 64a 540393i bk13: 64a 540435i bk14: 64a 540396i bk15: 64a 540427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540588 n_nop=539870 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002605
n_activity=4408 dram_eff=0.3194
bk0: 12a 540547i bk1: 8a 540557i bk2: 0a 540584i bk3: 0a 540587i bk4: 20a 540536i bk5: 24a 540529i bk6: 64a 540429i bk7: 64a 540390i bk8: 64a 540437i bk9: 64a 540424i bk10: 64a 540434i bk11: 64a 540426i bk12: 64a 540426i bk13: 64a 540431i bk14: 64a 540429i bk15: 64a 540404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000212731

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6127, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6201, Miss = 174, Miss_rate = 0.028, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7186, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6059, Miss = 174, Miss_rate = 0.029, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6225, Miss = 176, Miss_rate = 0.028, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6160, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6078, Miss = 176, Miss_rate = 0.029, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7234, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6134, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 6042, Miss = 176, Miss_rate = 0.029, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7215, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 5909, Miss = 176, Miss_rate = 0.030, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 76570
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0275
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20804
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4346
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=299634
icnt_total_pkts_simt_to_mem=118178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.98506
	minimum = 6
	maximum = 20
Network latency average = 7.91968
	minimum = 6
	maximum = 18
Slowest packet = 151540
Flit latency average = 6.24156
	minimum = 6
	maximum = 18
Slowest flit = 413434
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0025009
	minimum = 0 (at node 0)
	maximum = 0.00718971 (at node 16)
Accepted packet rate average = 0.0025009
	minimum = 0 (at node 0)
	maximum = 0.00718971 (at node 16)
Injected flit rate average = 0.00682687
	minimum = 0 (at node 0)
	maximum = 0.0272032 (at node 16)
Accepted flit rate average= 0.00682687
	minimum = 0 (at node 0)
	maximum = 0.0193828 (at node 5)
Injected packet length average = 2.72976
Accepted packet length average = 2.72976
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2831 (26 samples)
	minimum = 6 (26 samples)
	maximum = 138.192 (26 samples)
Network latency average = 13.2225 (26 samples)
	minimum = 6 (26 samples)
	maximum = 124.038 (26 samples)
Flit latency average = 10.0822 (26 samples)
	minimum = 6 (26 samples)
	maximum = 122.615 (26 samples)
Fragmentation average = 0.0275057 (26 samples)
	minimum = 0 (26 samples)
	maximum = 72.3846 (26 samples)
Injected packet rate average = 0.021177 (26 samples)
	minimum = 0.00745892 (26 samples)
	maximum = 0.0370546 (26 samples)
Accepted packet rate average = 0.021177 (26 samples)
	minimum = 0.00745892 (26 samples)
	maximum = 0.0370546 (26 samples)
Injected flit rate average = 0.0577794 (26 samples)
	minimum = 0.0114509 (26 samples)
	maximum = 0.160573 (26 samples)
Accepted flit rate average = 0.0577794 (26 samples)
	minimum = 0.0159896 (26 samples)
	maximum = 0.0932903 (26 samples)
Injected packet size average = 2.72841 (26 samples)
Accepted packet size average = 2.72841 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 190426 (inst/sec)
gpgpu_simulation_rate = 2559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,409551)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,409551)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,409551)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,409551)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,409551)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,409551)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,409551)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,4,0) tid=(0,8,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(6,4,0) tid=(0,8,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(1,0,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 410051  inst.: 30754493 (ipc=572.6) sim_rate=191021 (inst/sec) elapsed = 0:0:02:41 / Fri Oct 31 16:35:12 2014
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,4,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 410551  inst.: 30880893 (ipc=412.7) sim_rate=190622 (inst/sec) elapsed = 0:0:02:42 / Fri Oct 31 16:35:13 2014
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(6,3,0) tid=(0,8,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2204,409551), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,3,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2499,409551), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 412051  inst.: 31086653 (ipc=247.4) sim_rate=190715 (inst/sec) elapsed = 0:0:02:43 / Fri Oct 31 16:35:14 2014
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2578,409551), 2 CTAs running
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,3,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2891,409551), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2901,409551), 1 CTAs running
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(1,3,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2917,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 412551  inst.: 31323133 (ipc=285.0) sim_rate=190994 (inst/sec) elapsed = 0:0:02:44 / Fri Oct 31 16:35:15 2014
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3088,409551), 2 CTAs running
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,2,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3210,409551), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3221,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3238,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3247,409551), 3 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(6,1,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3380,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3388,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3416,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3446,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3450,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3460,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3535,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3544,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3552,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3635,409551), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3663,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3665,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3700,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3759,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3790,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3798,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3864,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3915,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3927,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3929,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3943,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3945,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3950,409551), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 413551  inst.: 31552221 (ipc=271.0) sim_rate=191225 (inst/sec) elapsed = 0:0:02:45 / Fri Oct 31 16:35:16 2014
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4064,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4068,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4072,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4074,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4105,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4130,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4149,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4189,409551), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4209,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4217,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4292,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4349,409551), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4349,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4405,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4442,409551), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 4443
gpu_sim_insn = 1091328
gpu_ipc =     245.6286
gpu_tot_sim_cycle = 413994
gpu_tot_sim_insn = 31559517
gpu_tot_ipc =      76.2318
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116346
gpu_stall_icnt2sh    = 285214
gpu_total_sim_rate=191269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 638149
	L1I_total_cache_misses = 14821
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5466, Miss = 3665, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 34591
	L1D_cache_core[1]: Access = 5177, Miss = 3459, Miss_rate = 0.668, Pending_hits = 77, Reservation_fails = 37326
	L1D_cache_core[2]: Access = 4939, Miss = 3485, Miss_rate = 0.706, Pending_hits = 48, Reservation_fails = 39381
	L1D_cache_core[3]: Access = 5226, Miss = 3547, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 34594
	L1D_cache_core[4]: Access = 5610, Miss = 3753, Miss_rate = 0.669, Pending_hits = 56, Reservation_fails = 35447
	L1D_cache_core[5]: Access = 5753, Miss = 3820, Miss_rate = 0.664, Pending_hits = 55, Reservation_fails = 36196
	L1D_cache_core[6]: Access = 5239, Miss = 3533, Miss_rate = 0.674, Pending_hits = 43, Reservation_fails = 37158
	L1D_cache_core[7]: Access = 5752, Miss = 3898, Miss_rate = 0.678, Pending_hits = 87, Reservation_fails = 36134
	L1D_cache_core[8]: Access = 5304, Miss = 3625, Miss_rate = 0.683, Pending_hits = 44, Reservation_fails = 39567
	L1D_cache_core[9]: Access = 5752, Miss = 3798, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 37004
	L1D_cache_core[10]: Access = 5591, Miss = 3795, Miss_rate = 0.679, Pending_hits = 69, Reservation_fails = 37789
	L1D_cache_core[11]: Access = 5545, Miss = 3859, Miss_rate = 0.696, Pending_hits = 38, Reservation_fails = 39851
	L1D_cache_core[12]: Access = 5384, Miss = 3616, Miss_rate = 0.672, Pending_hits = 38, Reservation_fails = 37771
	L1D_cache_core[13]: Access = 5496, Miss = 3728, Miss_rate = 0.678, Pending_hits = 63, Reservation_fails = 36384
	L1D_cache_core[14]: Access = 5402, Miss = 3605, Miss_rate = 0.667, Pending_hits = 79, Reservation_fails = 36642
	L1D_total_cache_accesses = 81636
	L1D_total_cache_misses = 55186
	L1D_total_cache_miss_rate = 0.6760
	L1D_total_cache_pending_hits = 952
	L1D_total_cache_reservation_fails = 555835
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 508143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 623328
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14821
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
23571, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38098944
gpgpu_n_tot_w_icount = 1190592
gpgpu_n_stall_shd_mem = 785635
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53344
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 6909168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193032
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 592603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1039913	W0_Idle:3552646	W0_Scoreboard:1479661	W1:2268	W2:2133	W3:1998	W4:1863	W5:1728	W6:1593	W7:1458	W8:1323	W9:1188	W10:1053	W11:918	W12:783	W13:648	W14:513	W15:315	W16:369819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:800991
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 426752 {8:53344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 36512 {8:4564,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7254784 {136:53344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172704 {8:21588,}
traffic_breakdown_memtocore[INST_ACC_R] = 620704 {136:4564,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 413993 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37417 	34354 	3160 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35681 	10483 	9000 	10273 	10244 	3750 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7930 	30216 	14276 	922 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	5803 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     11838     11990     10896     10172      8913
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     11258     13456      9303     11447      8061
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     12604     12743     12011     12275      9659      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     10660     12896      9381     12441      8197     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     11477     11436     10480      9044      8646
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     10878     12930      9452     10715      8224
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       572
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       472       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545738 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002562
n_activity=4223 dram_eff=0.3315
bk0: 12a 546414i bk1: 8a 546423i bk2: 0a 546451i bk3: 0a 546451i bk4: 20a 546398i bk5: 20a 546396i bk6: 64a 546297i bk7: 64a 546262i bk8: 64a 546293i bk9: 64a 546297i bk10: 64a 546262i bk11: 64a 546280i bk12: 64a 546265i bk13: 64a 546306i bk14: 64a 546257i bk15: 64a 546295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000349527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545738 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002562
n_activity=4320 dram_eff=0.3241
bk0: 12a 546412i bk1: 8a 546419i bk2: 0a 546452i bk3: 0a 546454i bk4: 20a 546400i bk5: 20a 546400i bk6: 64a 546292i bk7: 64a 546250i bk8: 64a 546304i bk9: 64a 546288i bk10: 64a 546300i bk11: 64a 546286i bk12: 64a 546303i bk13: 64a 546298i bk14: 64a 546292i bk15: 64a 546290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000393447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545734 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002577
n_activity=4252 dram_eff=0.3311
bk0: 12a 546414i bk1: 8a 546422i bk2: 0a 546450i bk3: 0a 546451i bk4: 20a 546398i bk5: 24a 546390i bk6: 64a 546293i bk7: 64a 546258i bk8: 64a 546306i bk9: 64a 546290i bk10: 64a 546303i bk11: 64a 546274i bk12: 64a 546306i bk13: 64a 546281i bk14: 64a 546303i bk15: 64a 546263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000479457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545734 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002577
n_activity=4313 dram_eff=0.3265
bk0: 12a 546412i bk1: 8a 546421i bk2: 0a 546451i bk3: 0a 546454i bk4: 20a 546401i bk5: 24a 546394i bk6: 64a 546289i bk7: 64a 546266i bk8: 64a 546301i bk9: 64a 546274i bk10: 64a 546303i bk11: 64a 546282i bk12: 64a 546303i bk13: 64a 546272i bk14: 64a 546296i bk15: 64a 546254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000371487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545734 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002577
n_activity=4227 dram_eff=0.3331
bk0: 12a 546414i bk1: 8a 546422i bk2: 0a 546449i bk3: 0a 546450i bk4: 20a 546398i bk5: 24a 546388i bk6: 64a 546291i bk7: 64a 546277i bk8: 64a 546283i bk9: 64a 546292i bk10: 64a 546278i bk11: 64a 546292i bk12: 64a 546257i bk13: 64a 546299i bk14: 64a 546260i bk15: 64a 546291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000393447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=546452 n_nop=545734 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002577
n_activity=4408 dram_eff=0.3194
bk0: 12a 546411i bk1: 8a 546421i bk2: 0a 546448i bk3: 0a 546451i bk4: 20a 546400i bk5: 24a 546393i bk6: 64a 546293i bk7: 64a 546254i bk8: 64a 546301i bk9: 64a 546288i bk10: 64a 546298i bk11: 64a 546290i bk12: 64a 546290i bk13: 64a 546295i bk14: 64a 546293i bk15: 64a 546268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000210448

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6143, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6771, Miss = 174, Miss_rate = 0.026, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7202, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6461, Miss = 174, Miss_rate = 0.027, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6798, Miss = 176, Miss_rate = 0.026, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6160, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6464, Miss = 176, Miss_rate = 0.027, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7234, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6134, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 6611, Miss = 176, Miss_rate = 0.027, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7215, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6303, Miss = 176, Miss_rate = 0.028, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 79496
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4394
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=311128
icnt_total_pkts_simt_to_mem=122672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.1738
	minimum = 6
	maximum = 271
Network latency average = 23.4545
	minimum = 6
	maximum = 271
Slowest packet = 153947
Flit latency average = 16.7452
	minimum = 6
	maximum = 271
Slowest flit = 419715
Fragmentation average = 0.0160629
	minimum = 0
	maximum = 42
Injected packet rate average = 0.0487825
	minimum = 0 (at node 20)
	maximum = 0.128967 (at node 19)
Accepted packet rate average = 0.0487825
	minimum = 0 (at node 20)
	maximum = 0.128967 (at node 19)
Injected flit rate average = 0.133277
	minimum = 0 (at node 20)
	maximum = 0.544902 (at node 19)
Accepted flit rate average= 0.133277
	minimum = 0 (at node 20)
	maximum = 0.212469 (at node 11)
Injected packet length average = 2.73206
Accepted packet length average = 2.73206
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7976 (27 samples)
	minimum = 6 (27 samples)
	maximum = 143.111 (27 samples)
Network latency average = 13.6014 (27 samples)
	minimum = 6 (27 samples)
	maximum = 129.481 (27 samples)
Flit latency average = 10.3289 (27 samples)
	minimum = 6 (27 samples)
	maximum = 128.111 (27 samples)
Fragmentation average = 0.0270819 (27 samples)
	minimum = 0 (27 samples)
	maximum = 71.2593 (27 samples)
Injected packet rate average = 0.0221994 (27 samples)
	minimum = 0.00718266 (27 samples)
	maximum = 0.0404588 (27 samples)
Accepted packet rate average = 0.0221994 (27 samples)
	minimum = 0.00718266 (27 samples)
	maximum = 0.0404588 (27 samples)
Injected flit rate average = 0.0605756 (27 samples)
	minimum = 0.0110268 (27 samples)
	maximum = 0.174807 (27 samples)
Accepted flit rate average = 0.0605756 (27 samples)
	minimum = 0.0153974 (27 samples)
	maximum = 0.0977044 (27 samples)
Injected packet size average = 2.72871 (27 samples)
Accepted packet size average = 2.72871 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 191269 (inst/sec)
gpgpu_simulation_rate = 2509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,413994)
GPGPU-Sim uArch: cycles simulated: 423494  inst.: 31575676 (ipc= 1.7) sim_rate=190214 (inst/sec) elapsed = 0:0:02:46 / Fri Oct 31 16:35:17 2014
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12701,413994), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 28 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 0.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 426696
gpu_tot_sim_insn = 31578754
gpu_tot_ipc =      74.0076
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116346
gpu_stall_icnt2sh    = 285214
gpu_total_sim_rate=190233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 639649
	L1I_total_cache_misses = 14837
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5497, Miss = 3681, Miss_rate = 0.670, Pending_hits = 68, Reservation_fails = 34591
	L1D_cache_core[1]: Access = 5177, Miss = 3459, Miss_rate = 0.668, Pending_hits = 77, Reservation_fails = 37326
	L1D_cache_core[2]: Access = 4939, Miss = 3485, Miss_rate = 0.706, Pending_hits = 48, Reservation_fails = 39381
	L1D_cache_core[3]: Access = 5226, Miss = 3547, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 34594
	L1D_cache_core[4]: Access = 5610, Miss = 3753, Miss_rate = 0.669, Pending_hits = 56, Reservation_fails = 35447
	L1D_cache_core[5]: Access = 5753, Miss = 3820, Miss_rate = 0.664, Pending_hits = 55, Reservation_fails = 36196
	L1D_cache_core[6]: Access = 5239, Miss = 3533, Miss_rate = 0.674, Pending_hits = 43, Reservation_fails = 37158
	L1D_cache_core[7]: Access = 5752, Miss = 3898, Miss_rate = 0.678, Pending_hits = 87, Reservation_fails = 36134
	L1D_cache_core[8]: Access = 5304, Miss = 3625, Miss_rate = 0.683, Pending_hits = 44, Reservation_fails = 39567
	L1D_cache_core[9]: Access = 5752, Miss = 3798, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 37004
	L1D_cache_core[10]: Access = 5591, Miss = 3795, Miss_rate = 0.679, Pending_hits = 69, Reservation_fails = 37789
	L1D_cache_core[11]: Access = 5545, Miss = 3859, Miss_rate = 0.696, Pending_hits = 38, Reservation_fails = 39851
	L1D_cache_core[12]: Access = 5384, Miss = 3616, Miss_rate = 0.672, Pending_hits = 38, Reservation_fails = 37771
	L1D_cache_core[13]: Access = 5496, Miss = 3728, Miss_rate = 0.678, Pending_hits = 63, Reservation_fails = 36384
	L1D_cache_core[14]: Access = 5402, Miss = 3605, Miss_rate = 0.667, Pending_hits = 79, Reservation_fails = 36642
	L1D_total_cache_accesses = 81667
	L1D_total_cache_misses = 55202
	L1D_total_cache_miss_rate = 0.6759
	L1D_total_cache_pending_hits = 952
	L1D_total_cache_reservation_fails = 555835
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 508143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 624812
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14837
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
26182, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38182496
gpgpu_n_tot_w_icount = 1193203
gpgpu_n_stall_shd_mem = 786139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53360
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 6912672
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 193536
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 592603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1039913	W0_Idle:3569522	W0_Scoreboard:1485606	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:370232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:800991
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 426880 {8:53360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 36640 {8:4580,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7256960 {136:53360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172824 {8:21603,}
traffic_breakdown_memtocore[INST_ACC_R] = 622880 {136:4580,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 426695 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37448 	34354 	3160 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35728 	10483 	9000 	10273 	10244 	3750 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7946 	30216 	14276 	922 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	5818 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	273 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     11883     11990     10896     10172      8913
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     11258     13456      9303     11447      8061
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     12648     12743     12011     12275      9659      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     10660     12896      9381     12441      8197     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     11526     11436     10480      9044      8646
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     10878     12930      9452     10715      8224
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       572
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       472       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562504 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002486
n_activity=4223 dram_eff=0.3315
bk0: 12a 563180i bk1: 8a 563189i bk2: 0a 563217i bk3: 0a 563217i bk4: 20a 563164i bk5: 20a 563162i bk6: 64a 563063i bk7: 64a 563028i bk8: 64a 563059i bk9: 64a 563063i bk10: 64a 563028i bk11: 64a 563046i bk12: 64a 563031i bk13: 64a 563072i bk14: 64a 563023i bk15: 64a 563061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000339123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562504 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002486
n_activity=4320 dram_eff=0.3241
bk0: 12a 563178i bk1: 8a 563185i bk2: 0a 563218i bk3: 0a 563220i bk4: 20a 563166i bk5: 20a 563166i bk6: 64a 563058i bk7: 64a 563016i bk8: 64a 563070i bk9: 64a 563054i bk10: 64a 563066i bk11: 64a 563052i bk12: 64a 563069i bk13: 64a 563064i bk14: 64a 563058i bk15: 64a 563056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000381735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562500 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0025
n_activity=4252 dram_eff=0.3311
bk0: 12a 563180i bk1: 8a 563188i bk2: 0a 563216i bk3: 0a 563217i bk4: 20a 563164i bk5: 24a 563156i bk6: 64a 563059i bk7: 64a 563024i bk8: 64a 563072i bk9: 64a 563056i bk10: 64a 563069i bk11: 64a 563040i bk12: 64a 563072i bk13: 64a 563047i bk14: 64a 563069i bk15: 64a 563029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000465184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562500 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0025
n_activity=4313 dram_eff=0.3265
bk0: 12a 563178i bk1: 8a 563187i bk2: 0a 563217i bk3: 0a 563220i bk4: 20a 563167i bk5: 24a 563160i bk6: 64a 563055i bk7: 64a 563032i bk8: 64a 563067i bk9: 64a 563040i bk10: 64a 563069i bk11: 64a 563048i bk12: 64a 563069i bk13: 64a 563038i bk14: 64a 563062i bk15: 64a 563020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000360429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562500 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0025
n_activity=4227 dram_eff=0.3331
bk0: 12a 563180i bk1: 8a 563188i bk2: 0a 563215i bk3: 0a 563216i bk4: 20a 563164i bk5: 24a 563154i bk6: 64a 563057i bk7: 64a 563043i bk8: 64a 563049i bk9: 64a 563058i bk10: 64a 563044i bk11: 64a 563058i bk12: 64a 563023i bk13: 64a 563065i bk14: 64a 563026i bk15: 64a 563057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000381735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563218 n_nop=562500 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0025
n_activity=4408 dram_eff=0.3194
bk0: 12a 563177i bk1: 8a 563187i bk2: 0a 563214i bk3: 0a 563217i bk4: 20a 563166i bk5: 24a 563159i bk6: 64a 563059i bk7: 64a 563020i bk8: 64a 563067i bk9: 64a 563054i bk10: 64a 563064i bk11: 64a 563056i bk12: 64a 563056i bk13: 64a 563061i bk14: 64a 563059i bk15: 64a 563034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000204184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6145, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6781, Miss = 174, Miss_rate = 0.026, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7204, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6461, Miss = 174, Miss_rate = 0.027, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6810, Miss = 176, Miss_rate = 0.026, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6160, Miss = 176, Miss_rate = 0.029, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6466, Miss = 176, Miss_rate = 0.027, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7234, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6136, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 6624, Miss = 176, Miss_rate = 0.027, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7217, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6305, Miss = 176, Miss_rate = 0.028, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 79543
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4410
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=311303
icnt_total_pkts_simt_to_mem=122749
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 159019
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 433879
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 1)
	maximum = 0.0037002 (at node 0)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 1)
	maximum = 0.0037002 (at node 0)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 1)
	maximum = 0.00606204 (at node 0)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 1)
	maximum = 0.0137774 (at node 0)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4758 (28 samples)
	minimum = 6 (28 samples)
	maximum = 138.429 (28 samples)
Network latency average = 13.3934 (28 samples)
	minimum = 6 (28 samples)
	maximum = 125.286 (28 samples)
Flit latency average = 10.1773 (28 samples)
	minimum = 6 (28 samples)
	maximum = 123.821 (28 samples)
Fragmentation average = 0.0261147 (28 samples)
	minimum = 0 (28 samples)
	maximum = 68.7143 (28 samples)
Injected packet rate average = 0.0214163 (28 samples)
	minimum = 0.00692614 (28 samples)
	maximum = 0.039146 (28 samples)
Accepted packet rate average = 0.0214163 (28 samples)
	minimum = 0.00692614 (28 samples)
	maximum = 0.039146 (28 samples)
Injected flit rate average = 0.0584384 (28 samples)
	minimum = 0.010633 (28 samples)
	maximum = 0.16878 (28 samples)
Accepted flit rate average = 0.0584384 (28 samples)
	minimum = 0.0148475 (28 samples)
	maximum = 0.094707 (28 samples)
Injected packet size average = 2.72868 (28 samples)
Accepted packet size average = 2.72868 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 190233 (inst/sec)
gpgpu_simulation_rate = 2570 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,426696)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,426696)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,426696)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,426696)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,426696)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,426696)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 431696  inst.: 31610818 (ipc= 6.4) sim_rate=189286 (inst/sec) elapsed = 0:0:02:47 / Fri Oct 31 16:35:18 2014
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 438196  inst.: 31729474 (ipc=13.1) sim_rate=188865 (inst/sec) elapsed = 0:0:02:48 / Fri Oct 31 16:35:19 2014
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 444196  inst.: 31842930 (ipc=15.1) sim_rate=188419 (inst/sec) elapsed = 0:0:02:49 / Fri Oct 31 16:35:20 2014
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(4,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23727,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23733,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23747,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23754,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23764,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23774,426696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 6.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 23775
gpu_sim_insn = 351264
gpu_ipc =      14.7745
gpu_tot_sim_cycle = 450471
gpu_tot_sim_insn = 31930018
gpu_tot_ipc =      70.8814
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 116346
gpu_stall_icnt2sh    = 285221
gpu_total_sim_rate=188935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 652333
	L1I_total_cache_misses = 15065
	L1I_total_cache_miss_rate = 0.0231
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5497, Miss = 3681, Miss_rate = 0.670, Pending_hits = 68, Reservation_fails = 34591
	L1D_cache_core[1]: Access = 5256, Miss = 3507, Miss_rate = 0.667, Pending_hits = 77, Reservation_fails = 37326
	L1D_cache_core[2]: Access = 5018, Miss = 3533, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 39381
	L1D_cache_core[3]: Access = 5305, Miss = 3595, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 34594
	L1D_cache_core[4]: Access = 5689, Miss = 3801, Miss_rate = 0.668, Pending_hits = 56, Reservation_fails = 35447
	L1D_cache_core[5]: Access = 5832, Miss = 3868, Miss_rate = 0.663, Pending_hits = 55, Reservation_fails = 36196
	L1D_cache_core[6]: Access = 5318, Miss = 3581, Miss_rate = 0.673, Pending_hits = 43, Reservation_fails = 37158
	L1D_cache_core[7]: Access = 5752, Miss = 3898, Miss_rate = 0.678, Pending_hits = 87, Reservation_fails = 36134
	L1D_cache_core[8]: Access = 5304, Miss = 3625, Miss_rate = 0.683, Pending_hits = 44, Reservation_fails = 39567
	L1D_cache_core[9]: Access = 5752, Miss = 3798, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 37004
	L1D_cache_core[10]: Access = 5591, Miss = 3795, Miss_rate = 0.679, Pending_hits = 69, Reservation_fails = 37789
	L1D_cache_core[11]: Access = 5545, Miss = 3859, Miss_rate = 0.696, Pending_hits = 38, Reservation_fails = 39851
	L1D_cache_core[12]: Access = 5384, Miss = 3616, Miss_rate = 0.672, Pending_hits = 38, Reservation_fails = 37771
	L1D_cache_core[13]: Access = 5496, Miss = 3728, Miss_rate = 0.678, Pending_hits = 63, Reservation_fails = 36384
	L1D_cache_core[14]: Access = 5402, Miss = 3605, Miss_rate = 0.667, Pending_hits = 79, Reservation_fails = 36642
	L1D_total_cache_accesses = 82141
	L1D_total_cache_misses = 55490
	L1D_total_cache_miss_rate = 0.6755
	L1D_total_cache_pending_hits = 952
	L1D_total_cache_reservation_fails = 555835
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 508143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 637268
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15065
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
26182, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 38895008
gpgpu_n_tot_w_icount = 1215469
gpgpu_n_stall_shd_mem = 797563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53648
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 6972960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 592603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1039913	W0_Idle:3759713	W0_Scoreboard:1558177	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:392420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:801069
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 429184 {8:53648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 38464 {8:4808,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7296128 {136:53648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174312 {8:21789,}
traffic_breakdown_memtocore[INST_ACC_R] = 653888 {136:4808,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 273 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 450470 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37922 	34354 	3160 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36428 	10485 	9000 	10273 	10244 	3750 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8230 	30220 	14276 	922 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	6004 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	291 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12106     11990     11039     10172      9056
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     11435     13456      9303     11447      8061
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     12871     12743     12153     12275      9801      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     10837     12896      9381     12441      8197     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     11785     11436     10623      9044      8789
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11073     12930      9452     10715      8224
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       638       824       633       908       572
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       571       719       518
dram[2]:          0         0         0         0       611       890       672       870       687       903       685      1011       689      1034       625       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       562       673       472       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       633       854       650       741       616
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       544       626       449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593886 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002355
n_activity=4223 dram_eff=0.3315
bk0: 12a 594562i bk1: 8a 594571i bk2: 0a 594599i bk3: 0a 594599i bk4: 20a 594546i bk5: 20a 594544i bk6: 64a 594445i bk7: 64a 594410i bk8: 64a 594441i bk9: 64a 594445i bk10: 64a 594410i bk11: 64a 594428i bk12: 64a 594413i bk13: 64a 594454i bk14: 64a 594405i bk15: 64a 594443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000321224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593886 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002355
n_activity=4320 dram_eff=0.3241
bk0: 12a 594560i bk1: 8a 594567i bk2: 0a 594600i bk3: 0a 594602i bk4: 20a 594548i bk5: 20a 594548i bk6: 64a 594440i bk7: 64a 594398i bk8: 64a 594452i bk9: 64a 594436i bk10: 64a 594448i bk11: 64a 594434i bk12: 64a 594451i bk13: 64a 594446i bk14: 64a 594440i bk15: 64a 594438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000361588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593882 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002368
n_activity=4252 dram_eff=0.3311
bk0: 12a 594562i bk1: 8a 594570i bk2: 0a 594598i bk3: 0a 594599i bk4: 20a 594546i bk5: 24a 594538i bk6: 64a 594441i bk7: 64a 594406i bk8: 64a 594454i bk9: 64a 594438i bk10: 64a 594451i bk11: 64a 594422i bk12: 64a 594454i bk13: 64a 594429i bk14: 64a 594451i bk15: 64a 594411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000440632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593882 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002368
n_activity=4313 dram_eff=0.3265
bk0: 12a 594560i bk1: 8a 594569i bk2: 0a 594599i bk3: 0a 594602i bk4: 20a 594549i bk5: 24a 594542i bk6: 64a 594437i bk7: 64a 594414i bk8: 64a 594449i bk9: 64a 594422i bk10: 64a 594451i bk11: 64a 594430i bk12: 64a 594451i bk13: 64a 594420i bk14: 64a 594444i bk15: 64a 594402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000341406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593882 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002368
n_activity=4227 dram_eff=0.3331
bk0: 12a 594562i bk1: 8a 594570i bk2: 0a 594597i bk3: 0a 594598i bk4: 20a 594546i bk5: 24a 594536i bk6: 64a 594439i bk7: 64a 594425i bk8: 64a 594431i bk9: 64a 594440i bk10: 64a 594426i bk11: 64a 594440i bk12: 64a 594405i bk13: 64a 594447i bk14: 64a 594408i bk15: 64a 594439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000361588
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=594600 n_nop=593882 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002368
n_activity=4408 dram_eff=0.3194
bk0: 12a 594559i bk1: 8a 594569i bk2: 0a 594596i bk3: 0a 594599i bk4: 20a 594548i bk5: 24a 594541i bk6: 64a 594441i bk7: 64a 594402i bk8: 64a 594449i bk9: 64a 594436i bk10: 64a 594446i bk11: 64a 594438i bk12: 64a 594438i bk13: 64a 594443i bk14: 64a 594441i bk15: 64a 594416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193407

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6157, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 6919, Miss = 174, Miss_rate = 0.025, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7216, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6525, Miss = 174, Miss_rate = 0.027, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 6936, Miss = 176, Miss_rate = 0.025, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6184, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6530, Miss = 176, Miss_rate = 0.027, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7258, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6160, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 6758, Miss = 176, Miss_rate = 0.026, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7241, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6361, Miss = 176, Miss_rate = 0.028, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 80245
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0263
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21789
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4638
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=314069
icnt_total_pkts_simt_to_mem=123823
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.96652
	minimum = 6
	maximum = 20
Network latency average = 7.90883
	minimum = 6
	maximum = 17
Slowest packet = 159091
Flit latency average = 6.21771
	minimum = 6
	maximum = 16
Slowest flit = 434057
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00218717
	minimum = 0 (at node 0)
	maximum = 0.00580442 (at node 16)
Accepted packet rate average = 0.00218717
	minimum = 0 (at node 0)
	maximum = 0.00580442 (at node 16)
Injected flit rate average = 0.00598201
	minimum = 0 (at node 0)
	maximum = 0.0219558 (at node 16)
Accepted flit rate average= 0.00598201
	minimum = 0 (at node 0)
	maximum = 0.0193901 (at node 1)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1824 (29 samples)
	minimum = 6 (29 samples)
	maximum = 134.345 (29 samples)
Network latency average = 13.2043 (29 samples)
	minimum = 6 (29 samples)
	maximum = 121.552 (29 samples)
Flit latency average = 10.0408 (29 samples)
	minimum = 6 (29 samples)
	maximum = 120.103 (29 samples)
Fragmentation average = 0.0252142 (29 samples)
	minimum = 0 (29 samples)
	maximum = 66.3448 (29 samples)
Injected packet rate average = 0.0207533 (29 samples)
	minimum = 0.00668731 (29 samples)
	maximum = 0.0379963 (29 samples)
Accepted packet rate average = 0.0207533 (29 samples)
	minimum = 0.00668731 (29 samples)
	maximum = 0.0379963 (29 samples)
Injected flit rate average = 0.0566296 (29 samples)
	minimum = 0.0102663 (29 samples)
	maximum = 0.163718 (29 samples)
Accepted flit rate average = 0.0566296 (29 samples)
	minimum = 0.0143355 (29 samples)
	maximum = 0.0921098 (29 samples)
Injected packet size average = 2.72871 (29 samples)
Accepted packet size average = 2.72871 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 49 sec (169 sec)
gpgpu_simulation_rate = 188935 (inst/sec)
gpgpu_simulation_rate = 2665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,450471)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,450471)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,450471)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,450471)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,450471)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,450471)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,450471)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,450471)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(3,5,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 450971  inst.: 32184642 (ipc=509.2) sim_rate=189321 (inst/sec) elapsed = 0:0:02:50 / Fri Oct 31 16:35:21 2014
GPGPU-Sim uArch: cycles simulated: 451471  inst.: 32257506 (ipc=327.5) sim_rate=188640 (inst/sec) elapsed = 0:0:02:51 / Fri Oct 31 16:35:22 2014
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,4,0) tid=(9,1,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,0,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 452471  inst.: 32402658 (ipc=236.3) sim_rate=188387 (inst/sec) elapsed = 0:0:02:52 / Fri Oct 31 16:35:23 2014
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2119,450471), 1 CTAs running
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,0,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2174,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2227,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(4,1,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2370,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2569,450471), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2576,450471), 2 CTAs running
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,5,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2773,450471), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2791,450471), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2931,450471), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2983,450471), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2985,450471), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 453471  inst.: 32724002 (ipc=264.7) sim_rate=189156 (inst/sec) elapsed = 0:0:02:53 / Fri Oct 31 16:35:24 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3037,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3084,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3144,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3150,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3244,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3250,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3329,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3343,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3359,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3373,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3377,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3399,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3401,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3407,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3407,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3415,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3415,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3435,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3447,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3474,450471), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3478,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3486,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3516,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3532,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3552,450471), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 9.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 3553
gpu_sim_insn = 801792
gpu_ipc =     225.6662
gpu_tot_sim_cycle = 454024
gpu_tot_sim_insn = 32731810
gpu_tot_ipc =      72.0927
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 121309
gpu_stall_icnt2sh    = 294152
gpu_total_sim_rate=189201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 665494
	L1I_total_cache_misses = 15554
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5625, Miss = 3777, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5384, Miss = 3602, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5146, Miss = 3628, Miss_rate = 0.705, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5433, Miss = 3690, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5817, Miss = 3896, Miss_rate = 0.670, Pending_hits = 56, Reservation_fails = 36649
	L1D_cache_core[5]: Access = 5960, Miss = 3963, Miss_rate = 0.665, Pending_hits = 55, Reservation_fails = 37636
	L1D_cache_core[6]: Access = 5446, Miss = 3676, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 38429
	L1D_cache_core[7]: Access = 5944, Miss = 4026, Miss_rate = 0.677, Pending_hits = 91, Reservation_fails = 37877
	L1D_cache_core[8]: Access = 5496, Miss = 3757, Miss_rate = 0.684, Pending_hits = 46, Reservation_fails = 41113
	L1D_cache_core[9]: Access = 5944, Miss = 3926, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 38795
	L1D_cache_core[10]: Access = 5783, Miss = 3927, Miss_rate = 0.679, Pending_hits = 71, Reservation_fails = 39440
	L1D_cache_core[11]: Access = 5737, Miss = 3987, Miss_rate = 0.695, Pending_hits = 38, Reservation_fails = 41466
	L1D_cache_core[12]: Access = 5576, Miss = 3742, Miss_rate = 0.671, Pending_hits = 38, Reservation_fails = 39553
	L1D_cache_core[13]: Access = 5624, Miss = 3824, Miss_rate = 0.680, Pending_hits = 63, Reservation_fails = 37015
	L1D_cache_core[14]: Access = 5530, Miss = 3701, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 37344
	L1D_total_cache_accesses = 84445
	L1D_total_cache_misses = 57122
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 960
	L1D_total_cache_reservation_fails = 575826
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50529
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 649940
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15554
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
26269, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 39696800
gpgpu_n_tot_w_icount = 1240525
gpgpu_n_stall_shd_mem = 818706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55276
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 7157280
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 613746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1070718	W0_Idle:3776549	W0_Scoreboard:1583858	W1:2520	W2:2370	W3:2220	W4:2070	W5:1920	W6:1770	W7:1620	W8:1470	W9:1320	W10:1170	W11:1020	W12:870	W13:720	W14:570	W15:350	W16:392420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826125
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 442208 {8:55276,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 38800 {8:4850,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7517536 {136:55276,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178920 {8:22365,}
traffic_breakdown_memtocore[INST_ACC_R] = 659600 {136:4850,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 276 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 454023 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38608 	35487 	3545 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36901 	10699 	9197 	10635 	10931 	4026 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8315 	31455 	14579 	927 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	6580 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	293 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     13010     10172     11079
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     10689     11447      9526
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     14141     12275     11833      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     10780     12441      9660     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     12703      9044     10823
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     10525     10715      9444
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598575 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002336
n_activity=4223 dram_eff=0.3315
bk0: 12a 599251i bk1: 8a 599260i bk2: 0a 599288i bk3: 0a 599288i bk4: 20a 599235i bk5: 20a 599233i bk6: 64a 599134i bk7: 64a 599099i bk8: 64a 599130i bk9: 64a 599134i bk10: 64a 599099i bk11: 64a 599117i bk12: 64a 599102i bk13: 64a 599143i bk14: 64a 599094i bk15: 64a 599132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000318711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598575 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002336
n_activity=4320 dram_eff=0.3241
bk0: 12a 599249i bk1: 8a 599256i bk2: 0a 599289i bk3: 0a 599291i bk4: 20a 599237i bk5: 20a 599237i bk6: 64a 599129i bk7: 64a 599087i bk8: 64a 599141i bk9: 64a 599125i bk10: 64a 599137i bk11: 64a 599123i bk12: 64a 599140i bk13: 64a 599135i bk14: 64a 599129i bk15: 64a 599127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598571 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002349
n_activity=4252 dram_eff=0.3311
bk0: 12a 599251i bk1: 8a 599259i bk2: 0a 599287i bk3: 0a 599288i bk4: 20a 599235i bk5: 24a 599227i bk6: 64a 599130i bk7: 64a 599095i bk8: 64a 599143i bk9: 64a 599127i bk10: 64a 599140i bk11: 64a 599111i bk12: 64a 599143i bk13: 64a 599118i bk14: 64a 599140i bk15: 64a 599100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000437185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598571 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002349
n_activity=4313 dram_eff=0.3265
bk0: 12a 599249i bk1: 8a 599258i bk2: 0a 599288i bk3: 0a 599291i bk4: 20a 599238i bk5: 24a 599231i bk6: 64a 599126i bk7: 64a 599103i bk8: 64a 599138i bk9: 64a 599111i bk10: 64a 599140i bk11: 64a 599119i bk12: 64a 599140i bk13: 64a 599109i bk14: 64a 599133i bk15: 64a 599091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000338735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598571 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002349
n_activity=4227 dram_eff=0.3331
bk0: 12a 599251i bk1: 8a 599259i bk2: 0a 599286i bk3: 0a 599287i bk4: 20a 599235i bk5: 24a 599225i bk6: 64a 599128i bk7: 64a 599114i bk8: 64a 599120i bk9: 64a 599129i bk10: 64a 599115i bk11: 64a 599129i bk12: 64a 599094i bk13: 64a 599136i bk14: 64a 599097i bk15: 64a 599128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=599289 n_nop=598571 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002349
n_activity=4408 dram_eff=0.3194
bk0: 12a 599248i bk1: 8a 599258i bk2: 0a 599285i bk3: 0a 599288i bk4: 20a 599237i bk5: 24a 599230i bk6: 64a 599130i bk7: 64a 599091i bk8: 64a 599138i bk9: 64a 599125i bk10: 64a 599135i bk11: 64a 599127i bk12: 64a 599127i bk13: 64a 599132i bk14: 64a 599130i bk15: 64a 599105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000191894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6171, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7289, Miss = 174, Miss_rate = 0.024, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7230, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6882, Miss = 174, Miss_rate = 0.025, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7321, Miss = 176, Miss_rate = 0.024, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6184, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6887, Miss = 176, Miss_rate = 0.026, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7258, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6160, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7135, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7241, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6733, Miss = 176, Miss_rate = 0.026, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 82491
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=322995
icnt_total_pkts_simt_to_mem=127221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7035
	minimum = 6
	maximum = 590
Network latency average = 38.5383
	minimum = 6
	maximum = 503
Slowest packet = 161982
Flit latency average = 24.099
	minimum = 6
	maximum = 503
Slowest flit = 441735
Fragmentation average = 0.164515
	minimum = 0
	maximum = 213
Injected packet rate average = 0.0468253
	minimum = 0 (at node 20)
	maximum = 0.108359 (at node 19)
Accepted packet rate average = 0.0468253
	minimum = 0 (at node 20)
	maximum = 0.108359 (at node 19)
Injected flit rate average = 0.128467
	minimum = 0 (at node 20)
	maximum = 0.469744 (at node 19)
Accepted flit rate average= 0.128467
	minimum = 0 (at node 20)
	maximum = 0.196454 (at node 8)
Injected packet length average = 2.74354
Accepted packet length average = 2.74354
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4331 (30 samples)
	minimum = 6 (30 samples)
	maximum = 149.533 (30 samples)
Network latency average = 14.0488 (30 samples)
	minimum = 6 (30 samples)
	maximum = 134.267 (30 samples)
Flit latency average = 10.5094 (30 samples)
	minimum = 6 (30 samples)
	maximum = 132.867 (30 samples)
Fragmentation average = 0.0298575 (30 samples)
	minimum = 0 (30 samples)
	maximum = 71.2333 (30 samples)
Injected packet rate average = 0.0216223 (30 samples)
	minimum = 0.0064644 (30 samples)
	maximum = 0.0403417 (30 samples)
Accepted packet rate average = 0.0216223 (30 samples)
	minimum = 0.0064644 (30 samples)
	maximum = 0.0403417 (30 samples)
Injected flit rate average = 0.0590241 (30 samples)
	minimum = 0.00992413 (30 samples)
	maximum = 0.173918 (30 samples)
Accepted flit rate average = 0.0590241 (30 samples)
	minimum = 0.0138576 (30 samples)
	maximum = 0.095588 (30 samples)
Injected packet size average = 2.72978 (30 samples)
Accepted packet size average = 2.72978 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 189201 (inst/sec)
gpgpu_simulation_rate = 2624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,454024)
GPGPU-Sim uArch: cycles simulated: 461524  inst.: 32745541 (ipc= 1.8) sim_rate=188192 (inst/sec) elapsed = 0:0:02:54 / Fri Oct 31 16:35:25 2014
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12701,454024), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 31 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 466726
gpu_tot_sim_insn = 32751047
gpu_tot_ipc =      70.1719
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 121309
gpu_stall_icnt2sh    = 294152
gpu_total_sim_rate=188224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 666994
	L1I_total_cache_misses = 15570
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5625, Miss = 3777, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5384, Miss = 3602, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5146, Miss = 3628, Miss_rate = 0.705, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5433, Miss = 3690, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5817, Miss = 3896, Miss_rate = 0.670, Pending_hits = 56, Reservation_fails = 36649
	L1D_cache_core[5]: Access = 5960, Miss = 3963, Miss_rate = 0.665, Pending_hits = 55, Reservation_fails = 37636
	L1D_cache_core[6]: Access = 5446, Miss = 3676, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 38429
	L1D_cache_core[7]: Access = 5944, Miss = 4026, Miss_rate = 0.677, Pending_hits = 91, Reservation_fails = 37877
	L1D_cache_core[8]: Access = 5496, Miss = 3757, Miss_rate = 0.684, Pending_hits = 46, Reservation_fails = 41113
	L1D_cache_core[9]: Access = 5944, Miss = 3926, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 38795
	L1D_cache_core[10]: Access = 5783, Miss = 3927, Miss_rate = 0.679, Pending_hits = 71, Reservation_fails = 39440
	L1D_cache_core[11]: Access = 5737, Miss = 3987, Miss_rate = 0.695, Pending_hits = 38, Reservation_fails = 41466
	L1D_cache_core[12]: Access = 5576, Miss = 3742, Miss_rate = 0.671, Pending_hits = 38, Reservation_fails = 39553
	L1D_cache_core[13]: Access = 5655, Miss = 3840, Miss_rate = 0.679, Pending_hits = 63, Reservation_fails = 37015
	L1D_cache_core[14]: Access = 5530, Miss = 3701, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 37344
	L1D_total_cache_accesses = 84476
	L1D_total_cache_misses = 57138
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 960
	L1D_total_cache_reservation_fails = 575826
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50529
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 651424
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15570
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
26269, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 39780352
gpgpu_n_tot_w_icount = 1243136
gpgpu_n_stall_shd_mem = 819210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55292
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 7160784
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 205464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 613746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1070718	W0_Idle:3793425	W0_Scoreboard:1589803	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:392833	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826125
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 442336 {8:55292,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 38928 {8:4866,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7519712 {136:55292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 179040 {8:22380,}
traffic_breakdown_memtocore[INST_ACC_R] = 661776 {136:4866,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 276 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 466725 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38639 	35487 	3545 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36948 	10699 	9197 	10635 	10931 	4026 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8331 	31455 	14579 	927 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	6595 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	299 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     13054     10172     11079
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     10689     11447      9526
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     14190     12275     11833      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     10780     12441      9660     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     12748      9044     10823
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     10525     10715      9444
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615341 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002273
n_activity=4223 dram_eff=0.3315
bk0: 12a 616017i bk1: 8a 616026i bk2: 0a 616054i bk3: 0a 616054i bk4: 20a 616001i bk5: 20a 615999i bk6: 64a 615900i bk7: 64a 615865i bk8: 64a 615896i bk9: 64a 615900i bk10: 64a 615865i bk11: 64a 615883i bk12: 64a 615868i bk13: 64a 615909i bk14: 64a 615860i bk15: 64a 615898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000310037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615341 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002273
n_activity=4320 dram_eff=0.3241
bk0: 12a 616015i bk1: 8a 616022i bk2: 0a 616055i bk3: 0a 616057i bk4: 20a 616003i bk5: 20a 616003i bk6: 64a 615895i bk7: 64a 615853i bk8: 64a 615907i bk9: 64a 615891i bk10: 64a 615903i bk11: 64a 615889i bk12: 64a 615906i bk13: 64a 615901i bk14: 64a 615895i bk15: 64a 615893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000348995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615337 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002286
n_activity=4252 dram_eff=0.3311
bk0: 12a 616017i bk1: 8a 616025i bk2: 0a 616053i bk3: 0a 616054i bk4: 20a 616001i bk5: 24a 615993i bk6: 64a 615896i bk7: 64a 615861i bk8: 64a 615909i bk9: 64a 615893i bk10: 64a 615906i bk11: 64a 615877i bk12: 64a 615909i bk13: 64a 615884i bk14: 64a 615906i bk15: 64a 615866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000425287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615337 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002286
n_activity=4313 dram_eff=0.3265
bk0: 12a 616015i bk1: 8a 616024i bk2: 0a 616054i bk3: 0a 616057i bk4: 20a 616004i bk5: 24a 615997i bk6: 64a 615892i bk7: 64a 615869i bk8: 64a 615904i bk9: 64a 615877i bk10: 64a 615906i bk11: 64a 615885i bk12: 64a 615906i bk13: 64a 615875i bk14: 64a 615899i bk15: 64a 615857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000329516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615337 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002286
n_activity=4227 dram_eff=0.3331
bk0: 12a 616017i bk1: 8a 616025i bk2: 0a 616052i bk3: 0a 616053i bk4: 20a 616001i bk5: 24a 615991i bk6: 64a 615894i bk7: 64a 615880i bk8: 64a 615886i bk9: 64a 615895i bk10: 64a 615881i bk11: 64a 615895i bk12: 64a 615860i bk13: 64a 615902i bk14: 64a 615863i bk15: 64a 615894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000348995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=616055 n_nop=615337 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002286
n_activity=4408 dram_eff=0.3194
bk0: 12a 616014i bk1: 8a 616024i bk2: 0a 616051i bk3: 0a 616054i bk4: 20a 616003i bk5: 24a 615996i bk6: 64a 615896i bk7: 64a 615857i bk8: 64a 615904i bk9: 64a 615891i bk10: 64a 615901i bk11: 64a 615893i bk12: 64a 615893i bk13: 64a 615898i bk14: 64a 615896i bk15: 64a 615871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000186672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6173, Miss = 176, Miss_rate = 0.029, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7299, Miss = 174, Miss_rate = 0.024, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7232, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6882, Miss = 174, Miss_rate = 0.025, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7334, Miss = 176, Miss_rate = 0.024, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6184, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6889, Miss = 176, Miss_rate = 0.026, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7258, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6162, Miss = 176, Miss_rate = 0.029, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7147, Miss = 176, Miss_rate = 0.025, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7243, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6735, Miss = 176, Miss_rate = 0.026, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 82538
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=323170
icnt_total_pkts_simt_to_mem=127298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 165009
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 450295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 13)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 13)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 13)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 13)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1219 (31 samples)
	minimum = 6 (31 samples)
	maximum = 145.097 (31 samples)
Network latency average = 13.8464 (31 samples)
	minimum = 6 (31 samples)
	maximum = 130.323 (31 samples)
Flit latency average = 10.3666 (31 samples)
	minimum = 6 (31 samples)
	maximum = 128.839 (31 samples)
Fragmentation average = 0.0288944 (31 samples)
	minimum = 0 (31 samples)
	maximum = 68.9355 (31 samples)
Injected packet rate average = 0.0209337 (31 samples)
	minimum = 0.00625587 (31 samples)
	maximum = 0.0391597 (31 samples)
Accepted packet rate average = 0.0209337 (31 samples)
	minimum = 0.00625587 (31 samples)
	maximum = 0.0391597 (31 samples)
Injected flit rate average = 0.0571438 (31 samples)
	minimum = 0.009604 (31 samples)
	maximum = 0.168504 (31 samples)
Accepted flit rate average = 0.0571438 (31 samples)
	minimum = 0.0134106 (31 samples)
	maximum = 0.0929489 (31 samples)
Injected packet size average = 2.72976 (31 samples)
Accepted packet size average = 2.72976 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 188224 (inst/sec)
gpgpu_simulation_rate = 2682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,466726)
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,466726)
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,466726)
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,466726)
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,466726)
GPGPU-Sim uArch: cycles simulated: 470726  inst.: 32773015 (ipc= 5.5) sim_rate=187274 (inst/sec) elapsed = 0:0:02:55 / Fri Oct 31 16:35:26 2014
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 477226  inst.: 32861639 (ipc=10.5) sim_rate=186713 (inst/sec) elapsed = 0:0:02:56 / Fri Oct 31 16:35:27 2014
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(2,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 484226  inst.: 32972711 (ipc=12.7) sim_rate=186286 (inst/sec) elapsed = 0:0:02:57 / Fri Oct 31 16:35:28 2014
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23276,466726), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23727,466726), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23737,466726), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23744,466726), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23754,466726), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 23755
gpu_sim_insn = 292720
gpu_ipc =      12.3225
gpu_tot_sim_cycle = 490481
gpu_tot_sim_insn = 33043767
gpu_tot_ipc =      67.3701
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 121309
gpu_stall_icnt2sh    = 294152
gpu_total_sim_rate=186687

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 677564
	L1I_total_cache_misses = 15760
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 3825, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5463, Miss = 3650, Miss_rate = 0.668, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5225, Miss = 3676, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5512, Miss = 3738, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5817, Miss = 3896, Miss_rate = 0.670, Pending_hits = 56, Reservation_fails = 36649
	L1D_cache_core[5]: Access = 5960, Miss = 3963, Miss_rate = 0.665, Pending_hits = 55, Reservation_fails = 37636
	L1D_cache_core[6]: Access = 5446, Miss = 3676, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 38429
	L1D_cache_core[7]: Access = 5944, Miss = 4026, Miss_rate = 0.677, Pending_hits = 91, Reservation_fails = 37877
	L1D_cache_core[8]: Access = 5496, Miss = 3757, Miss_rate = 0.684, Pending_hits = 46, Reservation_fails = 41113
	L1D_cache_core[9]: Access = 5944, Miss = 3926, Miss_rate = 0.660, Pending_hits = 113, Reservation_fails = 38795
	L1D_cache_core[10]: Access = 5783, Miss = 3927, Miss_rate = 0.679, Pending_hits = 71, Reservation_fails = 39440
	L1D_cache_core[11]: Access = 5737, Miss = 3987, Miss_rate = 0.695, Pending_hits = 38, Reservation_fails = 41466
	L1D_cache_core[12]: Access = 5576, Miss = 3742, Miss_rate = 0.671, Pending_hits = 38, Reservation_fails = 39553
	L1D_cache_core[13]: Access = 5655, Miss = 3840, Miss_rate = 0.679, Pending_hits = 63, Reservation_fails = 37015
	L1D_cache_core[14]: Access = 5609, Miss = 3748, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 37344
	L1D_total_cache_accesses = 84871
	L1D_total_cache_misses = 57377
	L1D_total_cache_miss_rate = 0.6760
	L1D_total_cache_pending_hits = 960
	L1D_total_cache_reservation_fails = 575826
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50529
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 661804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29980, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 40374112
gpgpu_n_tot_w_icount = 1261691
gpgpu_n_stall_shd_mem = 828730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 55516
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 7211024
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 214984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 613746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1070718	W0_Idle:3951359	W0_Scoreboard:1649820	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:411323	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:826190
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 444128 {8:55516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 40448 {8:5056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7550176 {136:55516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180280 {8:22535,}
traffic_breakdown_memtocore[INST_ACC_R] = 687616 {136:5056,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 490480 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39018 	35487 	3545 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37516 	10700 	9197 	10635 	10931 	4026 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8555 	31455 	14579 	927 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	6750 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	318 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     13286     10172     11222
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     10867     11447      9526
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     14435     12275     11976      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     10976     12441      9660     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     12980      9044     10966
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     10703     10715      9444
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646697 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002162
n_activity=4223 dram_eff=0.3315
bk0: 12a 647373i bk1: 8a 647382i bk2: 0a 647410i bk3: 0a 647410i bk4: 20a 647357i bk5: 20a 647355i bk6: 64a 647256i bk7: 64a 647221i bk8: 64a 647252i bk9: 64a 647256i bk10: 64a 647221i bk11: 64a 647239i bk12: 64a 647224i bk13: 64a 647265i bk14: 64a 647216i bk15: 64a 647254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000295021
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646697 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002162
n_activity=4320 dram_eff=0.3241
bk0: 12a 647371i bk1: 8a 647378i bk2: 0a 647411i bk3: 0a 647413i bk4: 20a 647359i bk5: 20a 647359i bk6: 64a 647251i bk7: 64a 647209i bk8: 64a 647263i bk9: 64a 647247i bk10: 64a 647259i bk11: 64a 647245i bk12: 64a 647262i bk13: 64a 647257i bk14: 64a 647251i bk15: 64a 647249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646693 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002175
n_activity=4252 dram_eff=0.3311
bk0: 12a 647373i bk1: 8a 647381i bk2: 0a 647409i bk3: 0a 647410i bk4: 20a 647357i bk5: 24a 647349i bk6: 64a 647252i bk7: 64a 647217i bk8: 64a 647265i bk9: 64a 647249i bk10: 64a 647262i bk11: 64a 647233i bk12: 64a 647265i bk13: 64a 647240i bk14: 64a 647262i bk15: 64a 647222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646693 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002175
n_activity=4313 dram_eff=0.3265
bk0: 12a 647371i bk1: 8a 647380i bk2: 0a 647410i bk3: 0a 647413i bk4: 20a 647360i bk5: 24a 647353i bk6: 64a 647248i bk7: 64a 647225i bk8: 64a 647260i bk9: 64a 647233i bk10: 64a 647262i bk11: 64a 647241i bk12: 64a 647262i bk13: 64a 647231i bk14: 64a 647255i bk15: 64a 647213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000313557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646693 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002175
n_activity=4227 dram_eff=0.3331
bk0: 12a 647373i bk1: 8a 647381i bk2: 0a 647408i bk3: 0a 647409i bk4: 20a 647357i bk5: 24a 647347i bk6: 64a 647250i bk7: 64a 647236i bk8: 64a 647242i bk9: 64a 647251i bk10: 64a 647237i bk11: 64a 647251i bk12: 64a 647216i bk13: 64a 647258i bk14: 64a 647219i bk15: 64a 647250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=647411 n_nop=646693 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002175
n_activity=4408 dram_eff=0.3194
bk0: 12a 647370i bk1: 8a 647380i bk2: 0a 647407i bk3: 0a 647410i bk4: 20a 647359i bk5: 24a 647352i bk6: 64a 647252i bk7: 64a 647213i bk8: 64a 647260i bk9: 64a 647247i bk10: 64a 647257i bk11: 64a 647249i bk12: 64a 647249i bk13: 64a 647254i bk14: 64a 647252i bk15: 64a 647227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000177631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6183, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7403, Miss = 174, Miss_rate = 0.024, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7242, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 6942, Miss = 174, Miss_rate = 0.025, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7431, Miss = 176, Miss_rate = 0.024, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6204, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 6953, Miss = 176, Miss_rate = 0.025, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7278, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6182, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7241, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7263, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 6785, Miss = 176, Miss_rate = 0.026, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 83107
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0254
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4886
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=325395
icnt_total_pkts_simt_to_mem=128177
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.90598
	minimum = 6
	maximum = 18
Network latency average = 7.86819
	minimum = 6
	maximum = 16
Slowest packet = 165079
Flit latency average = 6.17332
	minimum = 6
	maximum = 14
Slowest flit = 450471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00177429
	minimum = 0 (at node 4)
	maximum = 0.00492528 (at node 0)
Accepted packet rate average = 0.00177429
	minimum = 0 (at node 4)
	maximum = 0.00492528 (at node 0)
Injected flit rate average = 0.00483953
	minimum = 0 (at node 4)
	maximum = 0.0165018 (at node 16)
Accepted flit rate average= 0.00483953
	minimum = 0 (at node 4)
	maximum = 0.0194064 (at node 0)
Injected packet length average = 2.72759
Accepted packet length average = 2.72759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8339 (32 samples)
	minimum = 6 (32 samples)
	maximum = 141.125 (32 samples)
Network latency average = 13.6596 (32 samples)
	minimum = 6 (32 samples)
	maximum = 126.75 (32 samples)
Flit latency average = 10.2356 (32 samples)
	minimum = 6 (32 samples)
	maximum = 125.25 (32 samples)
Fragmentation average = 0.0279914 (32 samples)
	minimum = 0 (32 samples)
	maximum = 66.7812 (32 samples)
Injected packet rate average = 0.0203349 (32 samples)
	minimum = 0.00606037 (32 samples)
	maximum = 0.0380899 (32 samples)
Accepted packet rate average = 0.0203349 (32 samples)
	minimum = 0.00606037 (32 samples)
	maximum = 0.0380899 (32 samples)
Injected flit rate average = 0.0555093 (32 samples)
	minimum = 0.00930388 (32 samples)
	maximum = 0.163754 (32 samples)
Accepted flit rate average = 0.0555093 (32 samples)
	minimum = 0.0129915 (32 samples)
	maximum = 0.0906507 (32 samples)
Injected packet size average = 2.72975 (32 samples)
Accepted packet size average = 2.72975 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 186687 (inst/sec)
gpgpu_simulation_rate = 2771 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,490481)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,490481)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,490481)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 490981  inst.: 33246135 (ipc=404.7) sim_rate=186776 (inst/sec) elapsed = 0:0:02:58 / Fri Oct 31 16:35:29 2014
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(2,1,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 491481  inst.: 33347031 (ipc=303.3) sim_rate=186296 (inst/sec) elapsed = 0:0:02:59 / Fri Oct 31 16:35:30 2014
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,4,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1444,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1491,490481), 1 CTAs running
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,3,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1507,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1520,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1523,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1529,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1713,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1963,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1989,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,4,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2133,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2135,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2137,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2175,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2193,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2304,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2316,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2334,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2338,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2432,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2466,490481), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2492,490481), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 492981  inst.: 33600247 (ipc=222.6) sim_rate=186668 (inst/sec) elapsed = 0:0:03:00 / Fri Oct 31 16:35:31 2014
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2524,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2608,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2673,490481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 4.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2674
gpu_sim_insn = 556800
gpu_ipc =     208.2274
gpu_tot_sim_cycle = 493155
gpu_tot_sim_insn = 33600567
gpu_tot_ipc =      68.1339
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 124280
gpu_stall_icnt2sh    = 300319
gpu_total_sim_rate=186669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 686653
	L1I_total_cache_misses = 16049
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5768, Miss = 3872, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5527, Miss = 3697, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5289, Miss = 3723, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5576, Miss = 3785, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5945, Miss = 3989, Miss_rate = 0.671, Pending_hits = 59, Reservation_fails = 38122
	L1D_cache_core[5]: Access = 6088, Miss = 4043, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5574, Miss = 3756, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6072, Miss = 4106, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5624, Miss = 3837, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6072, Miss = 4018, Miss_rate = 0.662, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5911, Miss = 4007, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5865, Miss = 4067, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41779
	L1D_cache_core[12]: Access = 5704, Miss = 3822, Miss_rate = 0.670, Pending_hits = 43, Reservation_fails = 39911
	L1D_cache_core[13]: Access = 5783, Miss = 3933, Miss_rate = 0.680, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5673, Miss = 3788, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 86471
	L1D_total_cache_misses = 58443
	L1D_total_cache_miss_rate = 0.6759
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 582944
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 670604
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16049
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30067, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 40930912
gpgpu_n_tot_w_icount = 1279091
gpgpu_n_stall_shd_mem = 836648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56569
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 7339024
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 214984
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 621664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1084139	W0_Idle:3967031	W0_Scoreboard:1671659	W1:2772	W2:2607	W3:2442	W4:2277	W5:2112	W6:1947	W7:1782	W8:1617	W9:1452	W10:1287	W11:1122	W12:957	W13:792	W14:627	W15:385	W16:411323	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843590
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 452552 {8:56569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 40736 {8:5092,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7693384 {136:56569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183480 {8:22935,}
traffic_breakdown_memtocore[INST_ACC_R] = 692512 {136:5092,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 493154 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39758 	36144 	3601 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38089 	10974 	9423 	10803 	11158 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8626 	32157 	14856 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7150 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	322 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14148     10172     12385
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     11988     11447     10437
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15301     12275     13190      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     12142     12441     10694     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     13853      9044     12168
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     11799     10715     10427
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650226 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002151
n_activity=4223 dram_eff=0.3315
bk0: 12a 650902i bk1: 8a 650911i bk2: 0a 650939i bk3: 0a 650939i bk4: 20a 650886i bk5: 20a 650884i bk6: 64a 650785i bk7: 64a 650750i bk8: 64a 650781i bk9: 64a 650785i bk10: 64a 650750i bk11: 64a 650768i bk12: 64a 650753i bk13: 64a 650794i bk14: 64a 650745i bk15: 64a 650783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000293422
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650226 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002151
n_activity=4320 dram_eff=0.3241
bk0: 12a 650900i bk1: 8a 650907i bk2: 0a 650940i bk3: 0a 650942i bk4: 20a 650888i bk5: 20a 650888i bk6: 64a 650780i bk7: 64a 650738i bk8: 64a 650792i bk9: 64a 650776i bk10: 64a 650788i bk11: 64a 650774i bk12: 64a 650791i bk13: 64a 650786i bk14: 64a 650780i bk15: 64a 650778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330292
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650222 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002163
n_activity=4252 dram_eff=0.3311
bk0: 12a 650902i bk1: 8a 650910i bk2: 0a 650938i bk3: 0a 650939i bk4: 20a 650886i bk5: 24a 650878i bk6: 64a 650781i bk7: 64a 650746i bk8: 64a 650794i bk9: 64a 650778i bk10: 64a 650791i bk11: 64a 650762i bk12: 64a 650794i bk13: 64a 650769i bk14: 64a 650791i bk15: 64a 650751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000402495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650222 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002163
n_activity=4313 dram_eff=0.3265
bk0: 12a 650900i bk1: 8a 650909i bk2: 0a 650939i bk3: 0a 650942i bk4: 20a 650889i bk5: 24a 650882i bk6: 64a 650777i bk7: 64a 650754i bk8: 64a 650789i bk9: 64a 650762i bk10: 64a 650791i bk11: 64a 650770i bk12: 64a 650791i bk13: 64a 650760i bk14: 64a 650784i bk15: 64a 650742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000311857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650222 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002163
n_activity=4227 dram_eff=0.3331
bk0: 12a 650902i bk1: 8a 650910i bk2: 0a 650937i bk3: 0a 650938i bk4: 20a 650886i bk5: 24a 650876i bk6: 64a 650779i bk7: 64a 650765i bk8: 64a 650771i bk9: 64a 650780i bk10: 64a 650766i bk11: 64a 650780i bk12: 64a 650745i bk13: 64a 650787i bk14: 64a 650748i bk15: 64a 650779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650940 n_nop=650222 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002163
n_activity=4408 dram_eff=0.3194
bk0: 12a 650899i bk1: 8a 650909i bk2: 0a 650936i bk3: 0a 650939i bk4: 20a 650888i bk5: 24a 650881i bk6: 64a 650781i bk7: 64a 650742i bk8: 64a 650789i bk9: 64a 650776i bk10: 64a 650786i bk11: 64a 650778i bk12: 64a 650778i bk13: 64a 650783i bk14: 64a 650781i bk15: 64a 650756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000176668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6195, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7613, Miss = 174, Miss_rate = 0.023, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7254, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7218, Miss = 174, Miss_rate = 0.024, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7649, Miss = 176, Miss_rate = 0.023, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6204, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7229, Miss = 176, Miss_rate = 0.024, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7278, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6182, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7450, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7263, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7061, Miss = 176, Miss_rate = 0.025, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 84596
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0249
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22935
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4922
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=331240
icnt_total_pkts_simt_to_mem=130466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.1031
	minimum = 6
	maximum = 213
Network latency average = 22.0675
	minimum = 6
	maximum = 205
Slowest packet = 168250
Flit latency average = 16.3329
	minimum = 6
	maximum = 205
Slowest flit = 459244
Fragmentation average = 0.106783
	minimum = 0
	maximum = 134
Injected packet rate average = 0.0412477
	minimum = 0 (at node 20)
	maximum = 0.103216 (at node 18)
Accepted packet rate average = 0.0412477
	minimum = 0 (at node 20)
	maximum = 0.103216 (at node 18)
Injected flit rate average = 0.112662
	minimum = 0 (at node 20)
	maximum = 0.368736 (at node 19)
Accepted flit rate average= 0.112662
	minimum = 0 (at node 20)
	maximum = 0.185864 (at node 4)
Injected packet length average = 2.73136
Accepted packet length average = 2.73136
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2057 (33 samples)
	minimum = 6 (33 samples)
	maximum = 143.303 (33 samples)
Network latency average = 13.9144 (33 samples)
	minimum = 6 (33 samples)
	maximum = 129.121 (33 samples)
Flit latency average = 10.4203 (33 samples)
	minimum = 6 (33 samples)
	maximum = 127.667 (33 samples)
Fragmentation average = 0.0303791 (33 samples)
	minimum = 0 (33 samples)
	maximum = 68.8182 (33 samples)
Injected packet rate average = 0.0209687 (33 samples)
	minimum = 0.00587672 (33 samples)
	maximum = 0.0400634 (33 samples)
Accepted packet rate average = 0.0209687 (33 samples)
	minimum = 0.00587672 (33 samples)
	maximum = 0.0400634 (33 samples)
Injected flit rate average = 0.0572412 (33 samples)
	minimum = 0.00902194 (33 samples)
	maximum = 0.169965 (33 samples)
Accepted flit rate average = 0.0572412 (33 samples)
	minimum = 0.0125978 (33 samples)
	maximum = 0.0935359 (33 samples)
Injected packet size average = 2.72985 (33 samples)
Accepted packet size average = 2.72985 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 186669 (inst/sec)
gpgpu_simulation_rate = 2739 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,493155)
GPGPU-Sim uArch: cycles simulated: 503155  inst.: 33617162 (ipc= 1.7) sim_rate=185730 (inst/sec) elapsed = 0:0:03:01 / Fri Oct 31 16:35:32 2014
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12701,493155), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 34 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 14.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 505857
gpu_tot_sim_insn = 33619804
gpu_tot_ipc =      66.4611
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 124280
gpu_stall_icnt2sh    = 300319
gpu_total_sim_rate=185744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 688153
	L1I_total_cache_misses = 16065
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5768, Miss = 3872, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5527, Miss = 3697, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5289, Miss = 3723, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5576, Miss = 3785, Miss_rate = 0.679, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5945, Miss = 3989, Miss_rate = 0.671, Pending_hits = 59, Reservation_fails = 38122
	L1D_cache_core[5]: Access = 6088, Miss = 4043, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5574, Miss = 3756, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6072, Miss = 4106, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5624, Miss = 3837, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6072, Miss = 4018, Miss_rate = 0.662, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5911, Miss = 4007, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5865, Miss = 4067, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41779
	L1D_cache_core[12]: Access = 5704, Miss = 3822, Miss_rate = 0.670, Pending_hits = 43, Reservation_fails = 39911
	L1D_cache_core[13]: Access = 5783, Miss = 3933, Miss_rate = 0.680, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5704, Miss = 3804, Miss_rate = 0.667, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 86502
	L1D_total_cache_misses = 58459
	L1D_total_cache_miss_rate = 0.6758
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 582944
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672088
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16065
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30067, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41014464
gpgpu_n_tot_w_icount = 1281702
gpgpu_n_stall_shd_mem = 837152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56585
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 7342528
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 215488
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 621664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1084139	W0_Idle:3983907	W0_Scoreboard:1677604	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:411736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843590
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 452680 {8:56585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 40864 {8:5108,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7695560 {136:56585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183600 {8:22950,}
traffic_breakdown_memtocore[INST_ACC_R] = 694688 {136:5108,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 505856 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39789 	36144 	3601 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38136 	10974 	9423 	10803 	11158 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8642 	32157 	14856 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	328 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14197     10172     12385
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     11988     11447     10437
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15346     12275     13190      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     12142     12441     10694     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     13897      9044     12168
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     11799     10715     10427
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666992 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002097
n_activity=4223 dram_eff=0.3315
bk0: 12a 667668i bk1: 8a 667677i bk2: 0a 667705i bk3: 0a 667705i bk4: 20a 667652i bk5: 20a 667650i bk6: 64a 667551i bk7: 64a 667516i bk8: 64a 667547i bk9: 64a 667551i bk10: 64a 667516i bk11: 64a 667534i bk12: 64a 667519i bk13: 64a 667560i bk14: 64a 667511i bk15: 64a 667549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000286054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666992 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002097
n_activity=4320 dram_eff=0.3241
bk0: 12a 667666i bk1: 8a 667673i bk2: 0a 667706i bk3: 0a 667708i bk4: 20a 667654i bk5: 20a 667654i bk6: 64a 667546i bk7: 64a 667504i bk8: 64a 667558i bk9: 64a 667542i bk10: 64a 667554i bk11: 64a 667540i bk12: 64a 667557i bk13: 64a 667552i bk14: 64a 667546i bk15: 64a 667544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000321998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666988 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002109
n_activity=4252 dram_eff=0.3311
bk0: 12a 667668i bk1: 8a 667676i bk2: 0a 667704i bk3: 0a 667705i bk4: 20a 667652i bk5: 24a 667644i bk6: 64a 667547i bk7: 64a 667512i bk8: 64a 667560i bk9: 64a 667544i bk10: 64a 667557i bk11: 64a 667528i bk12: 64a 667560i bk13: 64a 667535i bk14: 64a 667557i bk15: 64a 667517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000392388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666988 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002109
n_activity=4313 dram_eff=0.3265
bk0: 12a 667666i bk1: 8a 667675i bk2: 0a 667705i bk3: 0a 667708i bk4: 20a 667655i bk5: 24a 667648i bk6: 64a 667543i bk7: 64a 667520i bk8: 64a 667555i bk9: 64a 667528i bk10: 64a 667557i bk11: 64a 667536i bk12: 64a 667557i bk13: 64a 667526i bk14: 64a 667550i bk15: 64a 667508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000304026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666988 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002109
n_activity=4227 dram_eff=0.3331
bk0: 12a 667668i bk1: 8a 667676i bk2: 0a 667703i bk3: 0a 667704i bk4: 20a 667652i bk5: 24a 667642i bk6: 64a 667545i bk7: 64a 667531i bk8: 64a 667537i bk9: 64a 667546i bk10: 64a 667532i bk11: 64a 667546i bk12: 64a 667511i bk13: 64a 667553i bk14: 64a 667514i bk15: 64a 667545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000321998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667706 n_nop=666988 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002109
n_activity=4408 dram_eff=0.3194
bk0: 12a 667665i bk1: 8a 667675i bk2: 0a 667702i bk3: 0a 667705i bk4: 20a 667654i bk5: 24a 667647i bk6: 64a 667547i bk7: 64a 667508i bk8: 64a 667555i bk9: 64a 667542i bk10: 64a 667552i bk11: 64a 667544i bk12: 64a 667544i bk13: 64a 667549i bk14: 64a 667547i bk15: 64a 667522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172231

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6197, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7624, Miss = 174, Miss_rate = 0.023, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7256, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7218, Miss = 174, Miss_rate = 0.024, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7661, Miss = 176, Miss_rate = 0.023, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6204, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7231, Miss = 176, Miss_rate = 0.024, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7278, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6184, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7462, Miss = 176, Miss_rate = 0.024, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7265, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7063, Miss = 176, Miss_rate = 0.025, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 84643
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0249
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22950
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4938
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=331415
icnt_total_pkts_simt_to_mem=130543
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 169219
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 461785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 14)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 14)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 14)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 14)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9287 (34 samples)
	minimum = 6 (34 samples)
	maximum = 139.441 (34 samples)
Network latency average = 13.7339 (34 samples)
	minimum = 6 (34 samples)
	maximum = 125.676 (34 samples)
Flit latency average = 10.2928 (34 samples)
	minimum = 6 (34 samples)
	maximum = 124.147 (34 samples)
Fragmentation average = 0.0294856 (34 samples)
	minimum = 0 (34 samples)
	maximum = 66.7941 (34 samples)
Injected packet rate average = 0.02036 (34 samples)
	minimum = 0.00570388 (34 samples)
	maximum = 0.0389939 (34 samples)
Accepted packet rate average = 0.02036 (34 samples)
	minimum = 0.00570388 (34 samples)
	maximum = 0.0389939 (34 samples)
Injected flit rate average = 0.0555793 (34 samples)
	minimum = 0.00875659 (34 samples)
	maximum = 0.165145 (34 samples)
Accepted flit rate average = 0.0555793 (34 samples)
	minimum = 0.0122273 (34 samples)
	maximum = 0.0911901 (34 samples)
Injected packet size average = 2.72983 (34 samples)
Accepted packet size average = 2.72983 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 185744 (inst/sec)
gpgpu_simulation_rate = 2794 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,505857)
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,505857)
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,505857)
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,505857)
GPGPU-Sim uArch: cycles simulated: 511857  inst.: 33645900 (ipc= 4.3) sim_rate=184867 (inst/sec) elapsed = 0:0:03:02 / Fri Oct 31 16:35:33 2014
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(3,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 519357  inst.: 33746044 (ipc= 9.4) sim_rate=184404 (inst/sec) elapsed = 0:0:03:03 / Fri Oct 31 16:35:34 2014
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 526857  inst.: 33837484 (ipc=10.4) sim_rate=183899 (inst/sec) elapsed = 0:0:03:04 / Fri Oct 31 16:35:35 2014
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23721,505857), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23731,505857), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23738,505857), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23748,505857), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 23749
gpu_sim_insn = 234176
gpu_ipc =       9.8605
gpu_tot_sim_cycle = 529606
gpu_tot_sim_insn = 33853980
gpu_tot_ipc =      63.9230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 124280
gpu_stall_icnt2sh    = 300319
gpu_total_sim_rate=183989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 696609
	L1I_total_cache_misses = 16217
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5847, Miss = 3920, Miss_rate = 0.670, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5606, Miss = 3745, Miss_rate = 0.668, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5368, Miss = 3771, Miss_rate = 0.702, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5655, Miss = 3833, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 5945, Miss = 3989, Miss_rate = 0.671, Pending_hits = 59, Reservation_fails = 38122
	L1D_cache_core[5]: Access = 6088, Miss = 4043, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5574, Miss = 3756, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6072, Miss = 4106, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5624, Miss = 3837, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6072, Miss = 4018, Miss_rate = 0.662, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5911, Miss = 4007, Miss_rate = 0.678, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5865, Miss = 4067, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41779
	L1D_cache_core[12]: Access = 5704, Miss = 3822, Miss_rate = 0.670, Pending_hits = 43, Reservation_fails = 39911
	L1D_cache_core[13]: Access = 5783, Miss = 3933, Miss_rate = 0.680, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5704, Miss = 3804, Miss_rate = 0.667, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 86818
	L1D_total_cache_misses = 58651
	L1D_total_cache_miss_rate = 0.6756
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 582944
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 680392
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16217
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33778, 1479, 1479, 1479, 1479, 1479, 1479, 1479, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41489472
gpgpu_n_tot_w_icount = 1296546
gpgpu_n_stall_shd_mem = 844768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56777
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 7382720
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 621664
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1084139	W0_Idle:4110599	W0_Scoreboard:1725974	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:426528	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:843642
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 454216 {8:56777,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 42080 {8:5260,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7721672 {136:56777,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184592 {8:23074,}
traffic_breakdown_memtocore[INST_ACC_R] = 715360 {136:5260,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 529605 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40105 	36144 	3601 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38604 	10974 	9423 	10803 	11158 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8834 	32157 	14856 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	124 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	346 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14349     10172     12528
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     12183     11447     10437
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15480     12275     13333      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     12320     12441     10694     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14040      9044     12311
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     11977     10715     10427
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698340 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002003
n_activity=4223 dram_eff=0.3315
bk0: 12a 699016i bk1: 8a 699025i bk2: 0a 699053i bk3: 0a 699053i bk4: 20a 699000i bk5: 20a 698998i bk6: 64a 698899i bk7: 64a 698864i bk8: 64a 698895i bk9: 64a 698899i bk10: 64a 698864i bk11: 64a 698882i bk12: 64a 698867i bk13: 64a 698908i bk14: 64a 698859i bk15: 64a 698897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000273226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698340 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002003
n_activity=4320 dram_eff=0.3241
bk0: 12a 699014i bk1: 8a 699021i bk2: 0a 699054i bk3: 0a 699056i bk4: 20a 699002i bk5: 20a 699002i bk6: 64a 698894i bk7: 64a 698852i bk8: 64a 698906i bk9: 64a 698890i bk10: 64a 698902i bk11: 64a 698888i bk12: 64a 698905i bk13: 64a 698900i bk14: 64a 698894i bk15: 64a 698892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002014
n_activity=4252 dram_eff=0.3311
bk0: 12a 699016i bk1: 8a 699024i bk2: 0a 699052i bk3: 0a 699053i bk4: 20a 699000i bk5: 24a 698992i bk6: 64a 698895i bk7: 64a 698860i bk8: 64a 698908i bk9: 64a 698892i bk10: 64a 698905i bk11: 64a 698876i bk12: 64a 698908i bk13: 64a 698883i bk14: 64a 698905i bk15: 64a 698865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000374792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002014
n_activity=4313 dram_eff=0.3265
bk0: 12a 699014i bk1: 8a 699023i bk2: 0a 699053i bk3: 0a 699056i bk4: 20a 699003i bk5: 24a 698996i bk6: 64a 698891i bk7: 64a 698868i bk8: 64a 698903i bk9: 64a 698876i bk10: 64a 698905i bk11: 64a 698884i bk12: 64a 698905i bk13: 64a 698874i bk14: 64a 698898i bk15: 64a 698856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000290392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002014
n_activity=4227 dram_eff=0.3331
bk0: 12a 699016i bk1: 8a 699024i bk2: 0a 699051i bk3: 0a 699052i bk4: 20a 699000i bk5: 24a 698990i bk6: 64a 698893i bk7: 64a 698879i bk8: 64a 698885i bk9: 64a 698894i bk10: 64a 698880i bk11: 64a 698894i bk12: 64a 698859i bk13: 64a 698901i bk14: 64a 698862i bk15: 64a 698893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307559
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=699054 n_nop=698336 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002014
n_activity=4408 dram_eff=0.3194
bk0: 12a 699013i bk1: 8a 699023i bk2: 0a 699050i bk3: 0a 699053i bk4: 20a 699002i bk5: 24a 698995i bk6: 64a 698895i bk7: 64a 698856i bk8: 64a 698903i bk9: 64a 698890i bk10: 64a 698900i bk11: 64a 698892i bk12: 64a 698892i bk13: 64a 698897i bk14: 64a 698895i bk15: 64a 698870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000164508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6205, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7706, Miss = 174, Miss_rate = 0.023, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7264, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7278, Miss = 174, Miss_rate = 0.024, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7731, Miss = 176, Miss_rate = 0.023, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6220, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7287, Miss = 176, Miss_rate = 0.024, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7294, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6200, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7534, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7281, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7111, Miss = 176, Miss_rate = 0.025, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 85111
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23074
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5090
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=333259
icnt_total_pkts_simt_to_mem=131259
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.91132
	minimum = 6
	maximum = 18
Network latency average = 7.87821
	minimum = 6
	maximum = 16
Slowest packet = 169289
Flit latency average = 6.18516
	minimum = 6
	maximum = 12
Slowest flit = 461961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00145971
	minimum = 0 (at node 4)
	maximum = 0.00492652 (at node 0)
Accepted packet rate average = 0.00145971
	minimum = 0 (at node 4)
	maximum = 0.00492652 (at node 0)
Injected flit rate average = 0.00399237
	minimum = 0 (at node 4)
	maximum = 0.0137269 (at node 16)
Accepted flit rate average= 0.00399237
	minimum = 0 (at node 4)
	maximum = 0.0194113 (at node 0)
Injected packet length average = 2.73504
Accepted packet length average = 2.73504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.671 (35 samples)
	minimum = 6 (35 samples)
	maximum = 135.971 (35 samples)
Network latency average = 13.5666 (35 samples)
	minimum = 6 (35 samples)
	maximum = 122.543 (35 samples)
Flit latency average = 10.1754 (35 samples)
	minimum = 6 (35 samples)
	maximum = 120.943 (35 samples)
Fragmentation average = 0.0286431 (35 samples)
	minimum = 0 (35 samples)
	maximum = 64.8857 (35 samples)
Injected packet rate average = 0.01982 (35 samples)
	minimum = 0.00554091 (35 samples)
	maximum = 0.0380206 (35 samples)
Accepted packet rate average = 0.01982 (35 samples)
	minimum = 0.00554091 (35 samples)
	maximum = 0.0380206 (35 samples)
Injected flit rate average = 0.0541054 (35 samples)
	minimum = 0.0085064 (35 samples)
	maximum = 0.160818 (35 samples)
Accepted flit rate average = 0.0541054 (35 samples)
	minimum = 0.011878 (35 samples)
	maximum = 0.0891393 (35 samples)
Injected packet size average = 2.72984 (35 samples)
Accepted packet size average = 2.72984 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 183989 (inst/sec)
gpgpu_simulation_rate = 2878 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,529606)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,529606)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(2,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,2,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 530606  inst.: 34115452 (ipc=261.5) sim_rate=184407 (inst/sec) elapsed = 0:0:03:05 / Fri Oct 31 16:35:36 2014
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,3,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1502,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1568,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1618,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1632,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1632,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1658,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1684,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1686,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1688,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1786,529606), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1898,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1953,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1977,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2005,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2047,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2055,529606), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2056
gpu_sim_insn = 356352
gpu_ipc =     173.3230
gpu_tot_sim_cycle = 531662
gpu_tot_sim_insn = 34210332
gpu_tot_ipc =      64.3460
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126954
gpu_stall_icnt2sh    = 304663
gpu_total_sim_rate=184920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 702469
	L1I_total_cache_misses = 16445
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5911, Miss = 3968, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5670, Miss = 3792, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5432, Miss = 3819, Miss_rate = 0.703, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5719, Miss = 3880, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6073, Miss = 4085, Miss_rate = 0.673, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6152, Miss = 4091, Miss_rate = 0.665, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5638, Miss = 3804, Miss_rate = 0.675, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6136, Miss = 4154, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5688, Miss = 3885, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6136, Miss = 4066, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5975, Miss = 4055, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5929, Miss = 4115, Miss_rate = 0.694, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5768, Miss = 3870, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 39951
	L1D_cache_core[13]: Access = 5847, Miss = 3981, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5768, Miss = 3852, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 87842
	L1D_total_cache_misses = 59417
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 583514
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 686024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16445
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33865, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41845824
gpgpu_n_tot_w_icount = 1307682
gpgpu_n_stall_shd_mem = 845850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57543
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 7464640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 622746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1085880	W0_Idle:4125283	W0_Scoreboard:1751649	W1:3024	W2:2844	W3:2664	W4:2484	W5:2304	W6:2124	W7:1944	W8:1764	W9:1584	W10:1404	W11:1224	W12:1044	W13:864	W14:684	W15:420	W16:426528	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:854778
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 460344 {8:57543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 42320 {8:5290,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7825848 {136:57543,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186640 {8:23330,}
traffic_breakdown_memtocore[INST_ACC_R] = 719440 {136:5290,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 275 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 531661 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40485 	36779 	3608 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38837 	11145 	9651 	11075 	11306 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8860 	32766 	14987 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	380 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     13643     11447     11379
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     13436     12441     11670     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13075     10715     11393
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701053 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001995
n_activity=4223 dram_eff=0.3315
bk0: 12a 701729i bk1: 8a 701738i bk2: 0a 701766i bk3: 0a 701766i bk4: 20a 701713i bk5: 20a 701711i bk6: 64a 701612i bk7: 64a 701577i bk8: 64a 701608i bk9: 64a 701612i bk10: 64a 701577i bk11: 64a 701595i bk12: 64a 701580i bk13: 64a 701621i bk14: 64a 701572i bk15: 64a 701610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00027217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701053 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001995
n_activity=4320 dram_eff=0.3241
bk0: 12a 701727i bk1: 8a 701734i bk2: 0a 701767i bk3: 0a 701769i bk4: 20a 701715i bk5: 20a 701715i bk6: 64a 701607i bk7: 64a 701565i bk8: 64a 701619i bk9: 64a 701603i bk10: 64a 701615i bk11: 64a 701601i bk12: 64a 701618i bk13: 64a 701613i bk14: 64a 701607i bk15: 64a 701605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701049 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002006
n_activity=4252 dram_eff=0.3311
bk0: 12a 701729i bk1: 8a 701737i bk2: 0a 701765i bk3: 0a 701766i bk4: 20a 701713i bk5: 24a 701705i bk6: 64a 701608i bk7: 64a 701573i bk8: 64a 701621i bk9: 64a 701605i bk10: 64a 701618i bk11: 64a 701589i bk12: 64a 701621i bk13: 64a 701596i bk14: 64a 701618i bk15: 64a 701578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000373343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701049 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002006
n_activity=4313 dram_eff=0.3265
bk0: 12a 701727i bk1: 8a 701736i bk2: 0a 701766i bk3: 0a 701769i bk4: 20a 701716i bk5: 24a 701709i bk6: 64a 701604i bk7: 64a 701581i bk8: 64a 701616i bk9: 64a 701589i bk10: 64a 701618i bk11: 64a 701597i bk12: 64a 701618i bk13: 64a 701587i bk14: 64a 701611i bk15: 64a 701569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028927
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701049 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002006
n_activity=4227 dram_eff=0.3331
bk0: 12a 701729i bk1: 8a 701737i bk2: 0a 701764i bk3: 0a 701765i bk4: 20a 701713i bk5: 24a 701703i bk6: 64a 701606i bk7: 64a 701592i bk8: 64a 701598i bk9: 64a 701607i bk10: 64a 701593i bk11: 64a 701607i bk12: 64a 701572i bk13: 64a 701614i bk14: 64a 701575i bk15: 64a 701606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701767 n_nop=701049 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002006
n_activity=4408 dram_eff=0.3194
bk0: 12a 701726i bk1: 8a 701736i bk2: 0a 701763i bk3: 0a 701766i bk4: 20a 701715i bk5: 24a 701708i bk6: 64a 701608i bk7: 64a 701569i bk8: 64a 701616i bk9: 64a 701603i bk10: 64a 701613i bk11: 64a 701605i bk12: 64a 701605i bk13: 64a 701610i bk14: 64a 701608i bk15: 64a 701583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000163872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6215, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7790, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7274, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7540, Miss = 174, Miss_rate = 0.023, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7825, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6220, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7535, Miss = 176, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7294, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6200, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7622, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7281, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7367, Miss = 176, Miss_rate = 0.024, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 86163
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23330
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=337495
icnt_total_pkts_simt_to_mem=132823
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 31.4862
	minimum = 6
	maximum = 228
Network latency average = 23.7609
	minimum = 6
	maximum = 212
Slowest packet = 171534
Flit latency average = 17.4283
	minimum = 6
	maximum = 210
Slowest flit = 468242
Fragmentation average = 0.244772
	minimum = 0
	maximum = 184
Injected packet rate average = 0.0379017
	minimum = 0 (at node 20)
	maximum = 0.127432 (at node 18)
Accepted packet rate average = 0.0379017
	minimum = 0 (at node 20)
	maximum = 0.127432 (at node 18)
Injected flit rate average = 0.104482
	minimum = 0 (at node 20)
	maximum = 0.473735 (at node 18)
Accepted flit rate average= 0.104482
	minimum = 0 (at node 20)
	maximum = 0.249027 (at node 4)
Injected packet length average = 2.75665
Accepted packet length average = 2.75665
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0826 (36 samples)
	minimum = 6 (36 samples)
	maximum = 138.528 (36 samples)
Network latency average = 13.8497 (36 samples)
	minimum = 6 (36 samples)
	maximum = 125.028 (36 samples)
Flit latency average = 10.3769 (36 samples)
	minimum = 6 (36 samples)
	maximum = 123.417 (36 samples)
Fragmentation average = 0.0346467 (36 samples)
	minimum = 0 (36 samples)
	maximum = 68.1944 (36 samples)
Injected packet rate average = 0.0203223 (36 samples)
	minimum = 0.005387 (36 samples)
	maximum = 0.0405042 (36 samples)
Accepted packet rate average = 0.0203223 (36 samples)
	minimum = 0.005387 (36 samples)
	maximum = 0.0405042 (36 samples)
Injected flit rate average = 0.0555047 (36 samples)
	minimum = 0.00827011 (36 samples)
	maximum = 0.16951 (36 samples)
Accepted flit rate average = 0.0555047 (36 samples)
	minimum = 0.011548 (36 samples)
	maximum = 0.0935806 (36 samples)
Injected packet size average = 2.73123 (36 samples)
Accepted packet size average = 2.73123 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 5 sec (185 sec)
gpgpu_simulation_rate = 184920 (inst/sec)
gpgpu_simulation_rate = 2873 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,531662)
GPGPU-Sim uArch: cycles simulated: 532662  inst.: 34211196 (ipc= 0.9) sim_rate=183931 (inst/sec) elapsed = 0:0:03:06 / Fri Oct 31 16:35:37 2014
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12701,531662), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 37 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 544364
gpu_tot_sim_insn = 34229569
gpu_tot_ipc =      62.8799
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126954
gpu_stall_icnt2sh    = 304663
gpu_total_sim_rate=184029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 703969
	L1I_total_cache_misses = 16461
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5911, Miss = 3968, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5670, Miss = 3792, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5432, Miss = 3819, Miss_rate = 0.703, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5719, Miss = 3880, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6073, Miss = 4085, Miss_rate = 0.673, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6183, Miss = 4107, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5638, Miss = 3804, Miss_rate = 0.675, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6136, Miss = 4154, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5688, Miss = 3885, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6136, Miss = 4066, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5975, Miss = 4055, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5929, Miss = 4115, Miss_rate = 0.694, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5768, Miss = 3870, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 39951
	L1D_cache_core[13]: Access = 5847, Miss = 3981, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5768, Miss = 3852, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 87873
	L1D_total_cache_misses = 59433
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 583514
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 687508
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16461
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33865, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 41929376
gpgpu_n_tot_w_icount = 1310293
gpgpu_n_stall_shd_mem = 846354
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57559
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 7468144
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 223608
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 622746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1085880	W0_Idle:4142159	W0_Scoreboard:1757594	W1:3276	W2:3081	W3:2886	W4:2691	W5:2496	W6:2301	W7:2106	W8:1911	W9:1716	W10:1521	W11:1326	W12:1131	W13:936	W14:741	W15:455	W16:426941	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:854778
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 460472 {8:57559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 42448 {8:5306,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7828024 {136:57559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186760 {8:23345,}
traffic_breakdown_memtocore[INST_ACC_R] = 721616 {136:5306,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 544363 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40516 	36779 	3608 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38884 	11145 	9651 	11075 	11306 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8876 	32766 	14987 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	395 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	355 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     13687     11447     11379
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     13480     12441     11670     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13124     10715     11393
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717819 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001948
n_activity=4223 dram_eff=0.3315
bk0: 12a 718495i bk1: 8a 718504i bk2: 0a 718532i bk3: 0a 718532i bk4: 20a 718479i bk5: 20a 718477i bk6: 64a 718378i bk7: 64a 718343i bk8: 64a 718374i bk9: 64a 718378i bk10: 64a 718343i bk11: 64a 718361i bk12: 64a 718346i bk13: 64a 718387i bk14: 64a 718338i bk15: 64a 718376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000265819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717819 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001948
n_activity=4320 dram_eff=0.3241
bk0: 12a 718493i bk1: 8a 718500i bk2: 0a 718533i bk3: 0a 718535i bk4: 20a 718481i bk5: 20a 718481i bk6: 64a 718373i bk7: 64a 718331i bk8: 64a 718385i bk9: 64a 718369i bk10: 64a 718381i bk11: 64a 718367i bk12: 64a 718384i bk13: 64a 718379i bk14: 64a 718373i bk15: 64a 718371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717815 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00196
n_activity=4252 dram_eff=0.3311
bk0: 12a 718495i bk1: 8a 718503i bk2: 0a 718531i bk3: 0a 718532i bk4: 20a 718479i bk5: 24a 718471i bk6: 64a 718374i bk7: 64a 718339i bk8: 64a 718387i bk9: 64a 718371i bk10: 64a 718384i bk11: 64a 718355i bk12: 64a 718387i bk13: 64a 718362i bk14: 64a 718384i bk15: 64a 718344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000364632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717815 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00196
n_activity=4313 dram_eff=0.3265
bk0: 12a 718493i bk1: 8a 718502i bk2: 0a 718532i bk3: 0a 718535i bk4: 20a 718482i bk5: 24a 718475i bk6: 64a 718370i bk7: 64a 718347i bk8: 64a 718382i bk9: 64a 718355i bk10: 64a 718384i bk11: 64a 718363i bk12: 64a 718384i bk13: 64a 718353i bk14: 64a 718377i bk15: 64a 718335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717815 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00196
n_activity=4227 dram_eff=0.3331
bk0: 12a 718495i bk1: 8a 718503i bk2: 0a 718530i bk3: 0a 718531i bk4: 20a 718479i bk5: 24a 718469i bk6: 64a 718372i bk7: 64a 718358i bk8: 64a 718364i bk9: 64a 718373i bk10: 64a 718359i bk11: 64a 718373i bk12: 64a 718338i bk13: 64a 718380i bk14: 64a 718341i bk15: 64a 718372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=718533 n_nop=717815 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00196
n_activity=4408 dram_eff=0.3194
bk0: 12a 718492i bk1: 8a 718502i bk2: 0a 718529i bk3: 0a 718532i bk4: 20a 718481i bk5: 24a 718474i bk6: 64a 718374i bk7: 64a 718335i bk8: 64a 718382i bk9: 64a 718369i bk10: 64a 718379i bk11: 64a 718371i bk12: 64a 718371i bk13: 64a 718376i bk14: 64a 718374i bk15: 64a 718349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6217, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7790, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7276, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7550, Miss = 174, Miss_rate = 0.023, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7827, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6220, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7547, Miss = 176, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7294, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6202, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7624, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7283, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7380, Miss = 176, Miss_rate = 0.024, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 86210
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23345
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5136
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=337670
icnt_total_pkts_simt_to_mem=132900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 172353
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 470397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 5)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 5)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 5)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8314 (37 samples)
	minimum = 6 (37 samples)
	maximum = 135.108 (37 samples)
Network latency average = 13.6856 (37 samples)
	minimum = 6 (37 samples)
	maximum = 121.973 (37 samples)
Flit latency average = 10.2608 (37 samples)
	minimum = 6 (37 samples)
	maximum = 120.297 (37 samples)
Fragmentation average = 0.0337103 (37 samples)
	minimum = 0 (37 samples)
	maximum = 66.3514 (37 samples)
Injected packet rate average = 0.0197804 (37 samples)
	minimum = 0.0052414 (37 samples)
	maximum = 0.0395095 (37 samples)
Accepted packet rate average = 0.0197804 (37 samples)
	minimum = 0.0052414 (37 samples)
	maximum = 0.0395095 (37 samples)
Injected flit rate average = 0.0540245 (37 samples)
	minimum = 0.0080466 (37 samples)
	maximum = 0.165093 (37 samples)
Accepted flit rate average = 0.0540245 (37 samples)
	minimum = 0.0112359 (37 samples)
	maximum = 0.0914238 (37 samples)
Injected packet size average = 2.73121 (37 samples)
Accepted packet size average = 2.73121 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 6 sec (186 sec)
gpgpu_simulation_rate = 184029 (inst/sec)
gpgpu_simulation_rate = 2926 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,544364)
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,544364)
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,544364)
GPGPU-Sim uArch: cycles simulated: 544864  inst.: 34231569 (ipc= 4.0) sim_rate=183056 (inst/sec) elapsed = 0:0:03:07 / Fri Oct 31 16:35:38 2014
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 553364  inst.: 34284625 (ipc= 6.1) sim_rate=182365 (inst/sec) elapsed = 0:0:03:08 / Fri Oct 31 16:35:39 2014
GPGPU-Sim uArch: cycles simulated: 561864  inst.: 34363025 (ipc= 7.6) sim_rate=181814 (inst/sec) elapsed = 0:0:03:09 / Fri Oct 31 16:35:40 2014
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23287,544364), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23751,544364), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23757,544364), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 8.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 23758
gpu_sim_insn = 175632
gpu_ipc =       7.3925
gpu_tot_sim_cycle = 568122
gpu_tot_sim_insn = 34405201
gpu_tot_ipc =      60.5595
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 126954
gpu_stall_icnt2sh    = 304667
gpu_total_sim_rate=182038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 710311
	L1I_total_cache_misses = 16575
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5911, Miss = 3968, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 35458
	L1D_cache_core[1]: Access = 5670, Miss = 3792, Miss_rate = 0.669, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5432, Miss = 3819, Miss_rate = 0.703, Pending_hits = 48, Reservation_fails = 40513
	L1D_cache_core[3]: Access = 5719, Miss = 3880, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6073, Miss = 4085, Miss_rate = 0.673, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6183, Miss = 4107, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5717, Miss = 3851, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6215, Miss = 4202, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5767, Miss = 3933, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6136, Miss = 4066, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40120
	L1D_cache_core[10]: Access = 5975, Miss = 4055, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5929, Miss = 4115, Miss_rate = 0.694, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5768, Miss = 3870, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 39951
	L1D_cache_core[13]: Access = 5847, Miss = 3981, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5768, Miss = 3852, Miss_rate = 0.668, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 88110
	L1D_total_cache_misses = 59576
	L1D_total_cache_miss_rate = 0.6762
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 583514
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 532747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 693736
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16575
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33865, 1566, 1566, 1566, 1566, 1566, 1566, 1566, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42285632
gpgpu_n_tot_w_icount = 1321426
gpgpu_n_stall_shd_mem = 852066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57687
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 7498288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 229320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 622746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1085880	W0_Idle:4236817	W0_Scoreboard:1793423	W1:3276	W2:3081	W3:2886	W4:2691	W5:2496	W6:2301	W7:2106	W8:1911	W9:1716	W10:1521	W11:1326	W12:1131	W13:936	W14:741	W15:455	W16:438035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:854817
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 461496 {8:57687,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 43360 {8:5420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7845432 {136:57687,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 187504 {8:23438,}
traffic_breakdown_memtocore[INST_ACC_R] = 737120 {136:5420,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 568121 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40737 	36779 	3608 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39219 	11145 	9651 	11075 	11306 	4047 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9003 	32767 	14987 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	488 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	374 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     13865     11447     11521
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     13659     12441     11813     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13325     10715     11535
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       563

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749179 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001867
n_activity=4223 dram_eff=0.3315
bk0: 12a 749855i bk1: 8a 749864i bk2: 0a 749892i bk3: 0a 749892i bk4: 20a 749839i bk5: 20a 749837i bk6: 64a 749738i bk7: 64a 749703i bk8: 64a 749734i bk9: 64a 749738i bk10: 64a 749703i bk11: 64a 749721i bk12: 64a 749706i bk13: 64a 749747i bk14: 64a 749698i bk15: 64a 749736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749179 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001867
n_activity=4320 dram_eff=0.3241
bk0: 12a 749853i bk1: 8a 749860i bk2: 0a 749893i bk3: 0a 749895i bk4: 20a 749841i bk5: 20a 749841i bk6: 64a 749733i bk7: 64a 749691i bk8: 64a 749745i bk9: 64a 749729i bk10: 64a 749741i bk11: 64a 749727i bk12: 64a 749744i bk13: 64a 749739i bk14: 64a 749733i bk15: 64a 749731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000286708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749175 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001878
n_activity=4252 dram_eff=0.3311
bk0: 12a 749855i bk1: 8a 749863i bk2: 0a 749891i bk3: 0a 749892i bk4: 20a 749839i bk5: 24a 749831i bk6: 64a 749734i bk7: 64a 749699i bk8: 64a 749747i bk9: 64a 749731i bk10: 64a 749744i bk11: 64a 749715i bk12: 64a 749747i bk13: 64a 749722i bk14: 64a 749744i bk15: 64a 749704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749175 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001878
n_activity=4313 dram_eff=0.3265
bk0: 12a 749853i bk1: 8a 749862i bk2: 0a 749892i bk3: 0a 749895i bk4: 20a 749842i bk5: 24a 749835i bk6: 64a 749730i bk7: 64a 749707i bk8: 64a 749742i bk9: 64a 749715i bk10: 64a 749744i bk11: 64a 749723i bk12: 64a 749744i bk13: 64a 749713i bk14: 64a 749737i bk15: 64a 749695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000270705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749175 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001878
n_activity=4227 dram_eff=0.3331
bk0: 12a 749855i bk1: 8a 749863i bk2: 0a 749890i bk3: 0a 749891i bk4: 20a 749839i bk5: 24a 749829i bk6: 64a 749732i bk7: 64a 749718i bk8: 64a 749724i bk9: 64a 749733i bk10: 64a 749719i bk11: 64a 749733i bk12: 64a 749698i bk13: 64a 749740i bk14: 64a 749701i bk15: 64a 749732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000286708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749893 n_nop=749175 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001878
n_activity=4408 dram_eff=0.3194
bk0: 12a 749852i bk1: 8a 749862i bk2: 0a 749889i bk3: 0a 749892i bk4: 20a 749841i bk5: 24a 749834i bk6: 64a 749734i bk7: 64a 749695i bk8: 64a 749742i bk9: 64a 749729i bk10: 64a 749739i bk11: 64a 749731i bk12: 64a 749731i bk13: 64a 749736i bk14: 64a 749734i bk15: 64a 749709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6223, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7802, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7282, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7634, Miss = 174, Miss_rate = 0.023, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7833, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6232, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7631, Miss = 176, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7306, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6214, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7630, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7295, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7463, Miss = 176, Miss_rate = 0.024, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 86545
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23438
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=338973
icnt_total_pkts_simt_to_mem=133421
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.93433
	minimum = 6
	maximum = 28
Network latency average = 7.87313
	minimum = 6
	maximum = 24
Slowest packet = 172445
Flit latency average = 6.2045
	minimum = 6
	maximum = 20
Slowest flit = 470635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00104448
	minimum = 0 (at node 0)
	maximum = 0.00492466 (at node 7)
Accepted packet rate average = 0.00104448
	minimum = 0 (at node 0)
	maximum = 0.00492466 (at node 7)
Injected flit rate average = 0.00284349
	minimum = 0 (at node 0)
	maximum = 0.012459 (at node 18)
Accepted flit rate average= 0.00284349
	minimum = 0 (at node 0)
	maximum = 0.019404 (at node 7)
Injected packet length average = 2.72239
Accepted packet length average = 2.72239
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5972 (38 samples)
	minimum = 6 (38 samples)
	maximum = 132.289 (38 samples)
Network latency average = 13.5326 (38 samples)
	minimum = 6 (38 samples)
	maximum = 119.395 (38 samples)
Flit latency average = 10.1541 (38 samples)
	minimum = 6 (38 samples)
	maximum = 117.658 (38 samples)
Fragmentation average = 0.0328232 (38 samples)
	minimum = 0 (38 samples)
	maximum = 64.6053 (38 samples)
Injected packet rate average = 0.0192874 (38 samples)
	minimum = 0.00510347 (38 samples)
	maximum = 0.0385994 (38 samples)
Accepted packet rate average = 0.0192874 (38 samples)
	minimum = 0.00510347 (38 samples)
	maximum = 0.0385994 (38 samples)
Injected flit rate average = 0.0526776 (38 samples)
	minimum = 0.00783484 (38 samples)
	maximum = 0.161076 (38 samples)
Accepted flit rate average = 0.0526776 (38 samples)
	minimum = 0.0109402 (38 samples)
	maximum = 0.0895285 (38 samples)
Injected packet size average = 2.7312 (38 samples)
Accepted packet size average = 2.7312 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 9 sec (189 sec)
gpgpu_simulation_rate = 182038 (inst/sec)
gpgpu_simulation_rate = 3005 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,568122)
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,568122)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(2,0,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 568622  inst.: 34481617 (ipc=152.8) sim_rate=181482 (inst/sec) elapsed = 0:0:03:10 / Fri Oct 31 16:35:41 2014
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(2,2,0) tid=(4,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1438,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1562,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1568,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1585,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1591,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1593,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1653,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1689,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1723,568122), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 0.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1724
gpu_sim_insn = 200448
gpu_ipc =     116.2691
gpu_tot_sim_cycle = 569846
gpu_tot_sim_insn = 34605649
gpu_tot_ipc =      60.7281
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128165
gpu_stall_icnt2sh    = 306882
gpu_total_sim_rate=182134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 713479
	L1I_total_cache_misses = 16575
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5719, Miss = 3880, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6073, Miss = 4085, Miss_rate = 0.673, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6183, Miss = 4107, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5717, Miss = 3851, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6215, Miss = 4202, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5767, Miss = 3933, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6200, Miss = 4110, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6039, Miss = 4103, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5993, Miss = 4163, Miss_rate = 0.695, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 88686
	L1D_total_cache_misses = 59994
	L1D_total_cache_miss_rate = 0.6765
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 696904
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16575
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42486080
gpgpu_n_tot_w_icount = 1327690
gpgpu_n_stall_shd_mem = 854282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58105
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 7544368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 229320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 624962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088605	W0_Idle:4241098	W0_Scoreboard:1808987	W1:3276	W2:3081	W3:2886	W4:2691	W5:2496	W6:2301	W7:2106	W8:1911	W9:1716	W10:1521	W11:1326	W12:1131	W13:936	W14:741	W15:455	W16:438035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:861081
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 464840 {8:58105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 43360 {8:5420,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7902280 {136:58105,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188656 {8:23582,}
traffic_breakdown_memtocore[INST_ACC_R] = 737120 {136:5420,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 569845 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41049 	36988 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39403 	11262 	9752 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9021 	33112 	15042 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	632 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	377 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     12608
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     12981     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     12770
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751454 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001861
n_activity=4223 dram_eff=0.3315
bk0: 12a 752130i bk1: 8a 752139i bk2: 0a 752167i bk3: 0a 752167i bk4: 20a 752114i bk5: 20a 752112i bk6: 64a 752013i bk7: 64a 751978i bk8: 64a 752009i bk9: 64a 752013i bk10: 64a 751978i bk11: 64a 751996i bk12: 64a 751981i bk13: 64a 752022i bk14: 64a 751973i bk15: 64a 752011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000253933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751454 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001861
n_activity=4320 dram_eff=0.3241
bk0: 12a 752128i bk1: 8a 752135i bk2: 0a 752168i bk3: 0a 752170i bk4: 20a 752116i bk5: 20a 752116i bk6: 64a 752008i bk7: 64a 751966i bk8: 64a 752020i bk9: 64a 752004i bk10: 64a 752016i bk11: 64a 752002i bk12: 64a 752019i bk13: 64a 752014i bk14: 64a 752008i bk15: 64a 752006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751450 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001872
n_activity=4252 dram_eff=0.3311
bk0: 12a 752130i bk1: 8a 752138i bk2: 0a 752166i bk3: 0a 752167i bk4: 20a 752114i bk5: 24a 752106i bk6: 64a 752009i bk7: 64a 751974i bk8: 64a 752022i bk9: 64a 752006i bk10: 64a 752019i bk11: 64a 751990i bk12: 64a 752022i bk13: 64a 751997i bk14: 64a 752019i bk15: 64a 751979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000348326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751450 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001872
n_activity=4313 dram_eff=0.3265
bk0: 12a 752128i bk1: 8a 752137i bk2: 0a 752167i bk3: 0a 752170i bk4: 20a 752117i bk5: 24a 752110i bk6: 64a 752005i bk7: 64a 751982i bk8: 64a 752017i bk9: 64a 751990i bk10: 64a 752019i bk11: 64a 751998i bk12: 64a 752019i bk13: 64a 751988i bk14: 64a 752012i bk15: 64a 751970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000269887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751450 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001872
n_activity=4227 dram_eff=0.3331
bk0: 12a 752130i bk1: 8a 752138i bk2: 0a 752165i bk3: 0a 752166i bk4: 20a 752114i bk5: 24a 752104i bk6: 64a 752007i bk7: 64a 751993i bk8: 64a 751999i bk9: 64a 752008i bk10: 64a 751994i bk11: 64a 752008i bk12: 64a 751973i bk13: 64a 752015i bk14: 64a 751976i bk15: 64a 752007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028584
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752168 n_nop=751450 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001872
n_activity=4408 dram_eff=0.3194
bk0: 12a 752127i bk1: 8a 752137i bk2: 0a 752164i bk3: 0a 752167i bk4: 20a 752116i bk5: 24a 752109i bk6: 64a 752009i bk7: 64a 751970i bk8: 64a 752017i bk9: 64a 752004i bk10: 64a 752014i bk11: 64a 752006i bk12: 64a 752006i bk13: 64a 752011i bk14: 64a 752009i bk15: 64a 751984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000152891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6223, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7802, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7282, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7819, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7833, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6232, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7814, Miss = 176, Miss_rate = 0.023, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7306, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6214, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7630, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7295, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7657, Miss = 176, Miss_rate = 0.023, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87107
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0242
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23582
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=341207
icnt_total_pkts_simt_to_mem=134271
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.4644
	minimum = 6
	maximum = 181
Network latency average = 20.6824
	minimum = 6
	maximum = 181
Slowest packet = 173448
Flit latency average = 14.5026
	minimum = 6
	maximum = 181
Slowest flit = 473144
Fragmentation average = 0.00533808
	minimum = 0
	maximum = 6
Injected packet rate average = 0.0241471
	minimum = 0 (at node 3)
	maximum = 0.112529 (at node 26)
Accepted packet rate average = 0.0241471
	minimum = 0 (at node 3)
	maximum = 0.112529 (at node 26)
Injected flit rate average = 0.0662542
	minimum = 0 (at node 3)
	maximum = 0.451276 (at node 26)
Accepted flit rate average= 0.0662542
	minimum = 0 (at node 3)
	maximum = 0.168213 (at node 26)
Injected packet length average = 2.74377
Accepted packet length average = 2.74377
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9015 (39 samples)
	minimum = 6 (39 samples)
	maximum = 133.538 (39 samples)
Network latency average = 13.716 (39 samples)
	minimum = 6 (39 samples)
	maximum = 120.974 (39 samples)
Flit latency average = 10.2656 (39 samples)
	minimum = 6 (39 samples)
	maximum = 119.282 (39 samples)
Fragmentation average = 0.0321184 (39 samples)
	minimum = 0 (39 samples)
	maximum = 63.1026 (39 samples)
Injected packet rate average = 0.019412 (39 samples)
	minimum = 0.00497261 (39 samples)
	maximum = 0.040495 (39 samples)
Accepted packet rate average = 0.019412 (39 samples)
	minimum = 0.00497261 (39 samples)
	maximum = 0.040495 (39 samples)
Injected flit rate average = 0.0530257 (39 samples)
	minimum = 0.00763395 (39 samples)
	maximum = 0.168517 (39 samples)
Accepted flit rate average = 0.0530257 (39 samples)
	minimum = 0.0106597 (39 samples)
	maximum = 0.0915461 (39 samples)
Injected packet size average = 2.7316 (39 samples)
Accepted packet size average = 2.7316 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 182134 (inst/sec)
gpgpu_simulation_rate = 2999 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,569846)
GPGPU-Sim uArch: cycles simulated: 574346  inst.: 34613164 (ipc= 1.7) sim_rate=181220 (inst/sec) elapsed = 0:0:03:11 / Fri Oct 31 16:35:42 2014
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12701,569846), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 40 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 582548
gpu_tot_sim_insn = 34624886
gpu_tot_ipc =      59.4370
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128165
gpu_stall_icnt2sh    = 306882
gpu_total_sim_rate=181282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 714979
	L1I_total_cache_misses = 16591
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6073, Miss = 4085, Miss_rate = 0.673, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6183, Miss = 4107, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5717, Miss = 3851, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6215, Miss = 4202, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5767, Miss = 3933, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6200, Miss = 4110, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6039, Miss = 4103, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5993, Miss = 4163, Miss_rate = 0.695, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 88717
	L1D_total_cache_misses = 60010
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 698388
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16591
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42569632
gpgpu_n_tot_w_icount = 1330301
gpgpu_n_stall_shd_mem = 854786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58121
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 7547872
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 229824
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 624962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088605	W0_Idle:4257974	W0_Scoreboard:1814932	W1:3528	W2:3318	W3:3108	W4:2898	W5:2688	W6:2478	W7:2268	W8:2058	W9:1848	W10:1638	W11:1428	W12:1218	W13:1008	W14:798	W15:490	W16:438448	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:861081
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 464968 {8:58121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 43488 {8:5436,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7904456 {136:58121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188776 {8:23597,}
traffic_breakdown_memtocore[INST_ACC_R] = 739296 {136:5436,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 582547 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41080 	36988 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39450 	11262 	9752 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9037 	33112 	15042 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	647 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	383 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     12652
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     13030     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     12815
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768220 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001821
n_activity=4223 dram_eff=0.3315
bk0: 12a 768896i bk1: 8a 768905i bk2: 0a 768933i bk3: 0a 768933i bk4: 20a 768880i bk5: 20a 768878i bk6: 64a 768779i bk7: 64a 768744i bk8: 64a 768775i bk9: 64a 768779i bk10: 64a 768744i bk11: 64a 768762i bk12: 64a 768747i bk13: 64a 768788i bk14: 64a 768739i bk15: 64a 768777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000248396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768220 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001821
n_activity=4320 dram_eff=0.3241
bk0: 12a 768894i bk1: 8a 768901i bk2: 0a 768934i bk3: 0a 768936i bk4: 20a 768882i bk5: 20a 768882i bk6: 64a 768774i bk7: 64a 768732i bk8: 64a 768786i bk9: 64a 768770i bk10: 64a 768782i bk11: 64a 768768i bk12: 64a 768785i bk13: 64a 768780i bk14: 64a 768774i bk15: 64a 768772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000279608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768216 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001831
n_activity=4252 dram_eff=0.3311
bk0: 12a 768896i bk1: 8a 768904i bk2: 0a 768932i bk3: 0a 768933i bk4: 20a 768880i bk5: 24a 768872i bk6: 64a 768775i bk7: 64a 768740i bk8: 64a 768788i bk9: 64a 768772i bk10: 64a 768785i bk11: 64a 768756i bk12: 64a 768788i bk13: 64a 768763i bk14: 64a 768785i bk15: 64a 768745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000340731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768216 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001831
n_activity=4313 dram_eff=0.3265
bk0: 12a 768894i bk1: 8a 768903i bk2: 0a 768933i bk3: 0a 768936i bk4: 20a 768883i bk5: 24a 768876i bk6: 64a 768771i bk7: 64a 768748i bk8: 64a 768783i bk9: 64a 768756i bk10: 64a 768785i bk11: 64a 768764i bk12: 64a 768785i bk13: 64a 768754i bk14: 64a 768778i bk15: 64a 768736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000264002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768216 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001831
n_activity=4227 dram_eff=0.3331
bk0: 12a 768896i bk1: 8a 768904i bk2: 0a 768931i bk3: 0a 768932i bk4: 20a 768880i bk5: 24a 768870i bk6: 64a 768773i bk7: 64a 768759i bk8: 64a 768765i bk9: 64a 768774i bk10: 64a 768760i bk11: 64a 768774i bk12: 64a 768739i bk13: 64a 768781i bk14: 64a 768742i bk15: 64a 768773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000279608
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768934 n_nop=768216 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001831
n_activity=4408 dram_eff=0.3194
bk0: 12a 768893i bk1: 8a 768903i bk2: 0a 768930i bk3: 0a 768933i bk4: 20a 768882i bk5: 24a 768875i bk6: 64a 768775i bk7: 64a 768736i bk8: 64a 768783i bk9: 64a 768770i bk10: 64a 768780i bk11: 64a 768772i bk12: 64a 768772i bk13: 64a 768777i bk14: 64a 768775i bk15: 64a 768750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000149558

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6225, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7802, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7284, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7829, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7835, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6232, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7827, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7306, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6216, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7632, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7297, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7669, Miss = 176, Miss_rate = 0.023, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87154
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0242
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23597
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5266
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=341382
icnt_total_pkts_simt_to_mem=134348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 174241
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 475557
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 3)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 3)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 3)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 3)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6736 (40 samples)
	minimum = 6 (40 samples)
	maximum = 130.5 (40 samples)
Network latency average = 13.5675 (40 samples)
	minimum = 6 (40 samples)
	maximum = 118.25 (40 samples)
Flit latency average = 10.161 (40 samples)
	minimum = 6 (40 samples)
	maximum = 116.5 (40 samples)
Fragmentation average = 0.0313155 (40 samples)
	minimum = 0 (40 samples)
	maximum = 61.525 (40 samples)
Injected packet rate average = 0.0189335 (40 samples)
	minimum = 0.0048483 (40 samples)
	maximum = 0.0395751 (40 samples)
Accepted packet rate average = 0.0189335 (40 samples)
	minimum = 0.0048483 (40 samples)
	maximum = 0.0395751 (40 samples)
Injected flit rate average = 0.0517184 (40 samples)
	minimum = 0.0074431 (40 samples)
	maximum = 0.164456 (40 samples)
Accepted flit rate average = 0.0517184 (40 samples)
	minimum = 0.0103932 (40 samples)
	maximum = 0.0896019 (40 samples)
Injected packet size average = 2.73158 (40 samples)
Accepted packet size average = 2.73158 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 11 sec (191 sec)
gpgpu_simulation_rate = 181282 (inst/sec)
gpgpu_simulation_rate = 3049 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,582548)
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,582548)
GPGPU-Sim uArch: cycles simulated: 585548  inst.: 34631318 (ipc= 2.1) sim_rate=180371 (inst/sec) elapsed = 0:0:03:12 / Fri Oct 31 16:35:43 2014
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 595548  inst.: 34684470 (ipc= 4.6) sim_rate=179712 (inst/sec) elapsed = 0:0:03:13 / Fri Oct 31 16:35:44 2014
GPGPU-Sim uArch: cycles simulated: 606048  inst.: 34741254 (ipc= 5.0) sim_rate=179078 (inst/sec) elapsed = 0:0:03:14 / Fri Oct 31 16:35:45 2014
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23723,582548), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23861,582548), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 23862
gpu_sim_insn = 117088
gpu_ipc =       4.9069
gpu_tot_sim_cycle = 606410
gpu_tot_sim_insn = 34741974
gpu_tot_ipc =      57.2912
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128165
gpu_stall_icnt2sh    = 306882
gpu_total_sim_rate=179082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 719208
	L1I_total_cache_misses = 16668
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5717, Miss = 3851, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6215, Miss = 4202, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5767, Miss = 3933, Miss_rate = 0.682, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6200, Miss = 4110, Miss_rate = 0.663, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6039, Miss = 4103, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5993, Miss = 4163, Miss_rate = 0.695, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 88875
	L1D_total_cache_misses = 60106
	L1D_total_cache_miss_rate = 0.6763
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 702540
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16668
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42807136
gpgpu_n_tot_w_icount = 1337723
gpgpu_n_stall_shd_mem = 858594
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58217
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 7567968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 233632
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 624962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088605	W0_Idle:4321569	W0_Scoreboard:1839113	W1:3528	W2:3318	W3:3108	W4:2898	W5:2688	W6:2478	W7:2268	W8:2058	W9:1848	W10:1638	W11:1428	W12:1218	W13:1008	W14:798	W15:490	W16:445844	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:861107
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 465736 {8:58217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 44104 {8:5513,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7917512 {136:58217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189272 {8:23659,}
traffic_breakdown_memtocore[INST_ACC_R] = 749768 {136:5513,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 606409 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41238 	36988 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39685 	11262 	9752 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9132 	33113 	15042 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	709 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	401 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     12883
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     13270     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13046
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799717 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001749
n_activity=4223 dram_eff=0.3315
bk0: 12a 800393i bk1: 8a 800402i bk2: 0a 800430i bk3: 0a 800430i bk4: 20a 800377i bk5: 20a 800375i bk6: 64a 800276i bk7: 64a 800241i bk8: 64a 800272i bk9: 64a 800276i bk10: 64a 800241i bk11: 64a 800259i bk12: 64a 800244i bk13: 64a 800285i bk14: 64a 800236i bk15: 64a 800274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000238621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799717 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001749
n_activity=4320 dram_eff=0.3241
bk0: 12a 800391i bk1: 8a 800398i bk2: 0a 800431i bk3: 0a 800433i bk4: 20a 800379i bk5: 20a 800379i bk6: 64a 800271i bk7: 64a 800229i bk8: 64a 800283i bk9: 64a 800267i bk10: 64a 800279i bk11: 64a 800265i bk12: 64a 800282i bk13: 64a 800277i bk14: 64a 800271i bk15: 64a 800269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799713 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001759
n_activity=4252 dram_eff=0.3311
bk0: 12a 800393i bk1: 8a 800401i bk2: 0a 800429i bk3: 0a 800430i bk4: 20a 800377i bk5: 24a 800369i bk6: 64a 800272i bk7: 64a 800237i bk8: 64a 800285i bk9: 64a 800269i bk10: 64a 800282i bk11: 64a 800253i bk12: 64a 800285i bk13: 64a 800260i bk14: 64a 800282i bk15: 64a 800242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000327324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799713 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001759
n_activity=4313 dram_eff=0.3265
bk0: 12a 800391i bk1: 8a 800400i bk2: 0a 800430i bk3: 0a 800433i bk4: 20a 800380i bk5: 24a 800373i bk6: 64a 800268i bk7: 64a 800245i bk8: 64a 800280i bk9: 64a 800253i bk10: 64a 800282i bk11: 64a 800261i bk12: 64a 800282i bk13: 64a 800251i bk14: 64a 800275i bk15: 64a 800233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000253613
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799713 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001759
n_activity=4227 dram_eff=0.3331
bk0: 12a 800393i bk1: 8a 800401i bk2: 0a 800428i bk3: 0a 800429i bk4: 20a 800377i bk5: 24a 800367i bk6: 64a 800270i bk7: 64a 800256i bk8: 64a 800262i bk9: 64a 800271i bk10: 64a 800257i bk11: 64a 800271i bk12: 64a 800236i bk13: 64a 800278i bk14: 64a 800239i bk15: 64a 800270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=800431 n_nop=799713 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001759
n_activity=4408 dram_eff=0.3194
bk0: 12a 800390i bk1: 8a 800400i bk2: 0a 800427i bk3: 0a 800430i bk4: 20a 800379i bk5: 24a 800372i bk6: 64a 800272i bk7: 64a 800233i bk8: 64a 800280i bk9: 64a 800267i bk10: 64a 800277i bk11: 64a 800269i bk12: 64a 800269i bk13: 64a 800274i bk14: 64a 800272i bk15: 64a 800247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000143673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6229, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7810, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7288, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7889, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7840, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6240, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7889, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7314, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6224, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7636, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7305, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7725, Miss = 176, Miss_rate = 0.023, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87389
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0241
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5343
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=342309
icnt_total_pkts_simt_to_mem=134707
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.82553
	minimum = 6
	maximum = 14
Network latency average = 7.8
	minimum = 6
	maximum = 13
Slowest packet = 174525
Flit latency average = 6.08554
	minimum = 6
	maximum = 9
Slowest flit = 476375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000729503
	minimum = 0 (at node 0)
	maximum = 0.0049451 (at node 5)
Accepted packet rate average = 0.000729503
	minimum = 0 (at node 0)
	maximum = 0.0049451 (at node 5)
Injected flit rate average = 0.00199605
	minimum = 0 (at node 0)
	maximum = 0.00963876 (at node 21)
Accepted flit rate average= 0.00199605
	minimum = 0 (at node 0)
	maximum = 0.019529 (at node 5)
Injected packet length average = 2.73617
Accepted packet length average = 2.73617
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4578 (41 samples)
	minimum = 6 (41 samples)
	maximum = 127.659 (41 samples)
Network latency average = 13.4268 (41 samples)
	minimum = 6 (41 samples)
	maximum = 115.683 (41 samples)
Flit latency average = 10.0616 (41 samples)
	minimum = 6 (41 samples)
	maximum = 113.878 (41 samples)
Fragmentation average = 0.0305517 (41 samples)
	minimum = 0 (41 samples)
	maximum = 60.0244 (41 samples)
Injected packet rate average = 0.0184895 (41 samples)
	minimum = 0.00473005 (41 samples)
	maximum = 0.0387305 (41 samples)
Accepted packet rate average = 0.0184895 (41 samples)
	minimum = 0.00473005 (41 samples)
	maximum = 0.0387305 (41 samples)
Injected flit rate average = 0.0505057 (41 samples)
	minimum = 0.00726156 (41 samples)
	maximum = 0.16068 (41 samples)
Accepted flit rate average = 0.0505057 (41 samples)
	minimum = 0.0101397 (41 samples)
	maximum = 0.0878928 (41 samples)
Injected packet size average = 2.73158 (41 samples)
Accepted packet size average = 2.73158 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 14 sec (194 sec)
gpgpu_simulation_rate = 179082 (inst/sec)
gpgpu_simulation_rate = 3125 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,606410)
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,606410)
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,606410)
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,606410)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,0,0) tid=(13,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1137,606410), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1758,606410), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1784,606410), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1836,606410), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 1837
gpu_sim_insn = 89088
gpu_ipc =      48.4965
gpu_tot_sim_cycle = 608247
gpu_tot_sim_insn = 34831062
gpu_tot_ipc =      57.2647
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128265
gpu_stall_icnt2sh    = 307983
gpu_total_sim_rate=179541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 720757
	L1I_total_cache_misses = 16809
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5781, Miss = 3899, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6279, Miss = 4250, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5831, Miss = 3981, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6264, Miss = 4158, Miss_rate = 0.664, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6039, Miss = 4103, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5993, Miss = 4163, Miss_rate = 0.695, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 89131
	L1D_total_cache_misses = 60298
	L1D_total_cache_miss_rate = 0.6765
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703948
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16809
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42896224
gpgpu_n_tot_w_icount = 1340507
gpgpu_n_stall_shd_mem = 858722
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58409
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 7588448
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 233632
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088868	W0_Idle:4327005	W0_Scoreboard:1843690	W1:3528	W2:3318	W3:3108	W4:2898	W5:2688	W6:2478	W7:2268	W8:2058	W9:1848	W10:1638	W11:1428	W12:1218	W13:1008	W14:798	W15:490	W16:445844	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:863891
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 467272 {8:58409,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 44248 {8:5531,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7943624 {136:58409,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189784 {8:23723,}
traffic_breakdown_memtocore[INST_ACC_R] = 752216 {136:5531,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 608246 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41444 	37038 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39821 	11346 	9806 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9140 	33224 	15115 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	773 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     13424
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     13814     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13568
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802141 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001744
n_activity=4223 dram_eff=0.3315
bk0: 12a 802817i bk1: 8a 802826i bk2: 0a 802854i bk3: 0a 802854i bk4: 20a 802801i bk5: 20a 802799i bk6: 64a 802700i bk7: 64a 802665i bk8: 64a 802696i bk9: 64a 802700i bk10: 64a 802665i bk11: 64a 802683i bk12: 64a 802668i bk13: 64a 802709i bk14: 64a 802660i bk15: 64a 802698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000237901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802141 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001744
n_activity=4320 dram_eff=0.3241
bk0: 12a 802815i bk1: 8a 802822i bk2: 0a 802855i bk3: 0a 802857i bk4: 20a 802803i bk5: 20a 802803i bk6: 64a 802695i bk7: 64a 802653i bk8: 64a 802707i bk9: 64a 802691i bk10: 64a 802703i bk11: 64a 802689i bk12: 64a 802706i bk13: 64a 802701i bk14: 64a 802695i bk15: 64a 802693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267794
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802137 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001754
n_activity=4252 dram_eff=0.3311
bk0: 12a 802817i bk1: 8a 802825i bk2: 0a 802853i bk3: 0a 802854i bk4: 20a 802801i bk5: 24a 802793i bk6: 64a 802696i bk7: 64a 802661i bk8: 64a 802709i bk9: 64a 802693i bk10: 64a 802706i bk11: 64a 802677i bk12: 64a 802709i bk13: 64a 802684i bk14: 64a 802706i bk15: 64a 802666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000326335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802137 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001754
n_activity=4313 dram_eff=0.3265
bk0: 12a 802815i bk1: 8a 802824i bk2: 0a 802854i bk3: 0a 802857i bk4: 20a 802804i bk5: 24a 802797i bk6: 64a 802692i bk7: 64a 802669i bk8: 64a 802704i bk9: 64a 802677i bk10: 64a 802706i bk11: 64a 802685i bk12: 64a 802706i bk13: 64a 802675i bk14: 64a 802699i bk15: 64a 802657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000252848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802137 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001754
n_activity=4227 dram_eff=0.3331
bk0: 12a 802817i bk1: 8a 802825i bk2: 0a 802852i bk3: 0a 802853i bk4: 20a 802801i bk5: 24a 802791i bk6: 64a 802694i bk7: 64a 802680i bk8: 64a 802686i bk9: 64a 802695i bk10: 64a 802681i bk11: 64a 802695i bk12: 64a 802660i bk13: 64a 802702i bk14: 64a 802663i bk15: 64a 802694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=802855 n_nop=802137 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001754
n_activity=4408 dram_eff=0.3194
bk0: 12a 802814i bk1: 8a 802824i bk2: 0a 802851i bk3: 0a 802854i bk4: 20a 802803i bk5: 24a 802796i bk6: 64a 802696i bk7: 64a 802657i bk8: 64a 802704i bk9: 64a 802691i bk10: 64a 802701i bk11: 64a 802693i bk12: 64a 802693i bk13: 64a 802698i bk14: 64a 802696i bk15: 64a 802671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000143239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6235, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7810, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7294, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7975, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7846, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6240, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7973, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7314, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6224, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7636, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7305, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7811, Miss = 176, Miss_rate = 0.023, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87663
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55701
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23723
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5361
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=343423
icnt_total_pkts_simt_to_mem=135109
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.4945
	minimum = 6
	maximum = 56
Network latency average = 16.0073
	minimum = 6
	maximum = 39
Slowest packet = 174827
Flit latency average = 14.5172
	minimum = 6
	maximum = 35
Slowest flit = 477109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0110486
	minimum = 0 (at node 0)
	maximum = 0.0468155 (at node 18)
Accepted packet rate average = 0.0110486
	minimum = 0 (at node 0)
	maximum = 0.0468155 (at node 18)
Injected flit rate average = 0.0305651
	minimum = 0 (at node 0)
	maximum = 0.186173 (at node 18)
Accepted flit rate average= 0.0305651
	minimum = 0 (at node 0)
	maximum = 0.155689 (at node 6)
Injected packet length average = 2.76642
Accepted packet length average = 2.76642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.554 (42 samples)
	minimum = 6 (42 samples)
	maximum = 125.952 (42 samples)
Network latency average = 13.4883 (42 samples)
	minimum = 6 (42 samples)
	maximum = 113.857 (42 samples)
Flit latency average = 10.1677 (42 samples)
	minimum = 6 (42 samples)
	maximum = 112 (42 samples)
Fragmentation average = 0.0298243 (42 samples)
	minimum = 0 (42 samples)
	maximum = 58.5952 (42 samples)
Injected packet rate average = 0.0183124 (42 samples)
	minimum = 0.00461743 (42 samples)
	maximum = 0.038923 (42 samples)
Accepted packet rate average = 0.0183124 (42 samples)
	minimum = 0.00461743 (42 samples)
	maximum = 0.038923 (42 samples)
Injected flit rate average = 0.0500309 (42 samples)
	minimum = 0.00708867 (42 samples)
	maximum = 0.161287 (42 samples)
Accepted flit rate average = 0.0500309 (42 samples)
	minimum = 0.00989831 (42 samples)
	maximum = 0.089507 (42 samples)
Injected packet size average = 2.73208 (42 samples)
Accepted packet size average = 2.73208 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 14 sec (194 sec)
gpgpu_simulation_rate = 179541 (inst/sec)
gpgpu_simulation_rate = 3135 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,608247)
GPGPU-Sim uArch: cycles simulated: 613747  inst.: 34841043 (ipc= 1.8) sim_rate=178672 (inst/sec) elapsed = 0:0:03:15 / Fri Oct 31 16:35:46 2014
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12701,608247), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 43 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 10.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 12702
gpu_sim_insn = 19237
gpu_ipc =       1.5145
gpu_tot_sim_cycle = 620949
gpu_tot_sim_insn = 34850299
gpu_tot_ipc =      56.1243
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128265
gpu_stall_icnt2sh    = 307983
gpu_total_sim_rate=178719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 722257
	L1I_total_cache_misses = 16825
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5781, Miss = 3899, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6279, Miss = 4250, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5831, Miss = 3981, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6264, Miss = 4158, Miss_rate = 0.664, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6070, Miss = 4119, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 5993, Miss = 4163, Miss_rate = 0.695, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 89162
	L1D_total_cache_misses = 60314
	L1D_total_cache_miss_rate = 0.6765
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 705432
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16825
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 42979776
gpgpu_n_tot_w_icount = 1343118
gpgpu_n_stall_shd_mem = 859226
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58425
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 7591952
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 234136
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088868	W0_Idle:4343881	W0_Scoreboard:1849635	W1:3780	W2:3555	W3:3330	W4:3105	W5:2880	W6:2655	W7:2430	W8:2205	W9:1980	W10:1755	W11:1530	W12:1305	W13:1080	W14:855	W15:525	W16:446257	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:863891
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 467400 {8:58425,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 44376 {8:5547,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7945800 {136:58425,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189904 {8:23738,}
traffic_breakdown_memtocore[INST_ACC_R] = 754392 {136:5547,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 620948 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41475 	37038 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39868 	11346 	9806 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9156 	33224 	15115 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	788 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	411 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     13473
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     13858     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13612
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818907 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001708
n_activity=4223 dram_eff=0.3315
bk0: 12a 819583i bk1: 8a 819592i bk2: 0a 819620i bk3: 0a 819620i bk4: 20a 819567i bk5: 20a 819565i bk6: 64a 819466i bk7: 64a 819431i bk8: 64a 819462i bk9: 64a 819466i bk10: 64a 819431i bk11: 64a 819449i bk12: 64a 819434i bk13: 64a 819475i bk14: 64a 819426i bk15: 64a 819464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000233035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818907 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001708
n_activity=4320 dram_eff=0.3241
bk0: 12a 819581i bk1: 8a 819588i bk2: 0a 819621i bk3: 0a 819623i bk4: 20a 819569i bk5: 20a 819569i bk6: 64a 819461i bk7: 64a 819419i bk8: 64a 819473i bk9: 64a 819457i bk10: 64a 819469i bk11: 64a 819455i bk12: 64a 819472i bk13: 64a 819467i bk14: 64a 819461i bk15: 64a 819459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001718
n_activity=4252 dram_eff=0.3311
bk0: 12a 819583i bk1: 8a 819591i bk2: 0a 819619i bk3: 0a 819620i bk4: 20a 819567i bk5: 24a 819559i bk6: 64a 819462i bk7: 64a 819427i bk8: 64a 819475i bk9: 64a 819459i bk10: 64a 819472i bk11: 64a 819443i bk12: 64a 819475i bk13: 64a 819450i bk14: 64a 819472i bk15: 64a 819432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001718
n_activity=4313 dram_eff=0.3265
bk0: 12a 819581i bk1: 8a 819590i bk2: 0a 819620i bk3: 0a 819623i bk4: 20a 819570i bk5: 24a 819563i bk6: 64a 819458i bk7: 64a 819435i bk8: 64a 819470i bk9: 64a 819443i bk10: 64a 819472i bk11: 64a 819451i bk12: 64a 819472i bk13: 64a 819441i bk14: 64a 819465i bk15: 64a 819423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000247675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001718
n_activity=4227 dram_eff=0.3331
bk0: 12a 819583i bk1: 8a 819591i bk2: 0a 819618i bk3: 0a 819619i bk4: 20a 819567i bk5: 24a 819557i bk6: 64a 819460i bk7: 64a 819446i bk8: 64a 819452i bk9: 64a 819461i bk10: 64a 819447i bk11: 64a 819461i bk12: 64a 819426i bk13: 64a 819468i bk14: 64a 819429i bk15: 64a 819460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=819621 n_nop=818903 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001718
n_activity=4408 dram_eff=0.3194
bk0: 12a 819580i bk1: 8a 819590i bk2: 0a 819617i bk3: 0a 819620i bk4: 20a 819569i bk5: 24a 819562i bk6: 64a 819462i bk7: 64a 819423i bk8: 64a 819470i bk9: 64a 819457i bk10: 64a 819467i bk11: 64a 819459i bk12: 64a 819459i bk13: 64a 819464i bk14: 64a 819462i bk15: 64a 819437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000140309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6237, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7810, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7296, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 7986, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7848, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6240, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 7985, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7314, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6226, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7638, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7307, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7823, Miss = 176, Miss_rate = 0.022, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87710
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23738
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5377
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=343598
icnt_total_pkts_simt_to_mem=135186
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78723
	minimum = 6
	maximum = 12
Network latency average = 7.7766
	minimum = 6
	maximum = 12
Slowest packet = 175353
Flit latency average = 6.08333
	minimum = 6
	maximum = 8
Slowest flit = 478611
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 10)
Accepted packet rate average = 0.000274089
	minimum = 0 (at node 0)
	maximum = 0.0037002 (at node 10)
Injected flit rate average = 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.00606204 (at node 10)
Accepted flit rate average= 0.000734792
	minimum = 0 (at node 0)
	maximum = 0.0137774 (at node 10)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3501 (43 samples)
	minimum = 6 (43 samples)
	maximum = 123.302 (43 samples)
Network latency average = 13.3554 (43 samples)
	minimum = 6 (43 samples)
	maximum = 111.488 (43 samples)
Flit latency average = 10.0727 (43 samples)
	minimum = 6 (43 samples)
	maximum = 109.581 (43 samples)
Fragmentation average = 0.0291307 (43 samples)
	minimum = 0 (43 samples)
	maximum = 57.2326 (43 samples)
Injected packet rate average = 0.0178929 (43 samples)
	minimum = 0.00451004 (43 samples)
	maximum = 0.0381039 (43 samples)
Accepted packet rate average = 0.0178929 (43 samples)
	minimum = 0.00451004 (43 samples)
	maximum = 0.0381039 (43 samples)
Injected flit rate average = 0.0488845 (43 samples)
	minimum = 0.00692381 (43 samples)
	maximum = 0.157677 (43 samples)
Accepted flit rate average = 0.0488845 (43 samples)
	minimum = 0.00966811 (43 samples)
	maximum = 0.0877458 (43 samples)
Injected packet size average = 2.73207 (43 samples)
Accepted packet size average = 2.73207 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 15 sec (195 sec)
gpgpu_simulation_rate = 178719 (inst/sec)
gpgpu_simulation_rate = 3184 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,620949)
GPGPU-Sim uArch: cycles simulated: 625449  inst.: 34855643 (ipc= 1.2) sim_rate=177834 (inst/sec) elapsed = 0:0:03:16 / Fri Oct 31 16:35:47 2014
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 637449  inst.: 34892635 (ipc= 2.6) sim_rate=177119 (inst/sec) elapsed = 0:0:03:17 / Fri Oct 31 16:35:48 2014
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23276,620949), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 44 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 23277
gpu_sim_insn = 58544
gpu_ipc =       2.5151
gpu_tot_sim_cycle = 644226
gpu_tot_sim_insn = 34908843
gpu_tot_ipc =      54.1873
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128265
gpu_stall_icnt2sh    = 307983
gpu_total_sim_rate=177202

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 724371
	L1I_total_cache_misses = 16863
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5781, Miss = 3899, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6279, Miss = 4250, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5831, Miss = 3981, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6264, Miss = 4158, Miss_rate = 0.664, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6070, Miss = 4119, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 6072, Miss = 4210, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5832, Miss = 3912, Miss_rate = 0.671, Pending_hits = 43, Reservation_fails = 40588
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 89241
	L1D_total_cache_misses = 60361
	L1D_total_cache_miss_rate = 0.6764
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585442
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 534675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 707508
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16863
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 43098528
gpgpu_n_tot_w_icount = 1346829
gpgpu_n_stall_shd_mem = 861130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58457
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 7602000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236040
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1088868	W0_Idle:4375105	W0_Scoreboard:1861282	W1:3780	W2:3555	W3:3330	W4:3105	W5:2880	W6:2655	W7:2430	W8:2205	W9:1980	W10:1755	W11:1530	W12:1305	W13:1080	W14:855	W15:525	W16:449955	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:863904
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 467656 {8:58457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 44680 {8:5585,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7950152 {136:58457,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190152 {8:23769,}
traffic_breakdown_memtocore[INST_ACC_R] = 759560 {136:5585,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 274 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 644225 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41538 	37038 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39969 	11346 	9806 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9188 	33224 	15115 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	819 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	425 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     13566
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     13947     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13710
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849632 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001646
n_activity=4223 dram_eff=0.3315
bk0: 12a 850308i bk1: 8a 850317i bk2: 0a 850345i bk3: 0a 850345i bk4: 20a 850292i bk5: 20a 850290i bk6: 64a 850191i bk7: 64a 850156i bk8: 64a 850187i bk9: 64a 850191i bk10: 64a 850156i bk11: 64a 850174i bk12: 64a 850159i bk13: 64a 850200i bk14: 64a 850151i bk15: 64a 850189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000224614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849632 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001646
n_activity=4320 dram_eff=0.3241
bk0: 12a 850306i bk1: 8a 850313i bk2: 0a 850346i bk3: 0a 850348i bk4: 20a 850294i bk5: 20a 850294i bk6: 64a 850186i bk7: 64a 850144i bk8: 64a 850198i bk9: 64a 850182i bk10: 64a 850194i bk11: 64a 850180i bk12: 64a 850197i bk13: 64a 850192i bk14: 64a 850186i bk15: 64a 850184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849628 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001656
n_activity=4252 dram_eff=0.3311
bk0: 12a 850308i bk1: 8a 850316i bk2: 0a 850344i bk3: 0a 850345i bk4: 20a 850292i bk5: 24a 850284i bk6: 64a 850187i bk7: 64a 850152i bk8: 64a 850200i bk9: 64a 850184i bk10: 64a 850197i bk11: 64a 850168i bk12: 64a 850200i bk13: 64a 850175i bk14: 64a 850197i bk15: 64a 850157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849628 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001656
n_activity=4313 dram_eff=0.3265
bk0: 12a 850306i bk1: 8a 850315i bk2: 0a 850345i bk3: 0a 850348i bk4: 20a 850295i bk5: 24a 850288i bk6: 64a 850183i bk7: 64a 850160i bk8: 64a 850195i bk9: 64a 850168i bk10: 64a 850197i bk11: 64a 850176i bk12: 64a 850197i bk13: 64a 850166i bk14: 64a 850190i bk15: 64a 850148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000238726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849628 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001656
n_activity=4227 dram_eff=0.3331
bk0: 12a 850308i bk1: 8a 850316i bk2: 0a 850343i bk3: 0a 850344i bk4: 20a 850292i bk5: 24a 850282i bk6: 64a 850185i bk7: 64a 850171i bk8: 64a 850177i bk9: 64a 850186i bk10: 64a 850172i bk11: 64a 850186i bk12: 64a 850151i bk13: 64a 850193i bk14: 64a 850154i bk15: 64a 850185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=850346 n_nop=849628 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001656
n_activity=4408 dram_eff=0.3194
bk0: 12a 850305i bk1: 8a 850315i bk2: 0a 850342i bk3: 0a 850345i bk4: 20a 850294i bk5: 24a 850287i bk6: 64a 850187i bk7: 64a 850148i bk8: 64a 850195i bk9: 64a 850182i bk10: 64a 850192i bk11: 64a 850184i bk12: 64a 850184i bk13: 64a 850189i bk14: 64a 850187i bk15: 64a 850162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000135239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6239, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7814, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7298, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 8011, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7850, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6244, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 8009, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7318, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6230, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7640, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7311, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7847, Miss = 176, Miss_rate = 0.022, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87811
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23769
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5415
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=343979
icnt_total_pkts_simt_to_mem=135349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.76733
	minimum = 6
	maximum = 12
Network latency average = 7.74257
	minimum = 6
	maximum = 12
Slowest packet = 175493
Flit latency average = 6.05515
	minimum = 6
	maximum = 8
Slowest flit = 479001
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000321411
	minimum = 0 (at node 0)
	maximum = 0.00433905 (at node 11)
Accepted packet rate average = 0.000321411
	minimum = 0 (at node 0)
	maximum = 0.00433905 (at node 11)
Injected flit rate average = 0.000865582
	minimum = 0 (at node 0)
	maximum = 0.00700262 (at node 11)
Accepted flit rate average= 0.000865582
	minimum = 0 (at node 0)
	maximum = 0.0163681 (at node 11)
Injected packet length average = 2.69307
Accepted packet length average = 2.69307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.155 (44 samples)
	minimum = 6 (44 samples)
	maximum = 120.773 (44 samples)
Network latency average = 13.2279 (44 samples)
	minimum = 6 (44 samples)
	maximum = 109.227 (44 samples)
Flit latency average = 9.98142 (44 samples)
	minimum = 6 (44 samples)
	maximum = 107.273 (44 samples)
Fragmentation average = 0.0284686 (44 samples)
	minimum = 0 (44 samples)
	maximum = 55.9318 (44 samples)
Injected packet rate average = 0.0174935 (44 samples)
	minimum = 0.00440754 (44 samples)
	maximum = 0.0373365 (44 samples)
Accepted packet rate average = 0.0174935 (44 samples)
	minimum = 0.00440754 (44 samples)
	maximum = 0.0373365 (44 samples)
Injected flit rate average = 0.0477932 (44 samples)
	minimum = 0.00676646 (44 samples)
	maximum = 0.154253 (44 samples)
Accepted flit rate average = 0.0477932 (44 samples)
	minimum = 0.00944838 (44 samples)
	maximum = 0.0861236 (44 samples)
Injected packet size average = 2.73205 (44 samples)
Accepted packet size average = 2.73205 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 17 sec (197 sec)
gpgpu_simulation_rate = 177202 (inst/sec)
gpgpu_simulation_rate = 3270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,644226)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1316,644226), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 45 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1317
gpu_sim_insn = 22272
gpu_ipc =      16.9112
gpu_tot_sim_cycle = 645543
gpu_tot_sim_insn = 34931115
gpu_tot_ipc =      54.1112
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128265
gpu_stall_icnt2sh    = 307987
gpu_total_sim_rate=177315

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 724723
	L1I_total_cache_misses = 16863
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5781, Miss = 3899, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6279, Miss = 4250, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5831, Miss = 3981, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6264, Miss = 4158, Miss_rate = 0.664, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6070, Miss = 4119, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 6072, Miss = 4210, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5896, Miss = 3950, Miss_rate = 0.670, Pending_hits = 43, Reservation_fails = 40925
	L1D_cache_core[13]: Access = 5911, Miss = 4029, Miss_rate = 0.682, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 89305
	L1D_total_cache_misses = 60399
	L1D_total_cache_miss_rate = 0.6763
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585779
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 535012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 707860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16863
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 43120800
gpgpu_n_tot_w_icount = 1347525
gpgpu_n_stall_shd_mem = 861499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58495
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 7607120
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236040
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1089324	W0_Idle:4375650	W0_Scoreboard:1862247	W1:3780	W2:3555	W3:3330	W4:3105	W5:2880	W6:2655	W7:2430	W8:2205	W9:1980	W10:1755	W11:1530	W12:1305	W13:1080	W14:855	W15:525	W16:449955	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:864600
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 467960 {8:58495,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 44680 {8:5585,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7955320 {136:58495,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190280 {8:23785,}
traffic_breakdown_memtocore[INST_ACC_R] = 759560 {136:5585,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 273 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 645542 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41592 	37038 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40017 	11352 	9806 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9200 	33242 	15123 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	835 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	428 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     13654
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     14021     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13805
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851370 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001643
n_activity=4223 dram_eff=0.3315
bk0: 12a 852046i bk1: 8a 852055i bk2: 0a 852083i bk3: 0a 852083i bk4: 20a 852030i bk5: 20a 852028i bk6: 64a 851929i bk7: 64a 851894i bk8: 64a 851925i bk9: 64a 851929i bk10: 64a 851894i bk11: 64a 851912i bk12: 64a 851897i bk13: 64a 851938i bk14: 64a 851889i bk15: 64a 851927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000224156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851370 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001643
n_activity=4320 dram_eff=0.3241
bk0: 12a 852044i bk1: 8a 852051i bk2: 0a 852084i bk3: 0a 852086i bk4: 20a 852032i bk5: 20a 852032i bk6: 64a 851924i bk7: 64a 851882i bk8: 64a 851936i bk9: 64a 851920i bk10: 64a 851932i bk11: 64a 851918i bk12: 64a 851935i bk13: 64a 851930i bk14: 64a 851924i bk15: 64a 851922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851366 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001652
n_activity=4252 dram_eff=0.3311
bk0: 12a 852046i bk1: 8a 852054i bk2: 0a 852082i bk3: 0a 852083i bk4: 20a 852030i bk5: 24a 852022i bk6: 64a 851925i bk7: 64a 851890i bk8: 64a 851938i bk9: 64a 851922i bk10: 64a 851935i bk11: 64a 851906i bk12: 64a 851938i bk13: 64a 851913i bk14: 64a 851935i bk15: 64a 851895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851366 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001652
n_activity=4313 dram_eff=0.3265
bk0: 12a 852044i bk1: 8a 852053i bk2: 0a 852083i bk3: 0a 852086i bk4: 20a 852033i bk5: 24a 852026i bk6: 64a 851921i bk7: 64a 851898i bk8: 64a 851933i bk9: 64a 851906i bk10: 64a 851935i bk11: 64a 851914i bk12: 64a 851935i bk13: 64a 851904i bk14: 64a 851928i bk15: 64a 851886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000238239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851366 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001652
n_activity=4227 dram_eff=0.3331
bk0: 12a 852046i bk1: 8a 852054i bk2: 0a 852081i bk3: 0a 852082i bk4: 20a 852030i bk5: 24a 852020i bk6: 64a 851923i bk7: 64a 851909i bk8: 64a 851915i bk9: 64a 851924i bk10: 64a 851910i bk11: 64a 851924i bk12: 64a 851889i bk13: 64a 851931i bk14: 64a 851892i bk15: 64a 851923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=852084 n_nop=851366 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001652
n_activity=4408 dram_eff=0.3194
bk0: 12a 852043i bk1: 8a 852053i bk2: 0a 852080i bk3: 0a 852083i bk4: 20a 852032i bk5: 24a 852025i bk6: 64a 851925i bk7: 64a 851886i bk8: 64a 851933i bk9: 64a 851920i bk10: 64a 851930i bk11: 64a 851922i bk12: 64a 851922i bk13: 64a 851927i bk14: 64a 851925i bk15: 64a 851900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000134963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6239, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7814, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7298, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 8029, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7850, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6244, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 8025, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7318, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6230, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7640, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7311, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7867, Miss = 176, Miss_rate = 0.022, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87865
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5415
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=344185
icnt_total_pkts_simt_to_mem=135435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.2593
	minimum = 6
	maximum = 48
Network latency average = 11.5741
	minimum = 6
	maximum = 39
Slowest packet = 175662
Flit latency average = 11.8288
	minimum = 6
	maximum = 35
Slowest flit = 479432
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00303721
	minimum = 0 (at node 0)
	maximum = 0.0410023 (at node 12)
Accepted packet rate average = 0.00303721
	minimum = 0 (at node 0)
	maximum = 0.0410023 (at node 12)
Injected flit rate average = 0.0082117
	minimum = 0 (at node 0)
	maximum = 0.0652999 (at node 12)
Accepted flit rate average= 0.0082117
	minimum = 0 (at node 0)
	maximum = 0.156416 (at node 12)
Injected packet length average = 2.7037
Accepted packet length average = 2.7037
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0684 (45 samples)
	minimum = 6 (45 samples)
	maximum = 119.156 (45 samples)
Network latency average = 13.1911 (45 samples)
	minimum = 6 (45 samples)
	maximum = 107.667 (45 samples)
Flit latency average = 10.0225 (45 samples)
	minimum = 6 (45 samples)
	maximum = 105.667 (45 samples)
Fragmentation average = 0.027836 (45 samples)
	minimum = 0 (45 samples)
	maximum = 54.6889 (45 samples)
Injected packet rate average = 0.0171723 (45 samples)
	minimum = 0.0043096 (45 samples)
	maximum = 0.037418 (45 samples)
Accepted packet rate average = 0.0171723 (45 samples)
	minimum = 0.0043096 (45 samples)
	maximum = 0.037418 (45 samples)
Injected flit rate average = 0.0469136 (45 samples)
	minimum = 0.00661609 (45 samples)
	maximum = 0.152276 (45 samples)
Accepted flit rate average = 0.0469136 (45 samples)
	minimum = 0.00923842 (45 samples)
	maximum = 0.0876856 (45 samples)
Injected packet size average = 2.73194 (45 samples)
Accepted packet size average = 2.73194 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 17 sec (197 sec)
gpgpu_simulation_rate = 177315 (inst/sec)
gpgpu_simulation_rate = 3276 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,645543)
GPGPU-Sim uArch: cycles simulated: 648543  inst.: 34933900 (ipc= 0.9) sim_rate=176433 (inst/sec) elapsed = 0:0:03:18 / Fri Oct 31 16:35:49 2014
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12844,645543), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 46 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 12845
gpu_sim_insn = 19237
gpu_ipc =       1.4976
gpu_tot_sim_cycle = 658388
gpu_tot_sim_insn = 34950352
gpu_tot_ipc =      53.0847
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 128265
gpu_stall_icnt2sh    = 307987
gpu_total_sim_rate=176516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 726224
	L1I_total_cache_misses = 16880
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15403
L1D_cache:
	L1D_cache_core[0]: Access = 5975, Miss = 4012, Miss_rate = 0.671, Pending_hits = 68, Reservation_fails = 36119
	L1D_cache_core[1]: Access = 5734, Miss = 3840, Miss_rate = 0.670, Pending_hits = 77, Reservation_fails = 38570
	L1D_cache_core[2]: Access = 5496, Miss = 3867, Miss_rate = 0.704, Pending_hits = 48, Reservation_fails = 40518
	L1D_cache_core[3]: Access = 5750, Miss = 3896, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 35968
	L1D_cache_core[4]: Access = 6152, Miss = 4133, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 38562
	L1D_cache_core[5]: Access = 6262, Miss = 4155, Miss_rate = 0.664, Pending_hits = 59, Reservation_fails = 38002
	L1D_cache_core[6]: Access = 5781, Miss = 3899, Miss_rate = 0.674, Pending_hits = 50, Reservation_fails = 38765
	L1D_cache_core[7]: Access = 6279, Miss = 4250, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 38163
	L1D_cache_core[8]: Access = 5831, Miss = 3981, Miss_rate = 0.683, Pending_hits = 51, Reservation_fails = 41437
	L1D_cache_core[9]: Access = 6264, Miss = 4158, Miss_rate = 0.664, Pending_hits = 117, Reservation_fails = 40745
	L1D_cache_core[10]: Access = 6070, Miss = 4119, Miss_rate = 0.679, Pending_hits = 79, Reservation_fails = 39914
	L1D_cache_core[11]: Access = 6072, Miss = 4210, Miss_rate = 0.693, Pending_hits = 45, Reservation_fails = 41869
	L1D_cache_core[12]: Access = 5896, Miss = 3950, Miss_rate = 0.670, Pending_hits = 43, Reservation_fails = 40925
	L1D_cache_core[13]: Access = 5942, Miss = 4045, Miss_rate = 0.681, Pending_hits = 67, Reservation_fails = 38074
	L1D_cache_core[14]: Access = 5832, Miss = 3900, Miss_rate = 0.669, Pending_hits = 79, Reservation_fails = 38148
	L1D_total_cache_accesses = 89336
	L1D_total_cache_misses = 60415
	L1D_total_cache_miss_rate = 0.6763
	L1D_total_cache_pending_hits = 1013
	L1D_total_cache_reservation_fails = 585779
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 535012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 709344
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16880
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33952, 1653, 1653, 1653, 1653, 1653, 1653, 1653, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1392, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1305, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 1044, 783, 783, 783, 783, 783, 783, 783, 783, 
gpgpu_n_tot_thrd_icount = 43204352
gpgpu_n_tot_w_icount = 1350136
gpgpu_n_stall_shd_mem = 862003
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 58511
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 7610624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236544
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1089324	W0_Idle:4392812	W0_Scoreboard:1868192	W1:4032	W2:3792	W3:3552	W4:3312	W5:3072	W6:2832	W7:2592	W8:2352	W9:2112	W10:1872	W11:1632	W12:1392	W13:1152	W14:912	W15:560	W16:450368	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:864600
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 468088 {8:58511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 44816 {8:5602,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7957496 {136:58511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190400 {8:23800,}
traffic_breakdown_memtocore[INST_ACC_R] = 761872 {136:5602,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 1034 
averagemflatency = 273 
max_icnt2mem_latency = 721 
max_icnt2sh_latency = 658387 
mrq_lat_table:1909 	104 	50 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41623 	37038 	3649 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40065 	11352 	9806 	11178 	11330 	4080 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9216 	33242 	15123 	930 	0 	0 	0 	0 	0 	0 	15 	0 	4065 	3600 	8105 	7165 	850 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	433 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2328      2816         0         0      1151      2182      5732      4279      5740      5325      5763      7757      5781     10260      5799     12432 
dram[1]:      3474      3579         0         0      2146      2206      4284      4259      5516      5382      7204      7757     10084     10488     12831     12466 
dram[2]:      4054      4412         0         0      2169      1140      4284      5727      5328      5757      7759      5775     10191      5793     12432      5810 
dram[3]:      4713       232         0         0      2194      2134      4260      4285      5385      5531      7760      7213     10494     10097     12469     12803 
dram[4]:     14184       504         0         0      1162      2157      5744      4284      5746      5369      5769      7763      5787     10247      5804     12437 
dram[5]:     14821      1437         0         0      2157      2182      4282      4263      5513      5403      7203      7763     10082     10522     12807     12479 
average row accesses per activate:
dram[0]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2108/84 = 25.095238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2108
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:          0         0    none      none        7642      5076     10024      7741     11673      9049     12179     12834     11990     14563     10172     13207
dram[1]:          0         0    none      none        4873      5008      6731      7190     12003      9930     13856     12179     13456     14335     11447     13698
dram[2]:          0         0    none      none        4884      8972      7959     10039      9803     11859     13615     12743     15680     12275     14014      9554
dram[3]:          0         0    none      none        4920      5171      6819      7060      9573     11401     11613     12896     14126     12441     14065     10578
dram[4]:          0         0    none      none        7928      4852     10238      7487     11841      9155     12335     12646     11436     14288      9044     13005
dram[5]:          0         0    none      none        5359      4819      7309      7348     11654     10062     13538     11988     12930     13962     10715     13854
maximum mf latency per bank:
dram[0]:          0         0         0         0       689       527       804       635       708       671       864       846       824       756       908       819
dram[1]:          0         0         0         0       582       629       592       682       745       847       687       708       687       609       719       690
dram[2]:          0         0         0         0       611       890       672       870       687       903       834      1011       761      1034       824       887
dram[3]:          0         0         0         0       572       645       560       611       649       700       701       647       638       673       678       674
dram[4]:          0         0         0         0       660       622       779       649       781       670       946       883       854       792       741       893
dram[5]:          0         0         0         0       621       641       628       625       698       891       672       762       676       617       626       613

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868325 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001611
n_activity=4223 dram_eff=0.3315
bk0: 12a 869001i bk1: 8a 869010i bk2: 0a 869038i bk3: 0a 869038i bk4: 20a 868985i bk5: 20a 868983i bk6: 64a 868884i bk7: 64a 868849i bk8: 64a 868880i bk9: 64a 868884i bk10: 64a 868849i bk11: 64a 868867i bk12: 64a 868852i bk13: 64a 868893i bk14: 64a 868844i bk15: 64a 868882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000219783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868325 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001611
n_activity=4320 dram_eff=0.3241
bk0: 12a 868999i bk1: 8a 869006i bk2: 0a 869039i bk3: 0a 869041i bk4: 20a 868987i bk5: 20a 868987i bk6: 64a 868879i bk7: 64a 868837i bk8: 64a 868891i bk9: 64a 868875i bk10: 64a 868887i bk11: 64a 868873i bk12: 64a 868890i bk13: 64a 868885i bk14: 64a 868879i bk15: 64a 868877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868321 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00162
n_activity=4252 dram_eff=0.3311
bk0: 12a 869001i bk1: 8a 869009i bk2: 0a 869037i bk3: 0a 869038i bk4: 20a 868985i bk5: 24a 868977i bk6: 64a 868880i bk7: 64a 868845i bk8: 64a 868893i bk9: 64a 868877i bk10: 64a 868890i bk11: 64a 868861i bk12: 64a 868893i bk13: 64a 868868i bk14: 64a 868890i bk15: 64a 868850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000301482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868321 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00162
n_activity=4313 dram_eff=0.3265
bk0: 12a 868999i bk1: 8a 869008i bk2: 0a 869038i bk3: 0a 869041i bk4: 20a 868988i bk5: 24a 868981i bk6: 64a 868876i bk7: 64a 868853i bk8: 64a 868888i bk9: 64a 868861i bk10: 64a 868890i bk11: 64a 868869i bk12: 64a 868890i bk13: 64a 868859i bk14: 64a 868883i bk15: 64a 868841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000233591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868321 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00162
n_activity=4227 dram_eff=0.3331
bk0: 12a 869001i bk1: 8a 869009i bk2: 0a 869036i bk3: 0a 869037i bk4: 20a 868985i bk5: 24a 868975i bk6: 64a 868878i bk7: 64a 868864i bk8: 64a 868870i bk9: 64a 868879i bk10: 64a 868865i bk11: 64a 868879i bk12: 64a 868844i bk13: 64a 868886i bk14: 64a 868847i bk15: 64a 868878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=869039 n_nop=868321 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00162
n_activity=4408 dram_eff=0.3194
bk0: 12a 868998i bk1: 8a 869008i bk2: 0a 869035i bk3: 0a 869038i bk4: 20a 868987i bk5: 24a 868980i bk6: 64a 868880i bk7: 64a 868841i bk8: 64a 868888i bk9: 64a 868875i bk10: 64a 868885i bk11: 64a 868877i bk12: 64a 868877i bk13: 64a 868882i bk14: 64a 868880i bk15: 64a 868855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00013233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6241, Miss = 176, Miss_rate = 0.028, Pending_hits = 50, Reservation_fails = 382
L2_cache_bank[1]: Access = 7814, Miss = 174, Miss_rate = 0.022, Pending_hits = 62, Reservation_fails = 179
L2_cache_bank[2]: Access = 7300, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 235
L2_cache_bank[3]: Access = 8039, Miss = 174, Miss_rate = 0.022, Pending_hits = 80, Reservation_fails = 181
L2_cache_bank[4]: Access = 7852, Miss = 176, Miss_rate = 0.022, Pending_hits = 68, Reservation_fails = 335
L2_cache_bank[5]: Access = 6244, Miss = 176, Miss_rate = 0.028, Pending_hits = 48, Reservation_fails = 284
L2_cache_bank[6]: Access = 8037, Miss = 176, Miss_rate = 0.022, Pending_hits = 84, Reservation_fails = 362
L2_cache_bank[7]: Access = 7319, Miss = 176, Miss_rate = 0.024, Pending_hits = 61, Reservation_fails = 174
L2_cache_bank[8]: Access = 6232, Miss = 176, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 343
L2_cache_bank[9]: Access = 7642, Miss = 176, Miss_rate = 0.023, Pending_hits = 66, Reservation_fails = 169
L2_cache_bank[10]: Access = 7313, Miss = 176, Miss_rate = 0.024, Pending_hits = 58, Reservation_fails = 182
L2_cache_bank[11]: Access = 7880, Miss = 176, Miss_rate = 0.022, Pending_hits = 81, Reservation_fails = 157
L2_total_cache_accesses = 87913
L2_total_cache_misses = 2108
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 770
L2_total_cache_reservation_fails = 2983
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23800
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5432
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2983
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=344365
icnt_total_pkts_simt_to_mem=135513
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.79167
	minimum = 6
	maximum = 12
Network latency average = 7.78125
	minimum = 6
	maximum = 12
Slowest packet = 175759
Flit latency average = 6.0814
	minimum = 6
	maximum = 8
Slowest flit = 479705
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000276805
	minimum = 0 (at node 0)
	maximum = 0.00373686 (at node 13)
Accepted packet rate average = 0.000276805
	minimum = 0 (at node 0)
	maximum = 0.00373686 (at node 13)
Injected flit rate average = 0.000743912
	minimum = 0 (at node 0)
	maximum = 0.0060724 (at node 13)
Accepted flit rate average= 0.000743912
	minimum = 0 (at node 0)
	maximum = 0.0140132 (at node 13)
Injected packet length average = 2.6875
Accepted packet length average = 2.6875
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8885 (46 samples)
	minimum = 6 (46 samples)
	maximum = 116.826 (46 samples)
Network latency average = 13.0735 (46 samples)
	minimum = 6 (46 samples)
	maximum = 105.587 (46 samples)
Flit latency average = 9.9368 (46 samples)
	minimum = 6 (46 samples)
	maximum = 103.543 (46 samples)
Fragmentation average = 0.0272309 (46 samples)
	minimum = 0 (46 samples)
	maximum = 53.5 (46 samples)
Injected packet rate average = 0.016805 (46 samples)
	minimum = 0.00421591 (46 samples)
	maximum = 0.0366858 (46 samples)
Accepted packet rate average = 0.016805 (46 samples)
	minimum = 0.00421591 (46 samples)
	maximum = 0.0366858 (46 samples)
Injected flit rate average = 0.0459099 (46 samples)
	minimum = 0.00647226 (46 samples)
	maximum = 0.149098 (46 samples)
Accepted flit rate average = 0.0459099 (46 samples)
	minimum = 0.00903758 (46 samples)
	maximum = 0.0860841 (46 samples)
Injected packet size average = 2.73192 (46 samples)
Accepted packet size average = 2.73192 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 18 sec (198 sec)
gpgpu_simulation_rate = 176516 (inst/sec)
gpgpu_simulation_rate = 3325 (cycle/sec)
Time consumed(ms): 198581.587000
After LUD
>>>Verify<<<<
