{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "xd",
   "name": "xilinx_vck190_base_202410_1",
   "version_major": "202410",
   "version_minor": "1",
   "description": "\nA base platform targeting VCK190 which is the first Versal AI Core series evaluation kit, enabling designers to develop solutions using AI and DSP engines capable of delivering over 100X greater compute performance compared to current server class CPUs. This board includes 8GB of DDR4 UDIMM, 8GB LPDDR4 component, 400 AI engines, 1968 DSP engines, Dual-Core Arm® Cortex®-A72 and Dual-Core Cortex-R5. More information at https://www.xilinx.com/products/boards-and-kits/vck190.html\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2024.1",
    "cl": "5076211",
    "time_stamp": "Wed May 22 12:50:27 2024"
   },
   "board": {
    "name": "xilinx.com:vck190:3.3",
    "vendor": "xilinx.com",
    "part": "xcvc1902-vsva2197-2MP-e-S",
    "board_part": "xilinx.com:vck190:part0:3.3"
   },
   "available_resources": {
    "LUT": "899840",
    "REG": "",
    "BRAM": "967",
    "DSP": "1968",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x600000",
     "base_address": "0x800000000",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x600000",
     "base_address": "0x800000000",
     "tag": "DDR",
     "slr": "",
     "spTag": "DDR"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x800000",
     "base_address": "0x50000000000",
     "tag": "LPDDR",
     "slr": "",
     "spTag": "LPDDR"
    },
    {
     "id": "3",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_0",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "4",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_1",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "5",
     "type": "DirectConnection",
     "used": "yes",
     "sizeKB": "",
     "base_address": "",
     "tag": "dc_2",
     "slr": "",
     "spTag": ""
    }
   ],
   "design_intent": [
    "embedded"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "clk_wizard_0_clk_out1",
     "id": 1,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 104.166666,
     "spec_period": 9.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 4",
     "orig_name": "clk_wizard_0_clk_out2",
     "id": 4,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 208.333333,
     "spec_period": 4.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 5",
     "orig_name": "clk_wizard_0_clk_out3",
     "id": 5,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 416.666666,
     "spec_period": 2.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 6",
     "orig_name": "clk_wizard_0_clk_out4_o1_o1",
     "id": 6,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 625,
     "spec_period": 1.6,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "clk_wizard_0_clk_out4_o1_o2",
     "id": 2,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 312.5,
     "spec_period": 3.2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "clk_wizard_0_clk_out4_o1_o3",
     "id": 0,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 156.25,
     "spec_period": 6.4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "clk_wizard_0_clk_out4_o1_o4",
     "id": 3,
     "default": false,
     "type": "CT_UNKNOWN",
     "spec_frequency": 78.125,
     "spec_period": 12.8,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2024.1",
    "cl": "5074859",
    "time_stamp": "2024-05-20-23:21:20",
    "options": "/tools/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++ -l -t hw_emu --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm pl_kernels/s2mm.xo pl_kernels/mm2s.xo libadf.a --save-temps -g --config system.cfg -o tutorial.xsa ",
    "xclbin_name": "tutorial",
    "uuid": "12bd939a-a34e-46e4-9d5d-b80c982eed24",
    "link_uuid": "12bd939a-a34e-46e4-9d5d-b80c982eed24",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "mm2s",
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S",
         "mode": "write_only",
         "range": "",
         "data_width": "32",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x24",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "mem",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "s",
         "address_qualifier": "4",
         "port": "S",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_int\u003c32\u003e, 0, 0, 0, '8', false\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "size",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": ""
        }
       ]
      },
      {
       "name": "s2mm",
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S",
         "mode": "read_only",
         "range": "",
         "data_width": "32",
         "port_type": "stream",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x24",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "mem",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "s",
         "address_qualifier": "4",
         "port": "S",
         "size": "0x0",
         "offset": "0x0",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "stream\u003chls::axis\u003cap_int\u003c32\u003e, 0, 0, 0, '8', false\u003e, 0\u003e&",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "size",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": ""
        }
       ]
      },
      {
       "name": "ai_engine",
       "ports": [
        {
         "name": "S00_AXIS",
         "mode": "",
         "range": "",
         "data_width": "128",
         "port_type": "",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "S01_AXIS",
         "mode": "",
         "range": "",
         "data_width": "128",
         "port_type": "",
         "base": "",
         "direction": "DirUnknown"
        },
        {
         "name": "M00_AXIS",
         "mode": "",
         "range": "",
         "data_width": "128",
         "port_type": "",
         "base": "",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "mygraph_A_0_",
         "address_qualifier": "",
         "port": "S00_AXIS",
         "size": "",
         "offset": "",
         "host_offset": "",
         "host_size": "",
         "type": "stream",
         "direction": "In"
        },
        {
         "id": "1",
         "name": "mygraph_B_0_",
         "address_qualifier": "",
         "port": "S01_AXIS",
         "size": "",
         "offset": "",
         "host_offset": "",
         "host_size": "",
         "type": "stream",
         "direction": "In"
        },
        {
         "id": "2",
         "name": "mygraph_C_0_",
         "address_qualifier": "",
         "port": "M00_AXIS",
         "size": "",
         "offset": "",
         "host_offset": "",
         "host_size": "",
         "type": "stream",
         "direction": "Out"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "S00_AXIS",
         "id": "",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": "mygraph_A_0_"
        },
        {
         "port_name": "S01_AXIS",
         "id": "",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": "mygraph_B_0_"
        },
        {
         "port_name": "M00_AXIS",
         "id": "",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": "mygraph_C_0_"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "ai_engine",
       "cu_name": "ai_engine_0",
       "base_address": "",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "aclk2",
         "id": "2",
         "requested_frequency": 0,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": ""
        },
        {
         "port_name": "aclk1",
         "id": "2",
         "requested_frequency": 0,
         "achieved_frequency": 0,
         "associated_busif": "",
         "annotation": ""
        },
        {
         "port_name": "aclk0",
         "id": "2",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "M00_AXIS:S00_AXIS:S01_AXIS",
         "annotation": ""
        }
       ],
       "reset_port_names": [
        "aresetn0"
       ],
       "slr_resources": []
      },
      {
       "id": "1",
       "kernel_name": "mm2s",
       "cu_name": "mm2s_1",
       "base_address": "0xa4050000",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "2",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "s_axi_control:s:m_axi_gmem",
         "annotation": ""
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": []
      },
      {
       "id": "2",
       "kernel_name": "mm2s",
       "cu_name": "mm2s_2",
       "base_address": "0xa4060000",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "2",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "s_axi_control:s:m_axi_gmem",
         "annotation": ""
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": []
      },
      {
       "id": "3",
       "kernel_name": "s2mm",
       "cu_name": "s2mm",
       "base_address": "0xa4070000",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "2",
         "requested_frequency": 312.5,
         "achieved_frequency": 0,
         "associated_busif": "s_axi_control:s:m_axi_gmem",
         "annotation": ""
        }
       ],
       "reset_port_names": [
        "ap_rst_n"
       ],
       "slr_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "0",
        "arg_name": "mem",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "1",
        "arg_name": "s",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "mygraph_A_0_",
        "mode": "Slave",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "1",
        "arg_name": "s",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "mygraph_B_0_",
        "mode": "Slave",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "8",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "mygraph_C_0_",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "1",
        "arg_name": "s",
        "mode": "Slave",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "9",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "noc_ddr4",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "10",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_M_AXI"
       }
      },
      {
       "id": "11",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "s"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_mm2s_1_s",
        "port_name": "S_AXIS"
       }
      },
      {
       "id": "12",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "s"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_AXIS"
       }
      },
      {
       "id": "13",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "icn_ctrl_1",
        "port_name": "M06_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "14",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_S_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "15",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out4_o1_o2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "16",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_312mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_1",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "17",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "noc_ddr4",
        "port_name": "S01_AXI"
       }
      },
      {
       "id": "18",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_M_AXI1"
       }
      },
      {
       "id": "19",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "s"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_mm2s_2_s",
        "port_name": "S_AXIS"
       }
      },
      {
       "id": "20",
       "node1": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "s"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_AXIS1"
       }
      },
      {
       "id": "21",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "icn_ctrl_1",
        "port_name": "M07_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "22",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_S_AXI1"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "23",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out4_o1_o2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "24",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_312mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "mm2s_2",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "25",
       "node1": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "noc_ddr4",
        "port_name": "S02_AXI"
       }
      },
      {
       "id": "26",
       "node1": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "m_axi_gmem"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_M_AXI2"
       }
      },
      {
       "id": "27",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_ai_engine_0_M00_AXIS",
        "port_name": "M_AXIS"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "s"
       }
      },
      {
       "id": "28",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_AXIS2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "s"
       }
      },
      {
       "id": "29",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "icn_ctrl_1",
        "port_name": "M08_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "30",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "System_DPA",
        "port_name": "MON_S_AXI2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "s_axi_control"
       }
      },
      {
       "id": "31",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out4_o1_o2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "ap_clk"
       }
      },
      {
       "id": "32",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_312mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "s2mm",
        "port_name": "ap_rst_n"
       }
      },
      {
       "id": "33",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "M00_AXIS"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_ai_engine_0_M00_AXIS",
        "port_name": "S_AXIS"
       }
      },
      {
       "id": "34",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "cips_noc",
        "port_name": "M00_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "35",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_mm2s_1_s",
        "port_name": "M_AXIS"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "S00_AXIS"
       }
      },
      {
       "id": "36",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "dwc_mm2s_2_s",
        "port_name": "M_AXIS"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "S01_AXIS"
       }
      },
      {
       "id": "37",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_out4_o1_o2"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "aclk0"
       }
      },
      {
       "id": "38",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "psr_312mhz",
        "port_name": "peripheral_aresetn"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ai_engine_0",
        "port_name": "aresetn0"
       }
      },
      {
       "id": "39",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "CIPS_0",
        "port_name": "pl0_ref_clk"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wizard_0",
        "port_name": "clk_in1"
       }
      }
     ]
    }
   ]
  }
 }
}

