{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603334062819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603334062831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 10:34:22 2020 " "Processing started: Thu Oct 22 10:34:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603334062831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334062831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334062831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1603334063371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603334063371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 2 2 " "Found 2 design units, including 2 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075291 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop.sv 2 2 " "Found 2 design units, including 2 entities, in source file andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOp " "Found entity 1: andOp" {  } { { "andOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075293 ""} { "Info" "ISGN_ENTITY_NAME" "2 andOp_testbench " "Found entity 2: andOp_testbench" {  } { { "andOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/andOp.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orop.sv 2 2 " "Found 2 design units, including 2 entities, in source file orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOp " "Found entity 1: orOp" {  } { { "orOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075295 ""} { "Info" "ISGN_ENTITY_NAME" "2 orOp_testbench " "Found entity 2: orOp_testbench" {  } { { "orOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/orOp.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorop.sv 2 2 " "Found 2 design units, including 2 entities, in source file xorop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOp " "Found entity 1: xorOp" {  } { { "xorOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075296 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorOp_testbench " "Found entity 2: xorOp_testbench" {  } { { "xorOp.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/xorOp.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075298 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder64bit " "Found entity 1: fullAdder64bit" {  } { { "fullAdder64bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075299 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder64bit_testbench " "Found entity 2: fullAdder64bit_testbench" {  } { { "fullAdder64bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/fullAdder64bit.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norgate64x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file norgate64x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate64x1 " "Found entity 1: norGate64x1" {  } { { "norGate64x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075301 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate64x1_testbench " "Found entity 2: norGate64x1_testbench" {  } { { "norGate64x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/norGate64x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/mux8x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075302 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8x1_testbench " "Found entity 2: mux8x1_testbench" {  } { { "mux8x1.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/mux8x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603334075302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alustim " "Elaborating entity \"alustim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603334075337 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "alustim.sv(78) " "Verilog HDL warning at alustim.sv(78): ignoring unsupported system task" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 "|alustim"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$time alustim.sv(84) " "Verilog HDL Unsupported Feature error at alustim.sv(84): system function \"\$time\" is not supported for synthesis" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 84 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "%t testing PASS_A operations alustim.sv(84) " "Verilog HDL Display System Task info at alustim.sv(84): %t testing PASS_A operations" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 84 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 "|alustim"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$time alustim.sv(92) " "Verilog HDL Unsupported Feature error at alustim.sv(92): system function \"\$time\" is not supported for synthesis" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 92 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "%t testing addition alustim.sv(92) " "Verilog HDL Display System Task info at alustim.sv(92): %t testing addition" {  } { { "alustim.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/alustim.sv" 92 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 "|alustim"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603334075339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603334075487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 22 10:34:35 2020 " "Processing ended: Thu Oct 22 10:34:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603334075487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603334075487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603334075487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603334075487 ""}
