// Seed: 2712109638
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    input  wand id_2,
    input  wand module_0,
    input  tri0 id_4,
    output wire id_5
);
  id_7(
      .id_0(id_5), .id_1(), .id_2(id_3), .id_3(1)
  );
  wire id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12
);
  assign id_2 = 1;
  and primCall (id_9, id_8, id_4, id_7, id_5, id_10, id_0, id_3, id_6);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_8,
      id_9
  );
endmodule
