// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// the input signal must be declared as input 
// and output as output
// and the input and output is declared as 
// input and output

// the output signal is assigned to the output signal
// when the input signal is high the output signal gets high
// if input signal is low the output signal gets low
// and the order is the same for input and output

assign out = (a & b); 
 
endmodule
