
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_verilog -sv -noblackbox /home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv /home/shay/a/ohabli/nebula-iii/fpga_support/uart /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/*.sv /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/*.sv /home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv /home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv /home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v; synth_ice40 -top ice40hx8k -json /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/build/team_04_fpga_top.json' --

1. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv' to AST representation.
Generating RTLIL representation for module `\ice40hx8k'.
Generating RTLIL representation for module `\reset_on_start'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/fpga_support/uart
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/fpga_support/uart' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04.sv' to AST representation.
Generating RTLIL representation for module `\team_04'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04_Wrapper.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04_Wrapper.sv' to AST representation.
Generating RTLIL representation for module `\team_04_Wrapper'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04_fpga_top.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/team_04_fpga_top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv' to AST representation.
Generating RTLIL representation for module `\t04_ALU'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv' to AST representation.
Generating RTLIL representation for module `\t04_PC'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv' to AST representation.
Generating RTLIL representation for module `\t04_acknowledgement_center'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv' to AST representation.
Generating RTLIL representation for module `\t04_addressDecoder'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv' to AST representation.
Generating RTLIL representation for module `\t04_app_alpha_fsm'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv' to AST representation.
Generating RTLIL representation for module `\t04_button_debounce'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv' to AST representation.
Generating RTLIL representation for module `\t04_button_decoder_edge_detector'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv' to AST representation.
Generating RTLIL representation for module `\t04_control_unit'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv' to AST representation.
Generating RTLIL representation for module `\t04_counter_column'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv' to AST representation.
Generating RTLIL representation for module `\t04_datapath'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapathxmmio.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapathxmmio.sv' to AST representation.
Generating RTLIL representation for module `\t04_datapathxmmio'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapathxmmioxkeypad.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapathxmmioxkeypad.sv' to AST representation.
Generating RTLIL representation for module `\t04_datapathxmmioxkeypad'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa.sv' to AST representation.
Generating RTLIL representation for module `\t04_fa'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa32.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa32.sv' to AST representation.
Generating RTLIL representation for module `\t04_fa32'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_interface.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_interface.sv' to AST representation.
Generating RTLIL representation for module `\t04_keypad_interface'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv' to AST representation.
Generating RTLIL representation for module `\t04_keypad_register'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv' to AST representation.
Generating RTLIL representation for module `\t04_mmio'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv' to AST representation.
Generating RTLIL representation for module `\t04_multiplication'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv' to AST representation.
Generating RTLIL representation for module `\t04_register_file'.
Warning: Replacing memory \registers with list of registers. See /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:12
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit.sv' to AST representation.
Generating RTLIL representation for module `\t04_request_unit'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv' to AST representation.
Generating RTLIL representation for module `\t04_request_unit_old'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv' to AST representation.
Generating RTLIL representation for module `\t04_screenCounter'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv' to AST representation.
Generating RTLIL representation for module `\t04_screenEnableEdge'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv' to AST representation.
Generating RTLIL representation for module `\t04_screenRegister'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screen_top.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screen_top.sv' to AST representation.
Generating RTLIL representation for module `\t04_screen_top'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv' to AST representation.
Generating RTLIL representation for module `\t04_screensignalLogic'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_top.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_top.sv' to AST representation.
Generating RTLIL representation for module `\t04_top'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv' to AST representation.
Generating RTLIL representation for module `\wishbone_manager'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv' to AST representation.
Generating RTLIL representation for module `\sram_WB_Wrapper'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v
Parsing SystemVerilog input from `/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v' to AST representation.
Generating RTLIL representation for module `\sram_for_FPGA'.
Successfully finished Verilog frontend.

36. Executing SYNTH_ICE40 pass.

36.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

36.2. Executing HIERARCHY pass (managing design hierarchy).

36.2.1. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \t04_top
Used module:             \t04_screen_top
Used module:                 \t04_screensignalLogic
Used module:                 \t04_screenCounter
Used module:                 \t04_screenEnableEdge
Used module:                 \t04_screenRegister
Used module:             \t04_keypad_interface
Used module:                 \t04_app_alpha_fsm
Used module:                 \t04_button_decoder_edge_detector
Used module:                 \t04_button_debounce
Used module:                 \t04_counter_column
Used module:             \t04_mmio
Used module:                 \t04_acknowledgement_center
Used module:                 \t04_keypad_register
Used module:                 \t04_addressDecoder
Used module:                 \sram_WB_Wrapper
Used module:                     \sram_for_FPGA
Used module:                 \wishbone_manager
Used module:             \t04_datapath
Used module:                 \t04_request_unit_old
Used module:                 \t04_PC
Used module:                 \t04_multiplication
Used module:                 \t04_ALU
Used module:                     \t04_fa32
Used module:                         \t04_fa
Used module:                 \t04_control_unit
Used module:                 \t04_register_file
Used module:     \reset_on_start

36.2.2. Analyzing design hierarchy..
Top module:  \ice40hx8k
Used module:     \top
Used module:         \t04_top
Used module:             \t04_screen_top
Used module:                 \t04_screensignalLogic
Used module:                 \t04_screenCounter
Used module:                 \t04_screenEnableEdge
Used module:                 \t04_screenRegister
Used module:             \t04_keypad_interface
Used module:                 \t04_app_alpha_fsm
Used module:                 \t04_button_decoder_edge_detector
Used module:                 \t04_button_debounce
Used module:                 \t04_counter_column
Used module:             \t04_mmio
Used module:                 \t04_acknowledgement_center
Used module:                 \t04_keypad_register
Used module:                 \t04_addressDecoder
Used module:                 \sram_WB_Wrapper
Used module:                     \sram_for_FPGA
Used module:                 \wishbone_manager
Used module:             \t04_datapath
Used module:                 \t04_request_unit_old
Used module:                 \t04_PC
Used module:                 \t04_multiplication
Used module:                 \t04_ALU
Used module:                     \t04_fa32
Used module:                         \t04_fa
Used module:                 \t04_control_unit
Used module:                 \t04_register_file
Used module:     \reset_on_start
Removing unused module `\t04_request_unit'.
Removing unused module `\t04_datapathxmmioxkeypad'.
Removing unused module `\t04_datapathxmmio'.
Removing unused module `\team_04_Wrapper'.
Removing unused module `\team_04'.
Removed 5 unused modules.
Mapping positional arguments of cell ice40hx8k.top_inst (top).
Mapping positional arguments of cell ice40hx8k.ros (reset_on_start).

36.3. Executing PROC pass (convert processes to netlists).

36.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

36.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$623 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$612 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$609 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$606 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$603 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$600 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$585 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$574 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$571 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$568 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$565 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$562 in module SB_DFFSR.
Marked 5 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349 in module sram_for_FPGA.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340 in module sram_WB_Wrapper.
Marked 5 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:0$337 in module sram_WB_Wrapper.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$327 in module wishbone_manager.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:147$323 in module wishbone_manager.
Marked 4 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318 in module wishbone_manager.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316 in module wishbone_manager.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315 in module t04_screensignalLogic.
Marked 9 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314 in module t04_screensignalLogic.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311 in module t04_screenRegister.
Marked 7 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301 in module t04_screenRegister.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298 in module t04_screenEnableEdge.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:0$292 in module t04_screenEnableEdge.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291 in module t04_screenCounter.
Marked 4 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285 in module t04_screenCounter.
Marked 11 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233 in module t04_request_unit_old.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232 in module t04_request_unit_old.
Removed 1 dead cases from process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219 in module t04_register_file.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219 in module t04_register_file.
Removed 1 dead cases from process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216 in module t04_register_file.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216 in module t04_register_file.
Marked 3 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207 in module t04_register_file.
Marked 3 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192 in module t04_multiplication.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191 in module t04_multiplication.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:17$190 in module t04_multiplication.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187 in module t04_mmio.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$185 in module t04_mmio.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175 in module t04_keypad_register.
Marked 3 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158 in module t04_datapath.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$154 in module t04_counter_column.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:45$153 in module t04_counter_column.
Marked 3 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148 in module t04_counter_column.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:13$147 in module t04_counter_column.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126 in module t04_control_unit.
Marked 42 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$84 in module t04_button_decoder_edge_detector.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:54$83 in module t04_button_decoder_edge_detector.
Marked 4 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77 in module t04_button_decoder_edge_detector.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76 in module t04_button_decoder_edge_detector.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:0$74 in module t04_button_debounce.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:10$72 in module t04_button_debounce.
Removed 1 dead cases from process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68 in module t04_app_alpha_fsm.
Marked 5 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68 in module t04_app_alpha_fsm.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:41$67 in module t04_app_alpha_fsm.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$63 in module t04_app_alpha_fsm.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:20$62 in module t04_app_alpha_fsm.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55 in module t04_addressDecoder.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:49$54 in module t04_acknowledgement_center.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53 in module t04_acknowledgement_center.
Marked 2 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49 in module t04_acknowledgement_center.
Marked 3 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:0$45 in module t04_PC.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:16$44 in module t04_PC.
Removed 1 dead cases from process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18 in module t04_ALU.
Marked 5 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18 in module t04_ALU.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14 in module reset_on_start.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:118$7 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:112$5 in module ice40hx8k.
Marked 1 switch rules as full_case in process $proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1 in module ice40hx8k.
Removed a total of 4 dead cases.

36.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 72 redundant assignments.
Promoted 133 assignments to connections.

36.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$633'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$622'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$608'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$605'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$602'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$599'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$597'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$595'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$591'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$570'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$567'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$564'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$561'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$559'.
  Set init value: \Q = 1'0
Found init rule in `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:143$16'.
  Set init value: \startup = 3'100
Found init rule in `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:13$12'.
  Set init value: \hz100 = 1'0
Found init rule in `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:12$11'.
  Set init value: \ctr = 16'0000000000000000

36.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630'.
Found async reset \R in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619'.
Found async reset \S in `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$609'.
Found async reset \R in `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$603'.
Found async reset \S in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592'.
Found async reset \R in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581'.
Found async reset \S in `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$571'.
Found async reset \R in `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$565'.
Found async reset \wb_rst_i in `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340'.
Found async reset \nRST in `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:147$323'.
Found async reset \nRST in `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
Found async reset \rst in `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
Found async reset \rst in `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
Found async reset \rst in `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
Found async reset \rst in `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
Found async reset \rst in `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
Found async reset \rst in `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
Found async reset \rst in `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
Found async reset \rst in `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:17$190'.
Found async reset \reset in `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
Found async reset \reset in `\t04_keypad_register.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175'.
Found async reset \rst in `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:45$153'.
Found async reset \rst in `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:13$147'.
Found async reset \rst in `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:54$83'.
Found async reset \rst in `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
Found async reset \rst in `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:10$72'.
Found async reset \rst in `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:41$67'.
Found async reset \rst in `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:20$62'.
Found async reset \rst in `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:49$54'.
Found async reset \rst in `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53'.
Found async reset \rst in `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:16$44'.
Found async reset \manual in `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14'.
Found async reset \rxready in `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:118$7'.
Found async reset \txready in `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:112$5'.

36.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~157 debug messages>

36.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$633'.
Creating decoders for process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$623'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$622'.
Creating decoders for process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$612'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Creating decoders for process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$609'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$608'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$605'.
Creating decoders for process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$602'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$600'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$599'.
Creating decoders for process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$598'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$597'.
Creating decoders for process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$596'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$595'.
Creating decoders for process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$591'.
Creating decoders for process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Creating decoders for process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Creating decoders for process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$574'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Creating decoders for process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$571'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$570'.
Creating decoders for process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$568'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$567'.
Creating decoders for process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$565'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$564'.
Creating decoders for process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$562'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$561'.
Creating decoders for process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$560'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$559'.
Creating decoders for process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$558'.
Creating decoders for process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:83$387'.
     1/1: $0\dout1[31:0]
Creating decoders for process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
     1/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$386
     2/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_DATA[31:0]$385
     3/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_ADDR[10:0]$384
     4/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$383
     5/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_DATA[31:0]$382
     6/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_ADDR[10:0]$381
     7/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$380
     8/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_DATA[31:0]$379
     9/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_ADDR[10:0]$378
    10/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$377
    11/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_DATA[31:0]$376
    12/24: $2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_ADDR[10:0]$375
    13/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$374
    14/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_DATA[31:0]$373
    15/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_ADDR[10:0]$372
    16/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$371
    17/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_DATA[31:0]$370
    18/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_ADDR[10:0]$369
    19/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$368
    20/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_DATA[31:0]$367
    21/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_ADDR[10:0]$366
    22/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$365
    23/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_DATA[31:0]$364
    24/24: $1$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_ADDR[10:0]$363
Creating decoders for process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:58$348'.
Creating decoders for process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
Creating decoders for process `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340'.
     1/1: $0\wbs_ack_o[0:0]
Creating decoders for process `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:0$337'.
     1/8: $1\wbs_dat_o[31:0] [31:24]
     2/8: $4\wbs_dat_o[23:16]
     3/8: $3\wbs_dat_o[15:8]
     4/8: $2\wbs_dat_o[7:0]
     5/8: $1\wbs_dat_o[31:0] [23:16]
     6/8: $1\wbs_dat_o[31:0] [15:8]
     7/8: $1\wbs_dat_o[31:0] [7:0]
     8/8: $5\wbs_dat_o[31:24]
Creating decoders for process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$327'.
     1/2: $2\next_CPU_DAT_O[31:0]
     2/2: $1\next_CPU_DAT_O[31:0]
Creating decoders for process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:147$323'.
     1/1: $0\prev_BUSY_O[0:0]
Creating decoders for process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
     1/32: $4\next_BUSY_O[0:0]
     2/32: $4\next_CYC_O[0:0]
     3/32: $4\next_STB_O[0:0]
     4/32: $4\next_WE_O[0:0]
     5/32: $4\next_SEL_O[3:0]
     6/32: $4\next_DAT_O[31:0]
     7/32: $4\next_ADR_O[31:0]
     8/32: $4\next_state[1:0]
     9/32: $3\next_state[1:0]
    10/32: $3\next_BUSY_O[0:0]
    11/32: $3\next_CYC_O[0:0]
    12/32: $3\next_STB_O[0:0]
    13/32: $3\next_WE_O[0:0]
    14/32: $3\next_SEL_O[3:0]
    15/32: $3\next_DAT_O[31:0]
    16/32: $3\next_ADR_O[31:0]
    17/32: $2\next_state[1:0]
    18/32: $2\next_BUSY_O[0:0]
    19/32: $2\next_CYC_O[0:0]
    20/32: $2\next_STB_O[0:0]
    21/32: $2\next_WE_O[0:0]
    22/32: $2\next_SEL_O[3:0]
    23/32: $2\next_DAT_O[31:0]
    24/32: $2\next_ADR_O[31:0]
    25/32: $1\next_BUSY_O[0:0]
    26/32: $1\next_CYC_O[0:0]
    27/32: $1\next_STB_O[0:0]
    28/32: $1\next_WE_O[0:0]
    29/32: $1\next_SEL_O[3:0]
    30/32: $1\next_DAT_O[31:0]
    31/32: $1\next_ADR_O[31:0]
    32/32: $1\next_state[1:0]
Creating decoders for process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
     1/9: $0\CYC_O[0:0]
     2/9: $0\STB_O[0:0]
     3/9: $0\WE_O[0:0]
     4/9: $0\SEL_O[3:0]
     5/9: $0\DAT_O[31:0]
     6/9: $0\ADR_O[31:0]
     7/9: $0\BUSY_O[0:0]
     8/9: $0\CPU_DAT_O[31:0]
     9/9: $0\curr_state[1:0]
Creating decoders for process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
     1/4: $0\currentData[7:0]
     2/4: $0\currentDcx[0:0]
     3/4: $0\currentWrx[0:0]
     4/4: $0\currentCsx[0:0]
Creating decoders for process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
     1/45: $9\nextData[7:0]
     2/45: $9\nextCsx[0:0]
     3/45: $9\nextDcx[0:0]
     4/45: $9\nextWrx[0:0]
     5/45: $9\ack[0:0]
     6/45: $8\nextData[7:0]
     7/45: $8\nextCsx[0:0]
     8/45: $8\nextDcx[0:0]
     9/45: $8\nextWrx[0:0]
    10/45: $8\ack[0:0]
    11/45: $7\nextData[7:0]
    12/45: $7\nextCsx[0:0]
    13/45: $7\nextDcx[0:0]
    14/45: $7\nextWrx[0:0]
    15/45: $7\ack[0:0]
    16/45: $6\nextData[7:0]
    17/45: $6\nextCsx[0:0]
    18/45: $6\nextDcx[0:0]
    19/45: $6\nextWrx[0:0]
    20/45: $6\ack[0:0]
    21/45: $5\nextData[7:0]
    22/45: $5\nextCsx[0:0]
    23/45: $5\nextDcx[0:0]
    24/45: $5\nextWrx[0:0]
    25/45: $5\ack[0:0]
    26/45: $4\nextData[7:0]
    27/45: $4\nextDcx[0:0]
    28/45: $4\nextWrx[0:0]
    29/45: $4\nextCsx[0:0]
    30/45: $4\ack[0:0]
    31/45: $3\nextWrx[0:0]
    32/45: $3\nextDcx[0:0]
    33/45: $3\nextData[7:0]
    34/45: $3\nextCsx[0:0]
    35/45: $3\ack[0:0]
    36/45: $2\nextData[7:0]
    37/45: $2\nextDcx[0:0]
    38/45: $2\nextWrx[0:0]
    39/45: $2\nextCsx[0:0]
    40/45: $2\ack[0:0]
    41/45: $1\nextWrx[0:0]
    42/45: $1\nextCsx[0:0]
    43/45: $1\nextDcx[0:0]
    44/45: $1\nextData[7:0]
    45/45: $1\ack[0:0]
Creating decoders for process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
     1/9: $0\xFill3[0:0]
     2/9: $0\xFill2[0:0]
     3/9: $0\xFill1[0:0]
     4/9: $0\cFill3[0:0]
     5/9: $0\cFill2[0:0]
     6/9: $0\cFill1[0:0]
     7/9: $0\currentYbus[31:0]
     8/9: $0\currentXbus[31:0]
     9/9: $0\currentControl[31:0]
Creating decoders for process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
     1/14: $1\xFill[0:0]
     2/14: $1\controlFill[0:0]
     3/14: $5\nextYbus[31:0]
     4/14: $4\nextXbus[31:0]
     5/14: $4\nextYbus[31:0]
     6/14: $3\nextControl[31:0]
     7/14: $3\nextYbus[31:0]
     8/14: $3\nextXbus[31:0]
     9/14: $2\nextYbus[31:0]
    10/14: $2\nextXbus[31:0]
    11/14: $2\nextControl[31:0]
    12/14: $1\nextYbus[31:0]
    13/14: $1\nextXbus[31:0]
    14/14: $1\nextControl[31:0]
Creating decoders for process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
     1/3: $0\enable3[0:0]
     2/3: $0\enable2[0:0]
     3/3: $0\enable1[0:0]
Creating decoders for process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:0$292'.
     1/1: $1\enableIn[0:0]
Creating decoders for process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
     1/4: $0\ack3[0:0]
     2/4: $0\ack2[0:0]
     3/4: $0\ack1[0:0]
     4/4: $0\currentCt[22:0]
Creating decoders for process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285'.
     1/4: $4\nextCt[22:0]
     2/4: $3\nextCt[22:0]
     3/4: $2\nextCt[22:0]
     4/4: $1\nextCt[22:0]
Creating decoders for process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
     1/11: $5\n_latched_instruction[31:0]
     2/11: $4\n_latched_instruction[31:0]
     3/11: $3\n_latched_instruction[31:0]
     4/11: $2\n_latched_instruction[31:0]
     5/11: $1\n_latched_instruction[31:0]
     6/11: $2\freeze[0:0]
     7/11: $1\freeze[0:0]
     8/11: $2\final_address[31:0]
     9/11: $1\final_address[31:0]
    10/11: $2\instruction_out[31:0]
    11/11: $1\instruction_out[31:0]
Creating decoders for process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
     1/9: $0\zero_multi1[0:0]
     2/9: $0\MUL_EN1[0:0]
     3/9: $0\ack_mul_reg2[0:0]
     4/9: $0\ack_mul_reg[0:0]
     5/9: $0\n_memwrite2[0:0]
     6/9: $0\n_memread2[0:0]
     7/9: $0\n_memwrite[0:0]
     8/9: $0\n_memread[0:0]
     9/9: $0\latched_instruction[31:0]
Creating decoders for process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219'.
     1/1: $1$mem2reg_rd$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:23$206_DATA[31:0]$221
Creating decoders for process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216'.
     1/1: $1$mem2reg_rd$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:22$205_DATA[31:0]$218
Creating decoders for process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
     1/37: $2$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_ADDR[4:0]$214
     2/37: $2$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_DATA[31:0]$215
     3/37: $1$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_DATA[31:0]$213
     4/37: $1$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_ADDR[4:0]$212
     5/37: $1$fordecl_block$202.i[31:0]$211
     6/37: $0\registers[31][31:0]
     7/37: $0\registers[30][31:0]
     8/37: $0\registers[29][31:0]
     9/37: $0\registers[28][31:0]
    10/37: $0\registers[27][31:0]
    11/37: $0\registers[26][31:0]
    12/37: $0\registers[25][31:0]
    13/37: $0\registers[24][31:0]
    14/37: $0\registers[23][31:0]
    15/37: $0\registers[22][31:0]
    16/37: $0\registers[21][31:0]
    17/37: $0\registers[20][31:0]
    18/37: $0\registers[19][31:0]
    19/37: $0\registers[18][31:0]
    20/37: $0\registers[17][31:0]
    21/37: $0\registers[16][31:0]
    22/37: $0\registers[15][31:0]
    23/37: $0\registers[14][31:0]
    24/37: $0\registers[13][31:0]
    25/37: $0\registers[12][31:0]
    26/37: $0\registers[11][31:0]
    27/37: $0\registers[10][31:0]
    28/37: $0\registers[9][31:0]
    29/37: $0\registers[8][31:0]
    30/37: $0\registers[7][31:0]
    31/37: $0\registers[6][31:0]
    32/37: $0\registers[5][31:0]
    33/37: $0\registers[4][31:0]
    34/37: $0\registers[3][31:0]
    35/37: $0\registers[2][31:0]
    36/37: $0\registers[1][31:0]
    37/37: $0\registers[0][31:0]
Creating decoders for process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
     1/8: $3\ack_mul[0:0]
     2/8: $3\product_n[31:0]
     3/8: $2\ack_mul[0:0]
     4/8: $2\product_n[31:0]
     5/8: $1\ack_mul[0:0]
     6/8: $1\product_n[31:0]
     7/8: $1\multiplier_i_n[15:0]
     8/8: $1\multiplicand_i_n[31:0]
Creating decoders for process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
     1/3: $0\product[31:0]
     2/3: $0\multiplier_i[15:0]
     3/3: $0\multiplicand_i[31:0]
Creating decoders for process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:17$190'.
     1/1: $0\mul_prev[0:0]
Creating decoders for process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$188'.
Creating decoders for process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
     1/5: $0\WEN2[0:0]
     2/5: $0\WEN1[0:0]
     3/5: $0\key_en3[0:0]
     4/5: $0\key_en2[0:0]
     5/5: $0\key_en1[0:0]
Creating decoders for process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$185'.
     1/2: $2\memload[31:0]
     2/2: $1\memload[31:0]
Creating decoders for process `\t04_keypad_register.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175'.
     1/1: $0\key_reg[31:0]
Creating decoders for process `\t04_datapath.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158'.
     1/3: $2\main_freeze[0:0]
     2/3: $1\main_freeze[0:0]
     3/3: $1\result_or_pc4[31:0]
Creating decoders for process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$154'.
     1/2: $2\column_n[3:0]
     2/2: $1\column_n[3:0]
Creating decoders for process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:45$153'.
     1/1: $0\column[3:0]
Creating decoders for process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
     1/7: $2\count_n[10:0]
     2/7: $2\pulse_s[0:0]
     3/7: $3\pulse_e[0:0]
     4/7: $2\pulse_e[0:0]
     5/7: $1\pulse_e[0:0]
     6/7: $1\pulse_s[0:0]
     7/7: $1\count_n[10:0]
Creating decoders for process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:13$147'.
     1/1: $0\count[10:0]
Creating decoders for process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
     1/1: $1\Imm[31:0]
Creating decoders for process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$84'.
     1/42: $42\button_n[4:0]
     2/42: $41\button_n[4:0]
     3/42: $40\button_n[4:0]
     4/42: $39\button_n[4:0]
     5/42: $38\button_n[4:0]
     6/42: $37\button_n[4:0]
     7/42: $36\button_n[4:0]
     8/42: $35\button_n[4:0]
     9/42: $34\button_n[4:0]
    10/42: $33\button_n[4:0]
    11/42: $32\button_n[4:0]
    12/42: $31\button_n[4:0]
    13/42: $30\button_n[4:0]
    14/42: $29\button_n[4:0]
    15/42: $28\button_n[4:0]
    16/42: $27\button_n[4:0]
    17/42: $26\button_n[4:0]
    18/42: $25\button_n[4:0]
    19/42: $24\button_n[4:0]
    20/42: $23\button_n[4:0]
    21/42: $22\button_n[4:0]
    22/42: $21\button_n[4:0]
    23/42: $20\button_n[4:0]
    24/42: $19\button_n[4:0]
    25/42: $18\button_n[4:0]
    26/42: $17\button_n[4:0]
    27/42: $16\button_n[4:0]
    28/42: $15\button_n[4:0]
    29/42: $14\button_n[4:0]
    30/42: $13\button_n[4:0]
    31/42: $12\button_n[4:0]
    32/42: $11\button_n[4:0]
    33/42: $10\button_n[4:0]
    34/42: $9\button_n[4:0]
    35/42: $8\button_n[4:0]
    36/42: $7\button_n[4:0]
    37/42: $6\button_n[4:0]
    38/42: $5\button_n[4:0]
    39/42: $4\button_n[4:0]
    40/42: $3\button_n[4:0]
    41/42: $2\button_n[4:0]
    42/42: $1\button_n[4:0]
Creating decoders for process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:54$83'.
     1/1: $0\button[4:0]
Creating decoders for process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
     1/4: $1\rising[0:0]
     2/4: $2\push_n[0:0]
     3/4: $1\push_n[0:0]
     4/4: $1\sticky_n[4:0]
Creating decoders for process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
     1/4: $0\q2[0:0]
     2/4: $0\d2[0:0]
     3/4: $0\push[0:0]
     4/4: $0\sticky[4:0]
Creating decoders for process `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:0$74'.
     1/1: $1\row_d[3:0]
Creating decoders for process `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:10$72'.
     1/1: $0\debounce[14:0]
Creating decoders for process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68'.
     1/5: $5\app_n[1:0]
     2/5: $4\app_n[1:0]
     3/5: $3\app_n[1:0]
     4/5: $2\app_n[1:0]
     5/5: $1\app_n[1:0]
Creating decoders for process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:41$67'.
     1/1: $0\app_c[1:0]
Creating decoders for process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$63'.
     1/1: $1\alpha_n[0:0]
Creating decoders for process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:20$62'.
     1/1: $0\alpha[0:0]
Creating decoders for process `\t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
     1/3: $2\key_en[0:0]
     2/3: $1\WEN[0:0]
     3/3: $1\key_en[0:0]
Creating decoders for process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:49$54'.
     1/1: $0\DATA_STORING1[0:0]
Creating decoders for process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53'.
     1/1: $0\DATA_STORING[0:0]
Creating decoders for process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49'.
     1/2: $2\d_ack[0:0]
     2/2: $1\d_ack[0:0]
Creating decoders for process `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:0$45'.
     1/3: $3\n_PC[31:0]
     2/3: $2\n_PC[31:0]
     3/3: $1\n_PC[31:0]
Creating decoders for process `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:16$44'.
     1/1: $0\PC[31:0]
Creating decoders for process `\t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.
     1/11: $5\ALU_result[31:0]
     2/11: $4\ALU_result[31:0]
     3/11: $4\MUL_EN[0:0]
     4/11: $3\MUL_EN[0:0]
     5/11: $3\ALU_result[31:0]
     6/11: $2\MUL_EN[0:0]
     7/11: $2\ALU_result[31:0]
     8/11: $2\BranchConditionFlag[0:0]
     9/11: $1\BranchConditionFlag[0:0]
    10/11: $1\ALU_result[31:0]
    11/11: $1\MUL_EN[0:0]
Creating decoders for process `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:143$16'.
Creating decoders for process `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14'.
     1/1: $0\startup[2:0]
Creating decoders for process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:13$12'.
Creating decoders for process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:12$11'.
Creating decoders for process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:118$7'.
     1/1: $0\recv[0:0]
Creating decoders for process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:112$5'.
     1/1: $0\xmit[0:0]
Creating decoders for process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1'.
     1/2: $0\ctr[15:0]
     2/2: $0\hz100[0:0]

36.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sram_WB_Wrapper.\wbs_dat_o' from process `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:0$337'.
No latch inferred for signal `\wishbone_manager.\next_CPU_DAT_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$327'.
No latch inferred for signal `\wishbone_manager.\next_state' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_ADR_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_DAT_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_SEL_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_WE_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_STB_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_CYC_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\wishbone_manager.\next_BUSY_O' from process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
No latch inferred for signal `\t04_screensignalLogic.\ack' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\nextData' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\nextDcx' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\nextCsx' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\nextWrx' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\xCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\yCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\rgbParam' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\rgbCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\oriCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\oriParam' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\sleepoCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\sleepiCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\swrstCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\dispoffCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\disponCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screensignalLogic.\memCommand' from process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
No latch inferred for signal `\t04_screenRegister.\nextControl' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\nextXbus' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\nextYbus' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\controlFill' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\xFill' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\xEdge' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenRegister.\cEdge' from process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
No latch inferred for signal `\t04_screenEnableEdge.\enableIn' from process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:0$292'.
No latch inferred for signal `\t04_screenCounter.\nextCt' from process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285'.
No latch inferred for signal `\t04_screenCounter.\ackEdge' from process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285'.
No latch inferred for signal `\t04_request_unit_old.\final_address' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\mem_store' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\instruction_out' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\freeze' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\MemRead_request' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\MemWrite_request' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_request_unit_old.\n_latched_instruction' from process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
No latch inferred for signal `\t04_register_file.$mem2reg_rd$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:23$206_DATA' from process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219'.
No latch inferred for signal `\t04_register_file.$mem2reg_rd$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:22$205_DATA' from process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216'.
No latch inferred for signal `\t04_multiplication.\ack_mul' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_multiplication.\zero_multi' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_multiplication.\multiplicand_i_n' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_multiplication.\multiplier_i_n' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_multiplication.\product_n' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_multiplication.\mul_rising_edge' from process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
No latch inferred for signal `\t04_mmio.\MemRead_Wishbone' from process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$188'.
No latch inferred for signal `\t04_mmio.\memload' from process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$185'.
No latch inferred for signal `\t04_datapath.\main_freeze' from process `\t04_datapath.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158'.
No latch inferred for signal `\t04_datapath.\result_or_pc4' from process `\t04_datapath.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158'.
No latch inferred for signal `\t04_counter_column.\column_n' from process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$154'.
No latch inferred for signal `\t04_counter_column.\pulse_e' from process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
No latch inferred for signal `\t04_counter_column.\count_n' from process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
No latch inferred for signal `\t04_counter_column.\pulse_s' from process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
No latch inferred for signal `\t04_control_unit.\ALU_control' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\Jalr' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\Jal' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\MemRead' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\MemWrite' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\RegWrite' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\ALUSrc' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\MemToReg' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_control_unit.\Imm' from process `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
No latch inferred for signal `\t04_button_decoder_edge_detector.\button_n' from process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$84'.
No latch inferred for signal `\t04_button_decoder_edge_detector.\rising' from process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
No latch inferred for signal `\t04_button_decoder_edge_detector.\d1' from process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
No latch inferred for signal `\t04_button_decoder_edge_detector.\sticky_n' from process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
No latch inferred for signal `\t04_button_decoder_edge_detector.\push_n' from process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
No latch inferred for signal `\t04_button_debounce.\row_d' from process `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:0$74'.
No latch inferred for signal `\t04_app_alpha_fsm.\app' from process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68'.
No latch inferred for signal `\t04_app_alpha_fsm.\app_n' from process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68'.
No latch inferred for signal `\t04_app_alpha_fsm.\alpha_n' from process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$63'.
No latch inferred for signal `\t04_addressDecoder.\WEN' from process `\t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
No latch inferred for signal `\t04_addressDecoder.\Ram_En' from process `\t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
No latch inferred for signal `\t04_addressDecoder.\key_en' from process `\t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
No latch inferred for signal `\t04_acknowledgement_center.\d_ack' from process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49'.
No latch inferred for signal `\t04_acknowledgement_center.\i_ack' from process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49'.
No latch inferred for signal `\t04_PC.\n_PC' from process `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:0$45'.
No latch inferred for signal `\t04_ALU.\ALU_result' from process `\t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.
No latch inferred for signal `\t04_ALU.\BranchConditionFlag' from process `\t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.
No latch inferred for signal `\t04_ALU.\MUL_EN' from process `\t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.

36.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630'.
  created $adff cell `$procdff$3977' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$623'.
  created $dff cell `$procdff$3978' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619'.
  created $adff cell `$procdff$3981' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$612'.
  created $dff cell `$procdff$3982' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$609'.
  created $adff cell `$procdff$3985' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$606'.
  created $dff cell `$procdff$3986' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$603'.
  created $adff cell `$procdff$3989' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$600'.
  created $dff cell `$procdff$3990' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$598'.
  created $dff cell `$procdff$3991' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$596'.
  created $dff cell `$procdff$3992' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592'.
  created $adff cell `$procdff$3995' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$585'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581'.
  created $adff cell `$procdff$3999' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$574'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$571'.
  created $adff cell `$procdff$4003' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$568'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$565'.
  created $adff cell `$procdff$4007' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$562'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$560'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$558'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\dout1' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:83$387'.
  created $dff cell `$procdff$4011' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_ADDR' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4012' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_DATA' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4013' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4014' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_ADDR' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4015' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_DATA' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4016' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4017' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_ADDR' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4018' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_DATA' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4019' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4020' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_ADDR' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4021' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_DATA' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4022' with negative edge clock.
Creating register for signal `\sram_for_FPGA.$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
  created $dff cell `$procdff$4023' with negative edge clock.
Creating register for signal `\sram_for_FPGA.\csb1_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:58$348'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\addr1_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:58$348'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\csb0_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\wmask0_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\addr0_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `\sram_for_FPGA.\din0_reg' using process `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `\sram_WB_Wrapper.\wbs_ack_o' using process `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340'.
  created $adff cell `$procdff$4032' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\prev_BUSY_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:147$323'.
  created $adff cell `$procdff$4037' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\ADR_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4042' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\DAT_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4047' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\SEL_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4052' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\WE_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4057' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\STB_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4062' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\CYC_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4067' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\CPU_DAT_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4072' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\BUSY_O' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4077' with positive edge clock and positive level reset.
Creating register for signal `\wishbone_manager.\curr_state' using process `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
  created $adff cell `$procdff$4082' with positive edge clock and positive level reset.
Creating register for signal `\t04_screensignalLogic.\currentData' using process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
  created $adff cell `$procdff$4085' with positive edge clock and positive level reset.
Creating register for signal `\t04_screensignalLogic.\currentDcx' using process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
  created $adff cell `$procdff$4088' with positive edge clock and positive level reset.
Creating register for signal `\t04_screensignalLogic.\currentCsx' using process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
  created $adff cell `$procdff$4091' with positive edge clock and positive level reset.
Creating register for signal `\t04_screensignalLogic.\currentWrx' using process `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
  created $adff cell `$procdff$4094' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\currentControl' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4097' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\currentXbus' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4100' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\currentYbus' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4103' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\xFill1' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4106' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\xFill2' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4109' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\xFill3' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4112' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\cFill1' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4115' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\cFill2' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4118' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenRegister.\cFill3' using process `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
  created $adff cell `$procdff$4121' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenEnableEdge.\enable1' using process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
  created $adff cell `$procdff$4124' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenEnableEdge.\enable2' using process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
  created $adff cell `$procdff$4127' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenEnableEdge.\enable3' using process `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
  created $adff cell `$procdff$4130' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenCounter.\currentCt' using process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
  created $adff cell `$procdff$4133' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenCounter.\ack1' using process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
  created $adff cell `$procdff$4136' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenCounter.\ack2' using process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
  created $adff cell `$procdff$4139' with positive edge clock and positive level reset.
Creating register for signal `\t04_screenCounter.\ack3' using process `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
  created $adff cell `$procdff$4142' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\latched_instruction' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4145' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\n_memread' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4148' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\n_memread2' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4151' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\n_memwrite' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4154' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\n_memwrite2' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4157' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\ack_mul_reg' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4160' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\ack_mul_reg2' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4163' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\MUL_EN1' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4166' with positive edge clock and positive level reset.
Creating register for signal `\t04_request_unit_old.\zero_multi1' using process `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
  created $adff cell `$procdff$4169' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.$fordecl_block$202.i' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4172' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[0]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4175' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[1]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4178' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[2]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4181' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[3]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4184' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[4]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4187' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[5]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4190' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[6]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4193' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[7]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4196' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[8]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4199' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[9]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4202' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[10]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4205' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[11]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4208' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[12]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4211' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[13]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4214' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[14]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4217' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[15]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4220' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[16]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4223' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[17]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4226' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[18]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4229' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[19]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4232' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[20]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4235' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[21]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4238' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[22]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4241' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[23]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4244' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[24]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4247' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[25]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4250' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[26]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4253' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[27]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4256' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[28]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4259' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[29]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4262' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[30]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4265' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.\registers[31]' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4268' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_ADDR' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4271' with positive edge clock and positive level reset.
Creating register for signal `\t04_register_file.$mem2reg_wr$\registers$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:17$204_DATA' using process `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
  created $adff cell `$procdff$4274' with positive edge clock and positive level reset.
Creating register for signal `\t04_multiplication.\product' using process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
  created $adff cell `$procdff$4277' with positive edge clock and positive level reset.
Creating register for signal `\t04_multiplication.\multiplicand_i' using process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
  created $adff cell `$procdff$4280' with positive edge clock and positive level reset.
Creating register for signal `\t04_multiplication.\multiplier_i' using process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
  created $adff cell `$procdff$4283' with positive edge clock and positive level reset.
Creating register for signal `\t04_multiplication.\mul_prev' using process `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:17$190'.
  created $adff cell `$procdff$4286' with positive edge clock and positive level reset.
Creating register for signal `\t04_mmio.\key_en1' using process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
  created $adff cell `$procdff$4289' with positive edge clock and positive level reset.
Creating register for signal `\t04_mmio.\key_en2' using process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
  created $adff cell `$procdff$4292' with positive edge clock and positive level reset.
Creating register for signal `\t04_mmio.\key_en3' using process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
  created $adff cell `$procdff$4295' with positive edge clock and positive level reset.
Creating register for signal `\t04_mmio.\WEN1' using process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
  created $adff cell `$procdff$4298' with positive edge clock and positive level reset.
Creating register for signal `\t04_mmio.\WEN2' using process `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
  created $adff cell `$procdff$4301' with positive edge clock and positive level reset.
Creating register for signal `\t04_keypad_register.\key_reg' using process `\t04_keypad_register.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175'.
  created $adff cell `$procdff$4304' with positive edge clock and positive level reset.
Creating register for signal `\t04_counter_column.\column' using process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:45$153'.
  created $adff cell `$procdff$4307' with positive edge clock and positive level reset.
Creating register for signal `\t04_counter_column.\count' using process `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:13$147'.
  created $adff cell `$procdff$4310' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_decoder_edge_detector.\button' using process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:54$83'.
  created $adff cell `$procdff$4313' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_decoder_edge_detector.\q2' using process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
  created $adff cell `$procdff$4316' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_decoder_edge_detector.\d2' using process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
  created $adff cell `$procdff$4319' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_decoder_edge_detector.\sticky' using process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
  created $adff cell `$procdff$4322' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_decoder_edge_detector.\push' using process `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
  created $adff cell `$procdff$4325' with positive edge clock and positive level reset.
Creating register for signal `\t04_button_debounce.\debounce' using process `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:10$72'.
  created $adff cell `$procdff$4328' with positive edge clock and positive level reset.
Creating register for signal `\t04_app_alpha_fsm.\app_c' using process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:41$67'.
  created $adff cell `$procdff$4331' with positive edge clock and positive level reset.
Creating register for signal `\t04_app_alpha_fsm.\alpha' using process `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:20$62'.
  created $adff cell `$procdff$4334' with positive edge clock and positive level reset.
Creating register for signal `\t04_acknowledgement_center.\DATA_STORING1' using process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:49$54'.
  created $adff cell `$procdff$4337' with positive edge clock and positive level reset.
Creating register for signal `\t04_acknowledgement_center.\DATA_STORING' using process `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53'.
  created $adff cell `$procdff$4340' with positive edge clock and positive level reset.
Creating register for signal `\t04_PC.\PC' using process `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:16$44'.
  created $adff cell `$procdff$4343' with positive edge clock and positive level reset.
Creating register for signal `\reset_on_start.\startup' using process `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14'.
  created $adff cell `$procdff$4346' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\recv' using process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:118$7'.
  created $adff cell `$procdff$4351' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\xmit' using process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:112$5'.
  created $adff cell `$procdff$4356' with positive edge clock and positive level reset.
Creating register for signal `\ice40hx8k.\ctr' using process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\ice40hx8k.\hz100' using process `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1'.
  created $dff cell `$procdff$4358' with positive edge clock.

36.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

36.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$633'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630'.
Removing empty process `SB_DFFNES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1414$630'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$629'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$623'.
Removing empty process `SB_DFFNESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1353$623'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$622'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619'.
Removing empty process `SB_DFFNER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1273$619'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$618'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$612'.
Removing empty process `SB_DFFNESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1212$612'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$611'.
Removing empty process `SB_DFFNS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1138$609'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$608'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$606'.
Removing empty process `SB_DFFNSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1088$606'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$605'.
Removing empty process `SB_DFFNR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:1017$603'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$602'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$600'.
Removing empty process `SB_DFFNSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:967$600'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$599'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$598'.
Removing empty process `SB_DFFNE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:922$598'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$597'.
Removing empty process `SB_DFFN.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:882$596'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$595'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592'.
Removing empty process `SB_DFFES.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:803$592'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$591'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$585'.
Removing empty process `SB_DFFESS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:742$585'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$584'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581'.
Removing empty process `SB_DFFER.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:662$581'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$580'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$574'.
Removing empty process `SB_DFFESR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:601$574'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$573'.
Removing empty process `SB_DFFS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:527$571'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$570'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$568'.
Removing empty process `SB_DFFSS.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:477$568'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$567'.
Removing empty process `SB_DFFR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:406$565'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$564'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$562'.
Removing empty process `SB_DFFSR.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:356$562'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$561'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$560'.
Removing empty process `SB_DFFE.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:311$560'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:0$559'.
Removing empty process `SB_DFF.$proc$/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:271$558'.
Found and cleaned up 1 empty switch in `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:83$387'.
Removing empty process `sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:83$387'.
Found and cleaned up 5 empty switches in `\sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
Removing empty process `sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:67$349'.
Removing empty process `sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:58$348'.
Removing empty process `sram_for_FPGA.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:45$347'.
Found and cleaned up 1 empty switch in `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340'.
Removing empty process `sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:68$340'.
Found and cleaned up 5 empty switches in `\sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:0$337'.
Removing empty process `sram_WB_Wrapper.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_WB_Wrapper.sv:0$337'.
Found and cleaned up 2 empty switches in `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$327'.
Removing empty process `wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$327'.
Removing empty process `wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:147$323'.
Found and cleaned up 4 empty switches in `\wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
Removing empty process `wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:0$318'.
Removing empty process `wishbone_manager.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:58$316'.
Removing empty process `t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:298$315'.
Found and cleaned up 9 empty switches in `\t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
Removing empty process `t04_screensignalLogic.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv:0$314'.
Removing empty process `t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:51$311'.
Found and cleaned up 7 empty switches in `\t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
Removing empty process `t04_screenRegister.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv:0$301'.
Removing empty process `t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:17$298'.
Found and cleaned up 1 empty switch in `\t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:0$292'.
Removing empty process `t04_screenEnableEdge.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv:0$292'.
Removing empty process `t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:26$291'.
Found and cleaned up 4 empty switches in `\t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285'.
Removing empty process `t04_screenCounter.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:0$285'.
Found and cleaned up 11 empty switches in `\t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
Removing empty process `t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:0$233'.
Removing empty process `t04_request_unit_old.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:36$232'.
Found and cleaned up 1 empty switch in `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219'.
Removing empty process `t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$219'.
Found and cleaned up 1 empty switch in `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216'.
Removing empty process `t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:0$216'.
Found and cleaned up 2 empty switches in `\t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
Removing empty process `t04_register_file.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv:9$207'.
Found and cleaned up 3 empty switches in `\t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
Removing empty process `t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:0$192'.
Removing empty process `t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:27$191'.
Removing empty process `t04_multiplication.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:17$190'.
Removing empty process `t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$188'.
Removing empty process `t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:132$187'.
Found and cleaned up 2 empty switches in `\t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$185'.
Removing empty process `t04_mmio.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_mmio.sv:0$185'.
Found and cleaned up 1 empty switch in `\t04_keypad_register.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175'.
Removing empty process `t04_keypad_register.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv:14$175'.
Found and cleaned up 3 empty switches in `\t04_datapath.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158'.
Removing empty process `t04_datapath.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:0$158'.
Found and cleaned up 2 empty switches in `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$154'.
Removing empty process `t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$154'.
Removing empty process `t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:45$153'.
Found and cleaned up 3 empty switches in `\t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
Removing empty process `t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:0$148'.
Removing empty process `t04_counter_column.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:13$147'.
Found and cleaned up 1 empty switch in `\t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
Removing empty process `t04_control_unit.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:0$126'.
Found and cleaned up 42 empty switches in `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$84'.
Removing empty process `t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$84'.
Removing empty process `t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:54$83'.
Found and cleaned up 4 empty switches in `\t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
Removing empty process `t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:0$77'.
Removing empty process `t04_button_decoder_edge_detector.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:14$76'.
Found and cleaned up 1 empty switch in `\t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:0$74'.
Removing empty process `t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:0$74'.
Removing empty process `t04_button_debounce.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv:10$72'.
Found and cleaned up 5 empty switches in `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68'.
Removing empty process `t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$68'.
Removing empty process `t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:41$67'.
Found and cleaned up 1 empty switch in `\t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$63'.
Removing empty process `t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:0$63'.
Removing empty process `t04_app_alpha_fsm.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:20$62'.
Found and cleaned up 2 empty switches in `\t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
Removing empty process `t04_addressDecoder.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:0$55'.
Removing empty process `t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:49$54'.
Found and cleaned up 2 empty switches in `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53'.
Removing empty process `t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:37$53'.
Found and cleaned up 2 empty switches in `\t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49'.
Removing empty process `t04_acknowledgement_center.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:0$49'.
Found and cleaned up 3 empty switches in `\t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:0$45'.
Removing empty process `t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:0$45'.
Removing empty process `t04_PC.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:16$44'.
Found and cleaned up 6 empty switches in `\t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.
Removing empty process `t04_ALU.$proc$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:0$18'.
Removing empty process `reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:143$16'.
Found and cleaned up 1 empty switch in `\reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14'.
Removing empty process `reset_on_start.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:145$14'.
Removing empty process `ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:13$12'.
Removing empty process `ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:12$11'.
Removing empty process `ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:118$7'.
Removing empty process `ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:112$5'.
Found and cleaned up 1 empty switch in `\ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1'.
Removing empty process `ice40hx8k.$proc$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:15$1'.
Cleaned up 157 empty switches.

36.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sram_for_FPGA.
<suppressed ~25 debug messages>
Optimizing module sram_WB_Wrapper.
<suppressed ~2 debug messages>
Optimizing module wishbone_manager.
<suppressed ~44 debug messages>
Optimizing module t04_top.
Optimizing module t04_screensignalLogic.
<suppressed ~36 debug messages>
Optimizing module t04_screen_top.
Optimizing module t04_screenRegister.
<suppressed ~9 debug messages>
Optimizing module t04_screenEnableEdge.
<suppressed ~3 debug messages>
Optimizing module t04_screenCounter.
<suppressed ~5 debug messages>
Optimizing module t04_request_unit_old.
<suppressed ~18 debug messages>
Optimizing module t04_register_file.
<suppressed ~38 debug messages>
Optimizing module t04_multiplication.
<suppressed ~6 debug messages>
Optimizing module t04_mmio.
<suppressed ~5 debug messages>
Optimizing module t04_keypad_register.
<suppressed ~1 debug messages>
Optimizing module t04_keypad_interface.
Optimizing module t04_fa32.
Optimizing module t04_fa.
Optimizing module t04_datapath.
<suppressed ~1 debug messages>
Optimizing module t04_counter_column.
<suppressed ~2 debug messages>
Optimizing module t04_control_unit.
Optimizing module t04_button_decoder_edge_detector.
<suppressed ~5 debug messages>
Optimizing module t04_button_debounce.
<suppressed ~1 debug messages>
Optimizing module t04_app_alpha_fsm.
<suppressed ~4 debug messages>
Optimizing module t04_addressDecoder.
Optimizing module t04_acknowledgement_center.
<suppressed ~2 debug messages>
Optimizing module t04_PC.
<suppressed ~1 debug messages>
Optimizing module t04_ALU.
<suppressed ~10 debug messages>
Optimizing module top.
Optimizing module reset_on_start.
<suppressed ~2 debug messages>
Optimizing module ice40hx8k.
<suppressed ~4 debug messages>

36.4. Executing FLATTEN pass (flatten design).
Deleting now unused module sram_for_FPGA.
Deleting now unused module sram_WB_Wrapper.
Deleting now unused module wishbone_manager.
Deleting now unused module t04_top.
Deleting now unused module t04_screensignalLogic.
Deleting now unused module t04_screen_top.
Deleting now unused module t04_screenRegister.
Deleting now unused module t04_screenEnableEdge.
Deleting now unused module t04_screenCounter.
Deleting now unused module t04_request_unit_old.
Deleting now unused module t04_register_file.
Deleting now unused module t04_multiplication.
Deleting now unused module t04_mmio.
Deleting now unused module t04_keypad_register.
Deleting now unused module t04_keypad_interface.
Deleting now unused module t04_fa32.
Deleting now unused module t04_fa.
Deleting now unused module t04_datapath.
Deleting now unused module t04_counter_column.
Deleting now unused module t04_control_unit.
Deleting now unused module t04_button_decoder_edge_detector.
Deleting now unused module t04_button_debounce.
Deleting now unused module t04_app_alpha_fsm.
Deleting now unused module t04_addressDecoder.
Deleting now unused module t04_acknowledgement_center.
Deleting now unused module t04_PC.
Deleting now unused module t04_ALU.
Deleting now unused module top.
Deleting now unused module reset_on_start.
<suppressed ~60 debug messages>

36.5. Executing TRIBUF pass.

36.6. Executing DEMINOUT pass (demote inout ports to input or output).

36.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~30 debug messages>

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 33 unused cells and 1271 unused wires.
<suppressed ~51 debug messages>

36.9. Executing CHECK pass (checking for obvious problems).
Checking module ice40hx8k...
Warning: Wire ice40hx8k.\ss7 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss7 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss6 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss5 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss4 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss3 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss2 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss1 [0] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [7] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [6] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [5] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [4] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [3] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [2] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [1] is used but has no driver.
Warning: Wire ice40hx8k.\ss0 [0] is used but has no driver.
Warning: Wire ice40hx8k.\right [7] is used but has no driver.
Warning: Wire ice40hx8k.\right [6] is used but has no driver.
Warning: Wire ice40hx8k.\right [5] is used but has no driver.
Warning: Wire ice40hx8k.\right [4] is used but has no driver.
Warning: Wire ice40hx8k.\right [3] is used but has no driver.
Warning: Wire ice40hx8k.\red is used but has no driver.
Warning: Wire ice40hx8k.\green is used but has no driver.
Warning: Wire ice40hx8k.\blue is used but has no driver.
Warning: Wire ice40hx8k.\Tx is used but has no driver.
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2206 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.13-85.18|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.9-95.12
      S[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2209 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.13-85.18|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.9-95.12
      B[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.Freeze source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:26.7-26.13
    cell $flatten\top_inst.\team_04_inst.\datapath.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:113$163 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:113.23-113.43
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3010 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:112.14-112.34|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:112.10-117.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3013 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.9-109.19|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.5-117.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3016 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.9-109.19|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.5-117.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.main_freeze source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:40.7-40.18
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3834 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      S[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3837 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:30.14-30.18|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:30.10-35.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3840 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3843 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.n_PC [0] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:6.25-6.29
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254 ($sub) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78.33-78.45
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2212 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:77.17-77.32|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:77.13-82.16
      B[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2215 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.13-73.16|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.9-83.12
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2218 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.13-73.16|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.9-83.12
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.mmio.addrDecode.address_in [0] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:2.25-2.35
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$56 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.40
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$58 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.71
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$60 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$procmux$3811 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.102|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.9-26.12
      S[0] --> Y[0]
    wire \top_inst.team_04_inst.mmio.ack_center.key_en source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:6.17-6.23
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3819 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:29.14-29.38|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:29.10-34.8
      B[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3822 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.9-26.21|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.5-34.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3825 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.9-26.21|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.5-34.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.d_ack source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_top.sv:23.18-23.23
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.alu.instruction [0] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[1]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[1] --> Y[1]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[1] --> Y[1]
    wire \top_inst.team_04_inst.datapath.alu.instruction [1] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[1] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[2]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[2] --> Y[2]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[2] --> Y[2]
    wire \top_inst.team_04_inst.datapath.alu.instruction [2] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[2] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[3]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[3] --> Y[3]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[3] --> Y[3]
    wire \top_inst.team_04_inst.datapath.alu.instruction [3] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[3] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[4]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[4] --> Y[4]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[4] --> Y[4]
    wire \top_inst.team_04_inst.datapath.alu.instruction [4] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[4] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[5]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[5] --> Y[5]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[5] --> Y[5]
    wire \top_inst.team_04_inst.datapath.alu.instruction [5] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[5] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2221 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.14-72.12
      S[0] --> Y[6]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[6] --> Y[6]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2227 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.13-64.77|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:64.9-72.12
      A[6] --> Y[6]
    wire \top_inst.team_04_inst.datapath.alu.instruction [6] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:2.37-2.48
    cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31$134 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:31.16-31.27
      A[6] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.MemRead source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:12.18-12.25
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$241 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.80-67.99
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$242 ($logic_not) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.78-67.100
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$243 ($logic_and) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.36-67.101
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$244 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67$251 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:67.18-67.196
      (cell's internal connectivity overapproximated; loop may be a false positive)
Warning: found logic loop in module ice40hx8k:
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2209 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.13-85.18|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:85.9-95.12
      S[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.Freeze source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:26.7-26.13
    cell $flatten\top_inst.\team_04_inst.\datapath.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:113$163 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:113.23-113.43
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3010 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:112.14-112.34|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:112.10-117.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3013 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.9-109.19|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.5-117.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.$procmux$3016 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.9-109.19|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:109.5-117.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.main_freeze source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:40.7-40.18
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3834 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      S[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3837 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:30.14-30.18|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:30.10-35.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3840 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3843 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.9-27.15|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:27.5-35.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.datapath.ru.n_PC [0] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:6.25-6.29
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254 ($sub) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78.33-78.45
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2212 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:77.17-77.32|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:77.13-82.16
      B[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2215 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.13-73.16|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.9-83.12
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2218 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.13-73.16|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:73.9-83.12
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.mmio.addrDecode.address_in [0] source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:2.25-2.35
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$56 ($eq) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.40
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$58 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.71
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$60 ($logic_or) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.102
      (cell's internal connectivity overapproximated; loop may be a false positive)
    cell $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$procmux$3811 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.13-21.102|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21.9-26.12
      S[0] --> Y[0]
    wire \top_inst.team_04_inst.mmio.ack_center.key_en source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:6.17-6.23
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3819 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:29.14-29.38|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:29.10-34.8
      B[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3822 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.9-26.21|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.5-34.8
      A[0] --> Y[0]
    cell $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3825 ($mux) source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.9-26.21|/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv:26.5-34.8
      A[0] --> Y[0]
    wire \top_inst.team_04_inst.d_ack source: /home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_top.sv:23.18-23.23
Found and reported 82 problems.
Consider re-running with '-force-detailed-loop-check' to rule out false positives.

36.10. Executing OPT pass (performing simple optimizations).

36.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~1599 debug messages>
Removed a total of 533 cells.

36.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3857.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3859.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2167.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2170.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2173.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2179.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2182.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2188.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2191.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2197.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2206.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2215.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\ru.$procmux$2224.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3861.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3762.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3764.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3772.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3774.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3783.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3785.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3864.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3877.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3793.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3027.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3036.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3042.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3047.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3053.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3879.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3882.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3895.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3897.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3900.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3912.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3915.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3927.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3930.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3936.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3942.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3078.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3081.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3084.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3086.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3089.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3092.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3095.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3098.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3105.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3108.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3110.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3113.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3116.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3119.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3122.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3129.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3131.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3134.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3137.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3140.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3143.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3149.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3152.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3155.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3158.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3161.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3167.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3170.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3173.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3176.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3183.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3186.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3189.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3191.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3194.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3197.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3200.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3207.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3210.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3212.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3215.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3218.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3221.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3228.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3230.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3233.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3236.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3239.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3245.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3248.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3251.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3254.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3260.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3263.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3266.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3273.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3276.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3279.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3281.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3284.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3287.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3294.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3297.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3299.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3302.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3305.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3312.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3314.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3317.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3320.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3326.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3329.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3332.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3338.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3341.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3348.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3351.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3354.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3356.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3359.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3366.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3369.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3371.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3374.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3381.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3383.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3386.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3392.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3395.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3401.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3409.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3412.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3415.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3417.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3420.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3423.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3426.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3428.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3436.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3439.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3441.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3444.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3447.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3450.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3452.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3460.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3462.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3465.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3468.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3471.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3473.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3480.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3483.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3486.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3489.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3491.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3498.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3501.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3504.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3506.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3514.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3517.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3520.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3522.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3525.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3528.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3530.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3538.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3541.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3543.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3546.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3549.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3551.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3559.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3561.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3564.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3567.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3569.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3576.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3579.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3582.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3584.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3591.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3594.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3596.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3604.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3607.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3610.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3612.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3615.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3617.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3625.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3628.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3630.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3633.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3635.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3643.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3645.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3648.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3650.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3657.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3660.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3662.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3669.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3671.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3679.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3682.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3685.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3687.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3689.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3697.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3700.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3702.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3704.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3712.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3714.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3716.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3723.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3725.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3731.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\keypad.\decode.$procmux$3746.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.$procmux$3002.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procmux$3822.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$procmux$3805.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.$procmux$934.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.$procmux$940.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.$procmux$946.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.$procmux$961.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$820.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$826.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$832.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$838.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$844.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$850.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$856.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$862.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$868.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$874.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$880.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$886.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1000.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.$procmux$3013.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1006.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1012.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3953.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1018.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1025.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1032.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1039.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1046.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1053.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1060.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1067.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1074.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1081.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1088.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1095.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1102.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1109.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1116.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1123.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1130.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$967.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$976.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$982.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$988.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$994.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2137.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2140.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2143.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2149.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2152.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\counter.$procmux$2158.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2042.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2045.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2047.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2050.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2057.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2059.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2062.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2069.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2071.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2074.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2080.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2083.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2089.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2092.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2098.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2101.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2107.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2113.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\register.$procmux$2119.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1187.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1201.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1219.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1254.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1261.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1287.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1302.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1321.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1357.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1365.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1392.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1408.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1428.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1465.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1474.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1502.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1519.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1540.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1578.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1588.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2960.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2963.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2969.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2972.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2978.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procmux$2984.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1617.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3831.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3834.
    dead port 1/2 on $mux $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$procmux$3840.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1635.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1657.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1696.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1707.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1724.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1742.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1760.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1775.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1787.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1806.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1825.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1843.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1859.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1872.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1896.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1918.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1948.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1965.
    dead port 2/2 on $mux $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1979.
Removed 340 multiplexer ports.
<suppressed ~107 debug messages>

36.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3903: { $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3860_CMP $auto$opt_reduce.cc:134:opt_pmux$4426 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [31:25] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [23:0] } = { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836:
      Old ports: A=0, B=16711680, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [31:17] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [15:0] } = { 8'00000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854:
      Old ports: A=0, B=65280, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [31:9] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [7:0] } = { 16'0000000000000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872:
      Old ports: A=0, B=255, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y
      New ports: A=1'0, B=1'1, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0]
      New connections: $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [31:1] = { 24'000000000000000000000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0] }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1170: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP $auto$opt_reduce.cc:134:opt_pmux$4430 $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP $auto$opt_reduce.cc:134:opt_pmux$4428 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1193: { $auto$opt_reduce.cc:134:opt_pmux$4434 $auto$opt_reduce.cc:134:opt_pmux$4432 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1211: { $auto$opt_reduce.cc:134:opt_pmux$4438 $auto$opt_reduce.cc:134:opt_pmux$4436 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1226: { $auto$opt_reduce.cc:134:opt_pmux$4442 $auto$opt_reduce.cc:134:opt_pmux$4440 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1270: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP $auto$opt_reduce.cc:134:opt_pmux$4444 $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1172_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1171_CMP }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1294: { $auto$opt_reduce.cc:134:opt_pmux$4448 $auto$opt_reduce.cc:134:opt_pmux$4446 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1313: { $auto$opt_reduce.cc:134:opt_pmux$4452 $auto$opt_reduce.cc:134:opt_pmux$4450 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1329: { $auto$opt_reduce.cc:134:opt_pmux$4456 $auto$opt_reduce.cc:134:opt_pmux$4454 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1375: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP $auto$opt_reduce.cc:134:opt_pmux$4458 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1400: { $auto$opt_reduce.cc:134:opt_pmux$4462 $auto$opt_reduce.cc:134:opt_pmux$4460 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1420: { $auto$opt_reduce.cc:134:opt_pmux$4466 $auto$opt_reduce.cc:134:opt_pmux$4464 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1437: { $auto$opt_reduce.cc:134:opt_pmux$4470 $auto$opt_reduce.cc:134:opt_pmux$4468 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1485: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP $auto$opt_reduce.cc:134:opt_pmux$4472 $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1171_CMP }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1511: { $auto$opt_reduce.cc:134:opt_pmux$4476 $auto$opt_reduce.cc:134:opt_pmux$4474 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1532: { $auto$opt_reduce.cc:134:opt_pmux$4480 $auto$opt_reduce.cc:134:opt_pmux$4478 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1550: { $auto$opt_reduce.cc:134:opt_pmux$4484 $auto$opt_reduce.cc:134:opt_pmux$4482 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1600: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1172_CMP $auto$opt_reduce.cc:134:opt_pmux$4486 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1627: { $auto$opt_reduce.cc:134:opt_pmux$4490 $auto$opt_reduce.cc:134:opt_pmux$4488 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1649: { $auto$opt_reduce.cc:134:opt_pmux$4494 $auto$opt_reduce.cc:134:opt_pmux$4492 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1668: { $auto$opt_reduce.cc:134:opt_pmux$4498 $auto$opt_reduce.cc:134:opt_pmux$4496 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1754: { $auto$opt_reduce.cc:134:opt_pmux$4502 $auto$opt_reduce.cc:134:opt_pmux$4500 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1771: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1199_CMP $auto$opt_reduce.cc:134:opt_pmux$4504 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1800: { $auto$opt_reduce.cc:134:opt_pmux$4508 $auto$opt_reduce.cc:134:opt_pmux$4506 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1855: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1199_CMP $auto$opt_reduce.cc:134:opt_pmux$4510 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1911: { $auto$opt_reduce.cc:134:opt_pmux$4514 $auto$opt_reduce.cc:134:opt_pmux$4512 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1932: { $auto$opt_reduce.cc:134:opt_pmux$4518 $auto$opt_reduce.cc:134:opt_pmux$4516 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1961: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1199_CMP $auto$opt_reduce.cc:134:opt_pmux$4520 }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$889:
      Old ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$386, B=0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361
      New ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$818_Y [24], B=1'0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [31:25] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [23:0] } = { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$361 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$898:
      Old ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$383, B=0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358
      New ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$836_Y [16], B=1'0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [31:17] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [15:0] } = { 8'00000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$907:
      Old ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$380, B=0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355
      New ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$854_Y [8], B=1'0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8]
      New connections: { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [31:9] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [7:0] } = { 16'0000000000000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$916:
      Old ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$377, B=0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352
      New ports: A=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procmux$872_Y [0], B=1'0, Y=$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0]
      New connections: $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [31:1] = { 24'000000000000000000000000 $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352 [0] }
  Optimizing cells in module \ice40hx8k.
Performed a total of 36 changes.

36.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

36.10.6. Executing OPT_DFF pass (perform DFF optimizations).

36.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 901 unused wires.
<suppressed ~7 debug messages>

36.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.10.9. Rerunning OPT passes. (Maybe there is more to do..)

36.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

36.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1982: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1897_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1807_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1725_CMP $auto$opt_reduce.cc:134:opt_pmux$4522 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1992: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1897_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1807_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1725_CMP $auto$opt_reduce.cc:134:opt_pmux$4524 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$2002: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1897_CMP $auto$opt_reduce.cc:134:opt_pmux$4528 $auto$opt_reduce.cc:134:opt_pmux$4526 }
    New ctrl vector for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$2022: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1897_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1807_CMP $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1725_CMP $auto$opt_reduce.cc:134:opt_pmux$4530 }
  Optimizing cells in module \ice40hx8k.
Performed a total of 4 changes.

36.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

36.10.13. Executing OPT_DFF pass (perform DFF optimizations).

36.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

36.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.10.16. Rerunning OPT passes. (Maybe there is more to do..)

36.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

36.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.10.20. Executing OPT_DFF pass (perform DFF optimizations).

36.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.10.23. Finished OPT passes. (There is nothing left to do.)

36.11. Executing FSM pass (extract and optimize FSM).

36.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ice40hx8k.ros.startup as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking ice40hx8k.top_inst.team_04_inst.keypad.apps.app_c as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ice40hx8k.top_inst.team_04_inst.keypad.columns.column.
Not marking ice40hx8k.top_inst.team_04_inst.keypad.decode.button as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ice40hx8k.top_inst.team_04_inst.mmio.wishbone.SEL_O as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ice40hx8k.top_inst.team_04_inst.mmio.wishbone.curr_state.

36.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\top_inst.team_04_inst.keypad.columns.column' from module `\ice40hx8k'.
  found $adff cell for state register: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procdff$4307
  root of input selection tree: \top_inst.team_04_inst.keypad.columns.column_n
  found reset state: 4'0000 (from async reset)
  found ctrl input: \top_inst.team_04_inst.keypad.columns.pulse_s
  found ctrl input: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3024_CMP
  found ctrl input: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3025_CMP
  found ctrl input: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3026_CMP
  found state code: 4'0001
  found state code: 4'1000
  found state code: 4'0100
  found state code: 4'0010
  found ctrl output: $flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:70$86_Y
  found ctrl output: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3024_CMP
  found ctrl output: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3025_CMP
  found ctrl output: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3026_CMP
  ctrl inputs: \top_inst.team_04_inst.keypad.columns.pulse_s
  ctrl outputs: { $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3026_CMP $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3025_CMP $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3024_CMP \top_inst.team_04_inst.keypad.columns.column_n $flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:70$86_Y }
  transition:     4'0000 1'0 ->     4'0000 8'00000000
  transition:     4'0000 1'1 ->     4'0001 8'00000010
  transition:     4'1000 1'0 ->     4'1000 8'00010001
  transition:     4'1000 1'1 ->     4'0001 8'00000011
  transition:     4'0100 1'0 ->     4'0100 8'00101000
  transition:     4'0100 1'1 ->     4'1000 8'00110000
  transition:     4'0010 1'0 ->     4'0010 8'01000100
  transition:     4'0010 1'1 ->     4'0100 8'01001000
  transition:     4'0001 1'0 ->     4'0001 8'10000010
  transition:     4'0001 1'1 ->     4'0010 8'10000100
Extracting FSM `\top_inst.team_04_inst.mmio.wishbone.curr_state' from module `\ice40hx8k'.
  found $adff cell for state register: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4082
  root of input selection tree: \top_inst.team_04_inst.mmio.wishbone.next_state
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CTRL
  found ctrl input: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1026_CMP
  found ctrl input: \top_inst.team_04_inst.mmio.sram.wbs_ack_o
  found ctrl input: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:114$322_Y
  found ctrl input: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:104$320_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:163$328_Y
  found ctrl output: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CMP [0]
  found ctrl output: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1026_CMP
  ctrl inputs: { $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CTRL $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:114$322_Y $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:104$320_Y \top_inst.team_04_inst.mmio.sram.wbs_ack_o }
  ctrl outputs: { $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1026_CMP $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CMP [0] $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:163$328_Y \top_inst.team_04_inst.mmio.wishbone.next_state }
  transition:       2'00 4'-00- ->       2'00 5'10000
  transition:       2'00 4'-01- ->       2'01 5'10001
  transition:       2'00 4'-1-- ->       2'10 5'10010
  transition:       2'10 4'---0 ->       2'10 5'00110
  transition:       2'10 4'---1 ->       2'00 5'00100
  transition:       2'01 4'---0 ->       2'01 5'01001
  transition:       2'01 4'---1 ->       2'00 5'01000

36.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537' from module `\ice40hx8k'.
  Removing unused input signal $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CTRL.
Optimizing FSM `$fsm$\top_inst.team_04_inst.keypad.columns.column$4531' from module `\ice40hx8k'.

36.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 15 unused cells and 17 unused wires.
<suppressed ~18 debug messages>

36.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\top_inst.team_04_inst.keypad.columns.column$4531' from module `\ice40hx8k'.
  Removing unused output signal \top_inst.team_04_inst.keypad.columns.column_n [0].
  Removing unused output signal \top_inst.team_04_inst.keypad.columns.column_n [1].
  Removing unused output signal \top_inst.team_04_inst.keypad.columns.column_n [2].
  Removing unused output signal \top_inst.team_04_inst.keypad.columns.column_n [3].
Optimizing FSM `$fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537' from module `\ice40hx8k'.
  Removing unused output signal \top_inst.team_04_inst.mmio.wishbone.next_state [0].
  Removing unused output signal \top_inst.team_04_inst.mmio.wishbone.next_state [1].

36.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\top_inst.team_04_inst.keypad.columns.column$4531' from module `\ice40hx8k' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  1000 -> ---1-
  0100 -> --1--
  0010 -> -1---
  0001 -> 1----
Recoding FSM `$fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537' from module `\ice40hx8k' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

36.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\top_inst.team_04_inst.keypad.columns.column$4531' from module `ice40hx8k':
-------------------------------------

  Information on FSM $fsm$\top_inst.team_04_inst.keypad.columns.column$4531 (\top_inst.team_04_inst.keypad.columns.column):

  Number of input signals:    1
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \top_inst.team_04_inst.keypad.columns.pulse_s

  Output signals:
    0: $flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:70$86_Y
    1: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3024_CMP
    2: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3025_CMP
    3: $flatten\top_inst.\team_04_inst.\keypad.\columns.$procmux$3026_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 1'0   ->     0 4'0000
      1:     0 1'1   ->     4 4'0000
      2:     1 1'0   ->     1 4'0001
      3:     1 1'1   ->     4 4'0001
      4:     2 1'1   ->     1 4'0010
      5:     2 1'0   ->     2 4'0010
      6:     3 1'1   ->     2 4'0100
      7:     3 1'0   ->     3 4'0100
      8:     4 1'1   ->     3 4'1000
      9:     4 1'0   ->     4 4'1000

-------------------------------------

FSM `$fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537' from module `ice40hx8k':
-------------------------------------

  Information on FSM $fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537 (\top_inst.team_04_inst.mmio.wishbone.curr_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \top_inst.team_04_inst.mmio.sram.wbs_ack_o
    1: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:104$320_Y
    2: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:114$322_Y

  Output signals:
    0: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/wishbone_manager/wishbone_manager.sv:163$328_Y
    1: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1001_CMP [0]
    2: $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1026_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'00-   ->     0 3'100
      1:     0 3'1--   ->     1 3'100
      2:     0 3'01-   ->     2 3'100
      3:     1 3'--1   ->     0 3'001
      4:     1 3'--0   ->     1 3'001
      5:     2 3'--1   ->     0 3'010
      6:     2 3'--0   ->     2 3'010

-------------------------------------

36.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\top_inst.team_04_inst.keypad.columns.column$4531' from module `\ice40hx8k'.
Mapping FSM `$fsm$\top_inst.team_04_inst.mmio.wishbone.curr_state$4537' from module `\ice40hx8k'.

36.12. Executing OPT pass (performing simple optimizations).

36.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~14 debug messages>

36.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

36.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

36.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$4358 ($dff) from module ice40hx8k (D = $not$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:19$3_Y, Q = \hz100).
Adding SRST signal on $procdff$4357 ($dff) from module ice40hx8k (D = $add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4_Y [15:0], Q = \ctr, rval = 16'0000000000000000).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procdff$4094 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.screenLogic.nextWrx, Q = \top_inst.team_04_inst.screen.screenLogic.currentWrx).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procdff$4091 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.screenLogic.nextCsx, Q = \top_inst.team_04_inst.screen.screenLogic.currentCsx).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procdff$4088 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.screenLogic.nextDcx, Q = \top_inst.team_04_inst.screen.screenLogic.currentDcx).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procdff$4085 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.screenLogic.nextData, Q = \top_inst.team_04_inst.screen.screenLogic.currentData).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\register.$procdff$4103 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.register.nextYbus, Q = \top_inst.team_04_inst.screen.register.currentYbus).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\register.$procdff$4100 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.register.nextXbus, Q = \top_inst.team_04_inst.screen.register.currentXbus).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\register.$procdff$4097 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.register.nextControl, Q = \top_inst.team_04_inst.screen.register.currentControl).
Adding EN signal on $flatten\top_inst.\team_04_inst.\screen.\counter.$procdff$4133 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.screen.counter.nextCt, Q = \top_inst.team_04_inst.screen.counter.currentCt).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4077 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_BUSY_O, Q = \top_inst.team_04_inst.mmio.wishbone.BUSY_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4072 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_CPU_DAT_O, Q = \top_inst.team_04_inst.mmio.wishbone.CPU_DAT_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4067 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_CYC_O, Q = \top_inst.team_04_inst.mmio.wishbone.CYC_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4062 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_STB_O, Q = \top_inst.team_04_inst.mmio.wishbone.STB_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4057 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_WE_O, Q = \top_inst.team_04_inst.mmio.wishbone.WE_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4052 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_SEL_O, Q = \top_inst.team_04_inst.mmio.wishbone.SEL_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4047 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_DAT_O, Q = \top_inst.team_04_inst.mmio.wishbone.DAT_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procdff$4042 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.mmio.wishbone.next_ADR_O, Q = \top_inst.team_04_inst.mmio.wishbone.ADR_O).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$procdff$4011 ($dff) from module ice40hx8k (D = $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$memrd$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:86$389_DATA, Q = \top_inst.team_04_inst.mmio.sram.sram_inst.dout1).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\keyreg.$procdff$4304 ($adff) from module ice40hx8k (D = { 25'0000000000000000000000000 \top_inst.team_04_inst.keypad.apps.app_c \top_inst.team_04_inst.keypad.decode.button }, Q = \top_inst.team_04_inst.mmio.keyreg.key_reg).
Adding EN signal on $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$procdff$4340 ($adff) from module ice40hx8k (D = $flatten\top_inst.\team_04_inst.\mmio.\ack_center.$0\DATA_STORING[0:0], Q = \top_inst.team_04_inst.mmio.ack_center.DATA_STORING).
Adding EN signal on $flatten\top_inst.\team_04_inst.\keypad.\decode.$procdff$4325 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.keypad.decode.push_n, Q = \top_inst.team_04_inst.keypad.decode.push).
Adding EN signal on $flatten\top_inst.\team_04_inst.\keypad.\columns.$procdff$4310 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.keypad.columns.count_n, Q = \top_inst.team_04_inst.keypad.columns.count).
Adding EN signal on $flatten\top_inst.\team_04_inst.\keypad.\apps.$procdff$4334 ($adff) from module ice40hx8k (D = $flatten\top_inst.\team_04_inst.\keypad.\apps.$not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:31$66_Y, Q = \top_inst.team_04_inst.keypad.apps.alpha).
Adding EN signal on $flatten\top_inst.\team_04_inst.\keypad.\apps.$procdff$4331 ($adff) from module ice40hx8k (D = $flatten\top_inst.\team_04_inst.\keypad.\apps.$2\app_n[1:0], Q = \top_inst.team_04_inst.keypad.apps.app_c).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\ru.$procdff$4145 ($adff) from module ice40hx8k (D = $flatten\top_inst.\team_04_inst.\datapath.\ru.$2\n_latched_instruction[31:0], Q = \top_inst.team_04_inst.datapath.ru.latched_instruction).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4268 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[31]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4265 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[30]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4262 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[29]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4259 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[28]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4256 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[27]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4253 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[26]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4250 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[25]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4247 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[24]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4244 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[23]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4241 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[22]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4238 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[21]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4235 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[20]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4232 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[19]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4229 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[18]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4226 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[17]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4223 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[16]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4220 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[15]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4217 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[14]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4214 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[13]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4211 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[12]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4208 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[11]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4205 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[10]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4202 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[9]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4199 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[8]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4196 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[7]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4193 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[6]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4190 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[5]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4187 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[4]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4184 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[3]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4181 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[2]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4178 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[1]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\rf.$procdff$4175 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.rf.write_data, Q = \top_inst.team_04_inst.datapath.rf.registers[0]).
Adding EN signal on $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$procdff$4277 ($adff) from module ice40hx8k (D = \top_inst.team_04_inst.datapath.multiplication_module.product_n, Q = \top_inst.team_04_inst.datapath.multiplication_module.product).
Adding EN signal on $flatten\ros.$procdff$4346 ($adff) from module ice40hx8k (D = $flatten\ros.$0\startup[2:0], Q = \ros.startup).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$4778 ($adffe) from module ice40hx8k.

36.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 71 unused cells and 97 unused wires.
<suppressed ~77 debug messages>

36.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~20 debug messages>

36.12.9. Rerunning OPT passes. (Maybe there is more to do..)

36.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

36.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

36.12.13. Executing OPT_DFF pass (perform DFF optimizations).

36.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

36.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~1 debug messages>

36.12.16. Rerunning OPT passes. (Maybe there is more to do..)

36.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

36.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.12.20. Executing OPT_DFF pass (perform DFF optimizations).

36.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.12.23. Finished OPT passes. (There is nothing left to do.)

36.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 13 bits (of 16) from port B of cell ice40hx8k.$eq$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:16$2 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4 ($add).
Removed top 16 bits (of 32) from port Y of cell ice40hx8k.$add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4 ($add).
Removed top 1 bits (of 13) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4670 ($ne).
Removed top 2 bits (of 14) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4668 ($ne).
Removed top 1 bits (of 14) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4666 ($ne).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4672 ($ne).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4674 ($ne).
Removed top 1 bits (of 9) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4676 ($ne).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4683 ($ne).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4685 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4687 ($ne).
Removed top 1 bits (of 15) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4662 ($ne).
Removed top 1 bits (of 14) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4664 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4655 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4657 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4633 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4627 ($ne).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$fsm_map.cc:77:implement_pattern_cache$4617 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4638 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4640 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4642 ($ne).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4646 ($ne).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4694 ($ne).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4722 ($ne).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4715 ($ne).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4804 ($ne).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4703 ($ne).
Removed top 4 bits (of 11) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:22$149 ($lt).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254 ($sub).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:46$27 ($eq).
Removed top 6 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:49$28 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:54$29 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$ternary$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:70$40 ($mux).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$ternary$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:71$42 ($mux).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3904_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3905_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3907_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:30$129 ($eq).
Removed top 5 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:30$130 ($eq).
Removed top 1 bits (of 7) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\cu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv:30$132 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2246_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2247_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2248_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2249_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2250_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2251_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2252_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2253_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2254_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2255_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2256_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2257_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2258_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2259_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2260_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2279_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2280_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2281_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2282_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2283_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2284_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2285_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2286_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2287_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2288_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2289_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2290_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2291_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2292_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2293_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2519_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2541_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2564_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2588_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2613_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2639_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2666_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2694_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2723_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2753_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2784_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2816_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2849_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2883_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\rf.$procmux$2918_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.$ternary$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:120$166 ($mux).
Removed top 31 bits (of 32) from port A of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.$not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:120$165 ($not).
Removed top 31 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.$not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:120$165 ($not).
Removed top 28 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$57 ($eq).
Removed top 28 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$59 ($eq).
Removed top 27 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:24$61 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4629 ($ne).
Removed top 19 bits (of 32) from FF cell ice40hx8k.$auto$ff.cc:266:slice$4768 ($adffe).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\addrDecode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv:21$56 ($eq).
Removed top 1 bits (of 2) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\apps.$procmux$3773_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ice40hx8k.$auto$opt_dff.cc:195:make_patterns_logic$4631 ($ne).
Removed top 2 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:100$114 ($eq).
Removed top 3 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:101$115 ($eq).
Removed top 1 bits (of 4) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\decode.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv:104$118 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150 ($add).
Removed top 21 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150 ($add).
Removed top 4 bits (of 11) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:25$151 ($eq).
Removed top 4 bits (of 11) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:30$152 ($eq).
Removed top 1 bits (of 5) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\apps.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv:30$64 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1172_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1173_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1174_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1175_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1176_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1177_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1178_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1179_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1180_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1181_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1182_CMP0 ($eq).
Removed top 20 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1183_CMP0 ($eq).
Removed top 20 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1184_CMP0 ($eq).
Removed top 21 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1185_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1188_CMP0 ($eq).
Removed top 17 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1194_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1195_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1197_CMP0 ($eq).
Removed top 22 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1199_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1227_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1229_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1231_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1233_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1235_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1237_CMP0 ($eq).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1239_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1241_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1243_CMP0 ($eq).
Removed top 19 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1245_CMP0 ($eq).
Removed top 20 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1247_CMP0 ($eq).
Removed top 20 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1249_CMP0 ($eq).
Removed top 21 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1251_CMP0 ($eq).
Removed top 17 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1260_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1288_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1393_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1503_CMP0 ($eq).
Removed top 27 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1618_CMP0 ($eq).
Removed top 25 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1725_CMP0 ($eq).
Removed top 4 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1801_CMP0 ($eq).
Removed top 4 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1802_CMP0 ($eq).
Removed top 26 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1807_CMP0 ($eq).
Removed top 3 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1856_CMP0 ($eq).
Removed top 3 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1871_CMP0 ($eq).
Removed top 5 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1893_CMP0 ($eq).
Removed top 24 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1897_CMP0 ($eq).
Removed top 5 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1943_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290 ($add).
Removed top 9 bits (of 32) from port Y of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290 ($add).
Removed top 18 bits (of 23) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1171_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:43$155 ($add).
Removed top 19 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1157 ($pmux).
Removed top 19 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1072 ($mux).
Removed top 19 bits (of 32) from mux cell ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1128 ($mux).
Removed top 16 bits (of 32) from wire ice40hx8k.$add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.$not$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:120$165_Y.
Removed top 31 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\datapath.\alu.$ternary$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:70$40_Y.
Removed top 21 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150_Y.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$352.
Removed top 16 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$355.
Removed top 8 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$0$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$358.
Removed top 24 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:71$343_EN[31:0]$377.
Removed top 16 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:73$344_EN[31:0]$380.
Removed top 8 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:75$345_EN[31:0]$383.
Removed top 19 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\wishbone.$2\next_ADR_O[31:0].
Removed top 19 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\mmio.\wishbone.$3\next_ADR_O[31:0].
Removed top 9 bits (of 32) from wire ice40hx8k.$flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290_Y.

36.14. Executing PEEPOPT pass (run peephole optimizers).

36.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

36.16. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ice40hx8k that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\top_inst.\team_04_inst.\datapath.\alu.$sshr$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:68$36 ($sshr):
    Found 3 activation_patterns using ctrl signal { \top_inst.team_04_inst.datapath.Jalr \top_inst.team_04_inst.datapath.MemToReg \top_inst.team_04_inst.datapath.ALU_control \top_inst.team_04_inst.datapath.MUL_EN \top_inst.team_04_inst.datapath.main_freeze $flatten\top_inst.\team_04_inst.\datapath.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:107$159_Y $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3906_CMP $flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:54$29_Y $flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:46$27_Y \top_inst.team_04_inst.datapath.pc_module.Branch $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:81$258_Y \reset }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\team_04_inst.\datapath.\alu.$shr$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:69$37 ($shr):
    Found 3 activation_patterns using ctrl signal { \top_inst.team_04_inst.datapath.Jalr \top_inst.team_04_inst.datapath.MemToReg \top_inst.team_04_inst.datapath.ALU_control \top_inst.team_04_inst.datapath.MUL_EN \top_inst.team_04_inst.datapath.main_freeze $flatten\top_inst.\team_04_inst.\datapath.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:107$159_Y $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3906_CMP $flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:54$29_Y $flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:46$27_Y \top_inst.team_04_inst.datapath.pc_module.Branch $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:81$258_Y \reset }.
    No candidates found.
  Analyzing resource sharing options for $flatten\top_inst.\team_04_inst.\datapath.\alu.$shl$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:66$34 ($shl):
    Found 3 activation_patterns using ctrl signal { \top_inst.team_04_inst.datapath.Jalr \top_inst.team_04_inst.datapath.MemToReg \top_inst.team_04_inst.datapath.ALU_control \top_inst.team_04_inst.datapath.MUL_EN \top_inst.team_04_inst.datapath.main_freeze $flatten\top_inst.\team_04_inst.\datapath.$logic_or$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:107$159_Y $flatten\top_inst.\team_04_inst.\datapath.\alu.$procmux$3907_CMP $flatten\top_inst.\team_04_inst.\datapath.\alu.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:46$27_Y \top_inst.team_04_inst.datapath.pc_module.Branch $flatten\top_inst.\team_04_inst.\datapath.\ru.$logic_and$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:81$258_Y \reset }.
    No candidates found.

36.17. Executing TECHMAP pass (map to technology primitives).

36.17.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

36.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

36.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ice40hx8k:
  creating $macc model for $add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\datapath.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:43$155 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\datapath.\alu.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:60$30 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:55$201 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:34$48 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254 ($sub).
  creating $macc model for $flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150 ($add).
  creating $macc model for $flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290 ($add).
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:34$48.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:55$201.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\datapath.\alu.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:60$30.
  creating $alu model for $macc $flatten\top_inst.\team_04_inst.\datapath.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:43$155.
  creating $alu model for $macc $add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4.
  creating $alu model for $flatten\top_inst.\team_04_inst.\datapath.\alu.$ge$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:40$26 ($ge): new $alu
  creating $alu model for $flatten\top_inst.\team_04_inst.\datapath.\alu.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:39$25 ($lt): merged with $flatten\top_inst.\team_04_inst.\datapath.\alu.$ge$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:40$26.
  creating $alu model for $flatten\top_inst.\team_04_inst.\datapath.\alu.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:70$39 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\team_04_inst.\keypad.\columns.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:22$149 ($lt): new $alu
  creating $alu model for $flatten\top_inst.\team_04_inst.\keypad.\columns.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:30$152 ($eq): merged with $flatten\top_inst.\team_04_inst.\keypad.\columns.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:22$149.
  creating $alu cell for $flatten\top_inst.\team_04_inst.\keypad.\columns.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:22$149, $flatten\top_inst.\team_04_inst.\keypad.\columns.$eq$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:30$152: $auto$alumacc.cc:485:replace_alu$4933
  creating $alu cell for $add$/home/shay/a/ohabli/nebula-iii/fpga_support/ice40hx8k.sv:22$4: $auto$alumacc.cc:485:replace_alu$4944
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv:43$155: $auto$alumacc.cc:485:replace_alu$4947
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\alu.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:70$39: $auto$alumacc.cc:485:replace_alu$4950
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\alu.$ge$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:40$26, $flatten\top_inst.\team_04_inst.\datapath.\alu.$lt$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:39$25: $auto$alumacc.cc:485:replace_alu$4957
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\alu.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv:60$30: $auto$alumacc.cc:485:replace_alu$4970
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\multiplication_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_multiplication.sv:55$201: $auto$alumacc.cc:485:replace_alu$4973
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\pc_module.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv:34$48: $auto$alumacc.cc:485:replace_alu$4976
  creating $alu cell for $flatten\top_inst.\team_04_inst.\datapath.\ru.$sub$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv:78$254: $auto$alumacc.cc:485:replace_alu$4979
  creating $alu cell for $flatten\top_inst.\team_04_inst.\keypad.\columns.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_counter_column.sv:23$150: $auto$alumacc.cc:485:replace_alu$4982
  creating $alu cell for $flatten\top_inst.\team_04_inst.\screen.\counter.$add$/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv:22$290: $auto$alumacc.cc:485:replace_alu$4985
  created 11 $alu and 0 $macc cells.

36.21. Executing OPT pass (performing simple optimizations).

36.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~4 debug messages>

36.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

36.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.21.6. Executing OPT_DFF pass (perform DFF optimizations).

36.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

36.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.21.9. Rerunning OPT passes. (Maybe there is more to do..)

36.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

36.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.21.13. Executing OPT_DFF pass (perform DFF optimizations).

36.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.21.16. Finished OPT passes. (There is nothing left to do.)

36.22. Executing MEMORY pass.

36.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

36.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

36.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem write port 0.
  Analyzing ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem write port 1.
  Analyzing ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem write port 2.
  Analyzing ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem write port 3.

36.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

36.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\top_inst.team_04_inst.mmio.sram.sram_inst.mem'[0] in module `\ice40hx8k': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.

36.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

36.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem by address:
  Merging ports 0, 1 (address \top_inst.team_04_inst.mmio.sram.sram_inst.addr1_reg).
  Merging ports 0, 2 (address \top_inst.team_04_inst.mmio.sram.sram_inst.addr1_reg).
  Merging ports 0, 3 (address \top_inst.team_04_inst.mmio.sram.sram_inst.addr1_reg).

36.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

36.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

36.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

36.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ice40hx8k.top_inst.team_04_inst.mmio.sram.sram_inst.mem via $__ICE40_RAM4K_
<suppressed ~68 debug messages>

36.25. Executing TECHMAP pass (map to technology primitives).

36.25.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

36.25.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

36.25.3. Continuing TECHMAP pass.
Using template $paramod$432bdb567826164f726416e2fe258cfb9a80a3b8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~41 debug messages>

36.26. Executing ICE40_BRAMINIT pass.

36.27. Executing OPT pass (performing simple optimizations).

36.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~258 debug messages>

36.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

36.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1625:emulate_read_first$5028 ($dff) from module ice40hx8k (D = { $flatten\top_inst.\team_04_inst.\mmio.\sram.\sram_inst.$2$memwr$\mem$/home/shay/a/ohabli/nebula-iii/verilog/rtl/sram/sram_for_FPGA.v:77$346_EN[31:0]$386 [31] $auto$wreduce.cc:461:run$4925 [23] $auto$wreduce.cc:461:run$4924 [15] $auto$wreduce.cc:461:run$4923 [7] }, Q = $auto$mem.cc:1622:emulate_read_first$5025, rval = 4'0000).

36.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 10 unused cells and 303 unused wires.
<suppressed ~11 debug messages>

36.27.5. Rerunning OPT passes. (Removed registers in this run.)

36.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~2 debug messages>

36.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.27.8. Executing OPT_DFF pass (perform DFF optimizations).

36.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

36.27.10. Finished fast OPT passes.

36.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

36.29. Executing OPT pass (performing simple optimizations).

36.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

36.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065:
      Old ports: A=0, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [19:12] \top_inst.team_04_inst.datapath.cu.instruction [20] \top_inst.team_04_inst.datapath.cu.instruction [30:21] 1'0 }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y
      New ports: A=20'00000000000000000000, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [19:12] \top_inst.team_04_inst.datapath.cu.instruction [20] \top_inst.team_04_inst.datapath.cu.instruction [30:21] }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20:1]
      New connections: { $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [31:21] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [0] } = { $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\mmio.\wishbone.$procmux$1149:
      Old ports: A=4'1111, B=4'0000, Y=\top_inst.team_04_inst.mmio.wishbone.next_SEL_O
      New ports: A=1'1, B=1'0, Y=\top_inst.team_04_inst.mmio.wishbone.next_SEL_O [0]
      New connections: \top_inst.team_04_inst.mmio.wishbone.next_SEL_O [3:1] = { \top_inst.team_04_inst.mmio.wishbone.next_SEL_O [0] \top_inst.team_04_inst.mmio.wishbone.next_SEL_O [0] \top_inst.team_04_inst.mmio.wishbone.next_SEL_O [0] }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1720:
      Old ports: A=8'00000000, B=16'0001000100101001, Y=$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0]
      New ports: A=3'000, B=6'101011, Y={ $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0] [4:3] $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0] [0] }
      New connections: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0] [7:5] $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0] [2:1] } = { 2'00 $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$4\nextData[7:0] [3] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$procmux$1839:
      Old ports: A=8'00000000, B=16'0010100000010000, Y=$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$3\nextData[7:0]
      New ports: A=2'00, B=4'0110, Y=$flatten\top_inst.\team_04_inst.\screen.\screenLogic.$3\nextData[7:0] [4:3]
      New connections: { $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$3\nextData[7:0] [7:5] $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$3\nextData[7:0] [2:0] } = { 2'00 $flatten\top_inst.\team_04_inst.\screen.\screenLogic.$3\nextData[7:0] [3] 3'000 }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067:
      Old ports: A=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [7] \top_inst.team_04_inst.datapath.cu.instruction [30:25] \top_inst.team_04_inst.datapath.cu.instruction [11:8] 1'0 }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y
      New ports: A=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3065_Y [20:1], B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [7] \top_inst.team_04_inst.datapath.cu.instruction [30:25] \top_inst.team_04_inst.datapath.cu.instruction [11:8] }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20:1]
      New connections: { $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [31:21] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [0] } = { $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20] 1'0 }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069:
      Old ports: A=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31:25] \top_inst.team_04_inst.datapath.cu.instruction [11:7] }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y
      New ports: A={ $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3067_Y [20:1] 1'0 }, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31:25] \top_inst.team_04_inst.datapath.cu.instruction [11:7] }, Y=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20:0]
      New connections: $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [31:21] = { $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20] }
  Optimizing cells in module \ice40hx8k.
    Consolidated identical input bits for $mux cell $flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3071:
      Old ports: A=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y, B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31:20] }, Y=\top_inst.team_04_inst.datapath.Imm
      New ports: A=$flatten\top_inst.\team_04_inst.\datapath.\cu.$procmux$3069_Y [20:0], B={ \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31] \top_inst.team_04_inst.datapath.cu.instruction [31:20] }, Y=\top_inst.team_04_inst.datapath.Imm [20:0]
      New connections: \top_inst.team_04_inst.datapath.Imm [31:21] = { \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] \top_inst.team_04_inst.datapath.Imm [20] }
  Optimizing cells in module \ice40hx8k.
Performed a total of 7 changes.

36.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

36.29.6. Executing OPT_DFF pass (perform DFF optimizations).

36.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.29.9. Rerunning OPT passes. (Maybe there is more to do..)

36.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ice40hx8k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

36.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ice40hx8k.
Performed a total of 0 changes.

36.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.29.13. Executing OPT_DFF pass (perform DFF optimizations).

36.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.29.16. Finished OPT passes. (There is nothing left to do.)

36.30. Executing ICE40_WRAPCARRY pass (wrap carries).

36.31. Executing TECHMAP pass (map to technology primitives).

36.31.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.31.2. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

36.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$04f121e3c8858ac36578330193fd248b9a31e99c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using template $paramod$861f5302217787cd55fd1a501bc728125f176580\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$5180471e6f22625c8e3c4261cd538e11648586b5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$3294ee6476b7aed16e63c3aab64dbbc778f014df\_90_pmux for cells of type $pmux.
Using template $paramod$4f9ddb8bcc47f1c63c5307c488aaf2e8cb141a6c\_90_pmux for cells of type $pmux.
Using template $paramod$e1270c504307e9914695c839a36c0c6fc6336d88\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2968 debug messages>

36.32. Executing OPT pass (performing simple optimizations).

36.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~4020 debug messages>

36.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~9513 debug messages>
Removed a total of 3171 cells.

36.32.3. Executing OPT_DFF pass (perform DFF optimizations).

36.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 184 unused cells and 2642 unused wires.
<suppressed ~188 debug messages>

36.32.5. Finished fast OPT passes.

36.33. Executing ICE40_OPT pass (performing simple optimizations).

36.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4933.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4933.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4944.slice[0].carry: CO=\ctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4947.slice[0].carry: CO=\top_inst.team_04_inst.datapath.pc_module.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4979.slice[0].carry: CO=\top_inst.team_04_inst.datapath.ru.n_PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4982.slice[0].carry: CO=\top_inst.team_04_inst.keypad.columns.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ice40hx8k.$auto$alumacc.cc:485:replace_alu$4985.slice[0].carry: CO=\top_inst.team_04_inst.screen.counter.currentCt [0]

36.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~36 debug messages>

36.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.33.4. Executing OPT_DFF pass (perform DFF optimizations).

36.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

36.33.6. Rerunning OPT passes. (Removed registers in this run.)

36.33.7. Running ICE40 specific optimizations.

36.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.33.10. Executing OPT_DFF pass (perform DFF optimizations).

36.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.33.12. Finished OPT passes. (There is nothing left to do.)

36.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

36.35. Executing TECHMAP pass (map to technology primitives).

36.35.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

36.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~1626 debug messages>

36.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~1 debug messages>

36.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4944.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4947.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4979.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4982.slice[0].carry ($lut).
Mapping ice40hx8k.$auto$alumacc.cc:485:replace_alu$4985.slice[0].carry ($lut).

36.38. Executing ICE40_OPT pass (performing simple optimizations).

36.38.1. Running ICE40 specific optimizations.

36.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
<suppressed ~324 debug messages>

36.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

36.38.4. Executing OPT_DFF pass (perform DFF optimizations).

36.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..
Removed 0 unused cells and 9324 unused wires.
<suppressed ~1 debug messages>

36.38.6. Rerunning OPT passes. (Removed registers in this run.)

36.38.7. Running ICE40 specific optimizations.

36.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ice40hx8k.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.
Couldn't topologically sort cells, optimizing module ice40hx8k may take a longer time.

36.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ice40hx8k'.
Removed a total of 0 cells.

36.38.10. Executing OPT_DFF pass (perform DFF optimizations).

36.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ice40hx8k..

36.38.12. Finished OPT passes. (There is nothing left to do.)

36.39. Executing TECHMAP pass (map to technology primitives).

36.39.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

36.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

36.40. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

36.41. Executing ABC9 pass.

36.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

36.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

36.41.3. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:267:simplemap_mux$6836 $auto$simplemap.cc:267:simplemap_mux$6835 $auto$simplemap.cc:267:simplemap_mux$6834 $auto$simplemap.cc:267:simplemap_mux$6833 $auto$simplemap.cc:267:simplemap_mux$6832 $auto$simplemap.cc:267:simplemap_mux$6831 $auto$simplemap.cc:267:simplemap_mux$6830 $auto$simplemap.cc:267:simplemap_mux$6829 $auto$simplemap.cc:267:simplemap_mux$6828 $auto$simplemap.cc:267:simplemap_mux$6827 $auto$simplemap.cc:267:simplemap_mux$6826 $auto$simplemap.cc:267:simplemap_mux$6825 $auto$simplemap.cc:267:simplemap_mux$6824 $auto$simplemap.cc:267:simplemap_mux$6823 $auto$simplemap.cc:267:simplemap_mux$6822 $auto$simplemap.cc:267:simplemap_mux$6821 $auto$simplemap.cc:267:simplemap_mux$6820 $auto$simplemap.cc:267:simplemap_mux$6819 $auto$simplemap.cc:267:simplemap_mux$6818 $auto$simplemap.cc:267:simplemap_mux$6817 $auto$simplemap.cc:267:simplemap_mux$6816 $auto$simplemap.cc:267:simplemap_mux$6815 $auto$simplemap.cc:267:simplemap_mux$6814 $auto$simplemap.cc:267:simplemap_mux$6813 $auto$simplemap.cc:267:simplemap_mux$6812 $auto$simplemap.cc:267:simplemap_mux$6811 $auto$simplemap.cc:267:simplemap_mux$6810 $auto$simplemap.cc:267:simplemap_mux$6809 $auto$simplemap.cc:267:simplemap_mux$6808 $auto$opt_expr.cc:617:replace_const_cells$26584 $auto$simplemap.cc:267:simplemap_mux$6640 $auto$simplemap.cc:267:simplemap_mux$6608 $auto$simplemap.cc:341:simplemap_lut$28702 $auto$simplemap.cc:126:simplemap_reduce$13178 $auto$simplemap.cc:126:simplemap_reduce$12641 $auto$simplemap.cc:126:simplemap_reduce$12566 $auto$simplemap.cc:126:simplemap_reduce$12491 $auto$opt_expr.cc:617:replace_const_cells$26588 $auto$simplemap.cc:267:simplemap_mux$6641 $auto$simplemap.cc:267:simplemap_mux$6609 $auto$opt_expr.cc:617:replace_const_cells$26586 $auto$simplemap.cc:267:simplemap_mux$6642 $auto$simplemap.cc:267:simplemap_mux$6610 $auto$simplemap.cc:126:simplemap_reduce$13179 $auto$simplemap.cc:126:simplemap_reduce$12642 $auto$simplemap.cc:267:simplemap_mux$6643 $auto$simplemap.cc:267:simplemap_mux$6611 $auto$simplemap.cc:267:simplemap_mux$6644 $auto$simplemap.cc:267:simplemap_mux$6612 $auto$simplemap.cc:126:simplemap_reduce$13195 $auto$simplemap.cc:126:simplemap_reduce$12658 $auto$simplemap.cc:126:simplemap_reduce$13180 $auto$simplemap.cc:267:simplemap_mux$6645 $auto$simplemap.cc:267:simplemap_mux$6613 $auto$simplemap.cc:267:simplemap_mux$6646 $auto$simplemap.cc:267:simplemap_mux$6614 $auto$simplemap.cc:126:simplemap_reduce$13181 $auto$simplemap.cc:267:simplemap_mux$6647 $auto$simplemap.cc:267:simplemap_mux$6615 $auto$simplemap.cc:267:simplemap_mux$6648 $auto$simplemap.cc:267:simplemap_mux$6616 $auto$simplemap.cc:126:simplemap_reduce$13196 $auto$simplemap.cc:126:simplemap_reduce$13182 $auto$simplemap.cc:267:simplemap_mux$6649 $auto$simplemap.cc:267:simplemap_mux$6617 $auto$simplemap.cc:267:simplemap_mux$6650 $auto$simplemap.cc:267:simplemap_mux$6618 $auto$simplemap.cc:126:simplemap_reduce$13183 $auto$simplemap.cc:267:simplemap_mux$6651 $auto$simplemap.cc:267:simplemap_mux$6619 $auto$simplemap.cc:267:simplemap_mux$6652 $auto$simplemap.cc:267:simplemap_mux$6620 $auto$simplemap.cc:126:simplemap_reduce$13204 $auto$simplemap.cc:126:simplemap_reduce$13197 $auto$simplemap.cc:126:simplemap_reduce$13184 $auto$simplemap.cc:267:simplemap_mux$6653 $auto$simplemap.cc:267:simplemap_mux$6621 $auto$simplemap.cc:267:simplemap_mux$6654 $auto$simplemap.cc:267:simplemap_mux$6622 $auto$simplemap.cc:126:simplemap_reduce$13185 $auto$simplemap.cc:267:simplemap_mux$6655 $auto$simplemap.cc:267:simplemap_mux$6623 $auto$simplemap.cc:267:simplemap_mux$6656 $auto$simplemap.cc:267:simplemap_mux$6624 $auto$simplemap.cc:126:simplemap_reduce$13198 $auto$simplemap.cc:126:simplemap_reduce$13186 $auto$simplemap.cc:267:simplemap_mux$6657 $auto$simplemap.cc:267:simplemap_mux$6625 $auto$simplemap.cc:267:simplemap_mux$6658 $auto$simplemap.cc:267:simplemap_mux$6626 $auto$simplemap.cc:126:simplemap_reduce$13187 $auto$simplemap.cc:267:simplemap_mux$6659 $auto$simplemap.cc:267:simplemap_mux$6627 $auto$simplemap.cc:267:simplemap_mux$6660 $auto$simplemap.cc:267:simplemap_mux$6628 $auto$simplemap.cc:126:simplemap_reduce$13205 $auto$simplemap.cc:126:simplemap_reduce$13199 $auto$simplemap.cc:126:simplemap_reduce$13188 $auto$simplemap.cc:267:simplemap_mux$6661 $auto$simplemap.cc:267:simplemap_mux$6629 $auto$simplemap.cc:267:simplemap_mux$6662 $auto$simplemap.cc:267:simplemap_mux$6630 $auto$simplemap.cc:126:simplemap_reduce$13189 $auto$simplemap.cc:267:simplemap_mux$6663 $auto$simplemap.cc:267:simplemap_mux$6631 $auto$simplemap.cc:267:simplemap_mux$6664 $auto$simplemap.cc:267:simplemap_mux$6632 $auto$simplemap.cc:126:simplemap_reduce$13200 $auto$simplemap.cc:126:simplemap_reduce$13190 $auto$simplemap.cc:267:simplemap_mux$6665 $auto$simplemap.cc:267:simplemap_mux$6633 $auto$simplemap.cc:267:simplemap_mux$6666 $auto$simplemap.cc:267:simplemap_mux$6634 $auto$simplemap.cc:126:simplemap_reduce$13191 $auto$simplemap.cc:267:simplemap_mux$6667 $auto$simplemap.cc:267:simplemap_mux$6635 $auto$simplemap.cc:267:simplemap_mux$6668 $auto$simplemap.cc:267:simplemap_mux$6636 $auto$alumacc.cc:485:replace_alu$4979.slice[29].carry $auto$alumacc.cc:485:replace_alu$4979.slice[28].carry $auto$alumacc.cc:485:replace_alu$4979.slice[27].carry $auto$alumacc.cc:485:replace_alu$4979.slice[26].carry $auto$alumacc.cc:485:replace_alu$4979.slice[25].carry $auto$alumacc.cc:485:replace_alu$4979.slice[24].carry $auto$alumacc.cc:485:replace_alu$4979.slice[23].carry $auto$alumacc.cc:485:replace_alu$4979.slice[22].carry $auto$alumacc.cc:485:replace_alu$4979.slice[21].carry $auto$alumacc.cc:485:replace_alu$4979.slice[20].carry $auto$alumacc.cc:485:replace_alu$4979.slice[19].carry $auto$alumacc.cc:485:replace_alu$4979.slice[18].carry $auto$alumacc.cc:485:replace_alu$4979.slice[17].carry $auto$alumacc.cc:485:replace_alu$4979.slice[16].carry $auto$alumacc.cc:485:replace_alu$4979.slice[15].carry $auto$alumacc.cc:485:replace_alu$4979.slice[14].carry $auto$alumacc.cc:485:replace_alu$4979.slice[13].carry $auto$alumacc.cc:485:replace_alu$4979.slice[12].carry $auto$alumacc.cc:485:replace_alu$4979.slice[11].carry $auto$alumacc.cc:485:replace_alu$4979.slice[10].carry $auto$alumacc.cc:485:replace_alu$4979.slice[9].carry $auto$alumacc.cc:485:replace_alu$4979.slice[8].carry $auto$alumacc.cc:485:replace_alu$4979.slice[7].carry $auto$alumacc.cc:485:replace_alu$4979.slice[6].carry $auto$alumacc.cc:485:replace_alu$4979.slice[5].carry $auto$alumacc.cc:485:replace_alu$4979.slice[4].carry $auto$alumacc.cc:485:replace_alu$4979.slice[3].carry $auto$alumacc.cc:485:replace_alu$4979.slice[2].carry $auto$alumacc.cc:485:replace_alu$4979.slice[1].carry $auto$simplemap.cc:267:simplemap_mux$6807 $auto$simplemap.cc:267:simplemap_mux$6639 $auto$simplemap.cc:267:simplemap_mux$6607 $auto$simplemap.cc:267:simplemap_mux$6806 $auto$simplemap.cc:196:simplemap_lognot$13213 $auto$simplemap.cc:126:simplemap_reduce$13211 $auto$simplemap.cc:126:simplemap_reduce$13208 $auto$simplemap.cc:126:simplemap_reduce$13203 $auto$simplemap.cc:126:simplemap_reduce$13194 $auto$simplemap.cc:196:simplemap_lognot$12676 $auto$simplemap.cc:126:simplemap_reduce$12674 $auto$simplemap.cc:126:simplemap_reduce$12671 $auto$simplemap.cc:126:simplemap_reduce$12666 $auto$simplemap.cc:126:simplemap_reduce$12657 $auto$simplemap.cc:196:simplemap_lognot$12601 $auto$simplemap.cc:126:simplemap_reduce$12599 $auto$simplemap.cc:126:simplemap_reduce$12596 $auto$simplemap.cc:126:simplemap_reduce$12591 $auto$simplemap.cc:126:simplemap_reduce$12582 $auto$simplemap.cc:126:simplemap_reduce$12521 $auto$simplemap.cc:126:simplemap_reduce$12516 $auto$simplemap.cc:126:simplemap_reduce$12507 $auto$simplemap.cc:126:simplemap_reduce$13177 $auto$simplemap.cc:267:simplemap_mux$6638 $auto$simplemap.cc:267:simplemap_mux$6606 $auto$simplemap.cc:267:simplemap_mux$6805 $auto$simplemap.cc:267:simplemap_mux$12264 $auto$simplemap.cc:267:simplemap_mux$12265 $auto$simplemap.cc:225:simplemap_logbin$12301 $auto$simplemap.cc:267:simplemap_mux$6605 $auto$simplemap.cc:267:simplemap_mux$12449 $auto$simplemap.cc:267:simplemap_mux$12448 $auto$simplemap.cc:267:simplemap_mux$12677 $auto$simplemap.cc:225:simplemap_logbin$12602 $auto$simplemap.cc:126:simplemap_reduce$5876 $auto$simplemap.cc:196:simplemap_lognot$12526 $auto$simplemap.cc:126:simplemap_reduce$12524 $auto$simplemap.cc:126:simplemap_reduce$13209 $auto$simplemap.cc:126:simplemap_reduce$13206 $auto$simplemap.cc:126:simplemap_reduce$13201 $auto$simplemap.cc:126:simplemap_reduce$13192 $auto$simplemap.cc:267:simplemap_mux$6669 $auto$simplemap.cc:267:simplemap_mux$6637
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$25862 $auto$simplemap.cc:267:simplemap_mux$6702 $auto$simplemap.cc:267:simplemap_mux$6670 $auto$simplemap.cc:267:simplemap_mux$6708 $auto$simplemap.cc:267:simplemap_mux$6676 $auto$opt_expr.cc:617:replace_const_cells$25852 $auto$simplemap.cc:267:simplemap_mux$6707 $auto$simplemap.cc:267:simplemap_mux$6675 $auto$simplemap.cc:126:simplemap_reduce$9404 $auto$simplemap.cc:126:simplemap_reduce$9401 $auto$simplemap.cc:126:simplemap_reduce$9427 $auto$simplemap.cc:126:simplemap_reduce$12421 $auto$simplemap.cc:267:simplemap_mux$6706 $auto$simplemap.cc:267:simplemap_mux$6674 $auto$simplemap.cc:267:simplemap_mux$6705 $auto$simplemap.cc:267:simplemap_mux$6673 $auto$simplemap.cc:126:simplemap_reduce$9449 $auto$simplemap.cc:267:simplemap_mux$6704 $auto$simplemap.cc:267:simplemap_mux$6672 $auto$simplemap.cc:196:simplemap_lognot$9431 $auto$simplemap.cc:126:simplemap_reduce$9429 $auto$simplemap.cc:225:simplemap_logbin$6380 $auto$simplemap.cc:196:simplemap_lognot$6266 $auto$simplemap.cc:225:simplemap_logbin$6537 $auto$simplemap.cc:196:simplemap_lognot$9408 $auto$simplemap.cc:126:simplemap_reduce$9406 $auto$simplemap.cc:126:simplemap_reduce$9452 $auto$simplemap.cc:126:simplemap_reduce$12419 $auto$opt_expr.cc:617:replace_const_cells$25860 $auto$simplemap.cc:267:simplemap_mux$6703 $auto$simplemap.cc:267:simplemap_mux$6671 $auto$simplemap.cc:225:simplemap_logbin$6381 $auto$simplemap.cc:225:simplemap_logbin$6268 $auto$simplemap.cc:225:simplemap_logbin$6267
Found 2 SCCs in module ice40hx8k.
Found 2 SCCs.

36.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

36.41.5. Executing PROC pass (convert processes to netlists).

36.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

36.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

36.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

36.41.5.4. Executing PROC_INIT pass (extract init attributes).

36.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

36.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

36.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

36.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

36.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

36.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

36.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

36.41.5.12. Executing OPT_EXPR pass (perform const folding).

36.41.6. Executing TECHMAP pass (map to technology primitives).

36.41.6.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~131 debug messages>

36.41.7. Executing OPT pass (performing simple optimizations).

36.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.
Optimizing module SB_DFFES.
Optimizing module SB_DFFS.

36.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFES'.
Finding identical cells in module `\SB_DFFS'.
Removed a total of 0 cells.

36.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFES..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
  Optimizing cells in module \SB_DFFES.
  Optimizing cells in module \SB_DFFS.
Performed a total of 0 changes.

36.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFES'.
Finding identical cells in module `\SB_DFFS'.
Removed a total of 0 cells.

36.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

36.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..
Finding unused cells or wires in module \SB_DFFES..
Finding unused cells or wires in module \SB_DFFS..

36.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFES.
Optimizing module SB_DFFR.
Optimizing module SB_DFFS.

36.41.7.9. Finished OPT passes. (There is nothing left to do.)

36.41.8. Executing TECHMAP pass (map to technology primitives).

36.41.8.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

36.41.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFS for cells of type SB_DFFS.
Using template SB_DFFES for cells of type SB_DFFES.
No more expansions possible.
<suppressed ~1470 debug messages>

36.41.9. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

36.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
