-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_ANDGate_0_0/sim/design_1_ANDGate_0_0.v" \
  "../../../bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" \
  "../../../bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" \
  "../../../bd/design_1/ip/design_1_ANDGate_1_0/sim/design_1_ANDGate_1_0.v" \
  "../../../bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" \
  "../../../bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" \
  "../../../bd/design_1/ip/design_1_ANDGate_2_0/sim/design_1_ANDGate_2_0.v" \
  "../../../bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

