###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:35 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_2_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.449
  Slack Time                    0.529
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.416 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.415 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.314 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.313 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.214 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.188 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.086 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.079 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -0.984 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -0.982 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.862 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.857 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.729 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.728 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.512 | 
     | controller_inst/op2_addr_reg_2_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.000 |   0.017 |   -0.512 | 
     | controller_inst/op2_addr_reg_2_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.108 | 0.430 |   0.446 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.166 | 0.002 |   0.449 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.358 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.357 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.256 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.255 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.156 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.130 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   -0.028 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   -0.021 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.075 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.076 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.172 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.173 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.303 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.304 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.417 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.418 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.501 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_3_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.451
  Slack Time                    0.531
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.418 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.418 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.316 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.316 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.217 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.191 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.088 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.082 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -0.986 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -0.985 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.865 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.860 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.731 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.730 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.515 | 
     | controller_inst/op2_addr_reg_3_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.001 |   0.017 |   -0.514 | 
     | controller_inst/op2_addr_reg_3_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.110 | 0.432 |   0.449 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.170 | 0.002 |   0.451 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.355 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.355 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.253 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.253 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.153 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.127 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   -0.025 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   -0.019 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.077 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.078 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.174 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.175 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.305 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.307 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.420 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.421 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.504 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_1_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.486
  Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.453 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.453 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.351 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.351 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.252 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.226 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.124 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.117 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.021 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.020 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -0.900 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -0.895 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.766 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.766 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.550 | 
     | controller_inst/op2_addr_reg_1_                |                 | sky130_fd_sc_hd__dfxtp_4          | 0.109 | 0.000 |   0.017 |   -0.550 | 
     | controller_inst/op2_addr_reg_1_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_4          | 0.142 | 0.446 |   0.463 |   -0.104 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.226 | 0.024 |   0.486 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.320 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.319 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.218 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.217 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -0.118 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -0.092 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.010 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.017 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.112 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.114 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.210 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.210 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.340 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.342 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.455 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.456 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.539 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.542 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_1_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.689
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.644 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.644 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.542 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.542 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.443 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.417 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.315 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.308 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.212 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.211 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.091 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.086 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.957 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.956 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.729 | 
     | controller_inst/op1_addr_reg_1_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.728 | 
     | controller_inst/op1_addr_reg_1_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.080 | 0.366 |   0.395 |   -0.363 | 
     | sram_inst/FE_OFC153_op1_addr_1                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.080 | 0.000 |   0.395 |   -0.363 | 
     | sram_inst/FE_OFC153_op1_addr_1                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.101 | 0.122 |   0.517 |   -0.241 | 
     | sram_inst/FE_OFC154_op1_addr_1                 |                 | sky130_fd_sc_hd__inv_2            | 0.101 | 0.000 |   0.517 |   -0.241 | 
     | sram_inst/FE_OFC154_op1_addr_1                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.039 | 0.056 |   0.573 |   -0.184 | 
     | sram_inst/FE_OFC358_op1_addr_1                 |                 | sky130_fd_sc_hd__buf_12           | 0.039 | 0.000 |   0.573 |   -0.184 | 
     | sram_inst/FE_OFC358_op1_addr_1                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.116 |   0.689 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.689 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.129 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.129 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.027 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.026 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.073 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.099 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.201 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.208 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.303 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.304 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.401 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.401 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.531 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.533 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.646 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.647 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.744 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.745 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_3_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.691
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.646 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.646 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.544 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.544 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.445 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.419 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.316 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.310 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.214 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.213 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.093 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.088 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -0.959 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -0.958 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.731 | 
     | controller_inst/op1_addr_reg_3_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.730 | 
     | controller_inst/op1_addr_reg_3_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.097 | 0.375 |   0.404 |   -0.355 | 
     | sram_inst/FE_OFC149_op1_addr_3                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.097 | 0.000 |   0.404 |   -0.355 | 
     | sram_inst/FE_OFC149_op1_addr_3                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.083 | 0.120 |   0.525 |   -0.235 | 
     | sram_inst/FE_OFC150_op1_addr_3                 |                 | sky130_fd_sc_hd__inv_2            | 0.083 | 0.000 |   0.525 |   -0.235 | 
     | sram_inst/FE_OFC150_op1_addr_3                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.035 | 0.052 |   0.576 |   -0.183 | 
     | sram_inst/FE_OFC360_op1_addr_3                 |                 | sky130_fd_sc_hd__buf_12           | 0.035 | 0.000 |   0.577 |   -0.183 | 
     | sram_inst/FE_OFC360_op1_addr_3                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.114 |   0.691 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.038 | 0.000 |   0.691 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.127 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.127 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   -0.025 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   -0.025 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.075 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.101 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.203 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.209 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.305 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.306 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.402 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.403 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.533 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.535 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.648 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.648 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.746 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.747 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_4_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.745
  Slack Time                    0.813
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.700 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.700 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.598 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.598 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.499 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.473 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.371 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.364 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.268 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.267 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.147 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.142 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.013 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.012 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.785 | 
     | controller_inst/op1_addr_reg_4_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.784 | 
     | controller_inst/op1_addr_reg_4_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.158 | 0.422 |   0.452 |   -0.362 | 
     | sram_inst/FE_OFC13_FE_OFN494_FE_OFN468_FE_OFN400_F |                 | sky130_fd_sc_hd__buf_6            | 0.158 | 0.002 |   0.453 |   -0.360 | 
     | E_OFN361_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC13_FE_OFN494_FE_OFN468_FE_OFN400_F | A v -> X v      | sky130_fd_sc_hd__buf_6            | 0.032 | 0.175 |   0.628 |   -0.186 | 
     | E_OFN361_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC30_FE_OFN12_FE_OFN494_FE_OFN468_FE |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.001 |   0.628 |   -0.185 | 
     | _OFN400_FE_OFN361_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC30_FE_OFN12_FE_OFN494_FE_OFN468_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.028 | 0.117 |   0.745 |   -0.069 | 
     | _OFN400_FE_OFN361_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.043 | 0.000 |   0.745 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.073 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.073 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.029 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.030 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.129 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.155 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.257 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.264 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.359 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.360 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.457 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.457 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.587 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.589 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.702 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.703 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.800 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.801 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/csb1 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_8_/Q                   (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.784
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.751 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.751 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.650 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.649 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.550 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.524 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.422 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.415 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.319 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.318 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.198 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.193 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.065 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.064 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.848 | 
     | controller_inst/op2_addr_reg_8_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.000 |   0.017 |   -0.848 | 
     | controller_inst/op2_addr_reg_8_                | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.155 | 0.407 |   0.424 |   -0.441 | 
     | sram_inst/U18                                  |                 | sky130_fd_sc_hd__nor2_2           | 0.155 | 0.000 |   0.424 |   -0.441 | 
     | sram_inst/U18                                  | A ^ -> Y v      | sky130_fd_sc_hd__nor2_2           | 0.152 | 0.174 |   0.598 |   -0.267 | 
     | sram_inst/U19                                  |                 | sky130_fd_sc_hd__nand2_8          | 0.153 | 0.006 |   0.604 |   -0.261 | 
     | sram_inst/U19                                  | B v -> Y ^      | sky130_fd_sc_hd__nand2_8          | 0.134 | 0.179 |   0.782 |   -0.082 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.204 | 0.002 |   0.784 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.022 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.021 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.080 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.081 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.180 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.206 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.308 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.315 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.411 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.412 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.508 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.508 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.639 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.640 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.753 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.754 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.837 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_2_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.798
  Slack Time                    0.867
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.753 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.753 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.651 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.651 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.552 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.526 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.424 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.417 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.321 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.320 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.200 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.195 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.066 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.065 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.838 | 
     | controller_inst/op1_addr_reg_2_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.837 | 
     | controller_inst/op1_addr_reg_2_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.086 | 0.370 |   0.400 |   -0.467 | 
     | sram_inst/FE_OFC151_op1_addr_2                 |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.086 | 0.000 |   0.400 |   -0.467 | 
     | sram_inst/FE_OFC151_op1_addr_2                 | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.090 | 0.117 |   0.517 |   -0.350 | 
     | sram_inst/FE_OFC152_op1_addr_2                 |                 | sky130_fd_sc_hd__inv_2            | 0.090 | 0.000 |   0.517 |   -0.349 | 
     | sram_inst/FE_OFC152_op1_addr_2                 | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.037 | 0.055 |   0.572 |   -0.295 | 
     | sram_inst/FE_OFC359_op1_addr_2                 |                 | sky130_fd_sc_hd__buf_12           | 0.037 | 0.000 |   0.572 |   -0.295 | 
     | sram_inst/FE_OFC359_op1_addr_2                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.116 |   0.688 |   -0.178 | 
     | sram_inst/FE_PDC3_FE_OFN359_n                  |                 | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   0.689 |   -0.178 | 
     | sram_inst/FE_PDC3_FE_OFN359_n                  | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.110 |   0.798 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.798 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.020 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.019 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.082 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.083 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.182 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.208 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.310 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.317 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.412 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.414 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.510 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.510 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.640 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.642 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.755 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.756 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.853 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[6] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_6_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.815
  Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.770 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.770 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.668 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.668 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.569 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.543 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.441 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.434 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.338 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.337 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.217 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.212 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.083 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.082 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.855 | 
     | controller_inst/op1_addr_reg_6_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.854 | 
     | controller_inst/op1_addr_reg_6_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.085 | 0.374 |   0.403 |   -0.481 | 
     | sram_inst/FE_OFC144_op1_addr_6                     |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.085 | 0.000 |   0.403 |   -0.481 | 
     | sram_inst/FE_OFC144_op1_addr_6                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.059 | 0.097 |   0.500 |   -0.384 | 
     | sram_inst/FE_OFC145_op1_addr_6                     |                 | sky130_fd_sc_hd__inv_2            | 0.059 | 0.000 |   0.500 |   -0.384 | 
     | sram_inst/FE_OFC145_op1_addr_6                     | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.066 | 0.071 |   0.570 |   -0.313 | 
     | sram_inst/FE_OFC3_FE_OFN504_FE_OFN459_FE_OFN406_FE |                 | sky130_fd_sc_hd__buf_12           | 0.066 | 0.003 |   0.573 |   -0.311 | 
     | _OFN363_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC3_FE_OFN504_FE_OFN459_FE_OFN406_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.026 | 0.131 |   0.704 |   -0.180 | 
     | _OFN363_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC15_FE_OFN3_FE_OFN504_FE_OFN459_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   0.704 |   -0.180 | 
     | OFN406_FE_OFN363_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC15_FE_OFN3_FE_OFN504_FE_OFN459_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.026 | 0.111 |   0.815 |   -0.068 | 
     | OFN406_FE_OFN363_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.040 | 0.000 |   0.815 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   -0.003 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   -0.002 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.099 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.100 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.199 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.225 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.327 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.334 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.429 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.431 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.527 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.527 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.657 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.659 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.772 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.773 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.870 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.871 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[7] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_7_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.861
  Slack Time                    0.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.816 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.815 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.714 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.714 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.614 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.588 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.486 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.480 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.384 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.383 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.262 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.257 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.129 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.128 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -0.900 | 
     | controller_inst/op1_addr_reg_7_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -0.900 | 
     | controller_inst/op1_addr_reg_7_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.175 | 0.428 |   0.457 |   -0.472 | 
     | sram_inst/FE_OFC528_FE_OFN458_FE_OFN404_FE_OFN364_ |                 | sky130_fd_sc_hd__buf_8            | 0.175 | 0.001 |   0.458 |   -0.471 | 
     | n                                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC528_FE_OFN458_FE_OFN404_FE_OFN364_ | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.027 | 0.177 |   0.635 |   -0.294 | 
     | n                                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC31_FE_OFN498_FE_OFN458_FE_OFN404_F |                 | sky130_fd_sc_hd__buf_12           | 0.027 | 0.000 |   0.636 |   -0.293 | 
     | E_OFN364_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC31_FE_OFN498_FE_OFN458_FE_OFN404_F | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.112 |   0.747 |   -0.182 | 
     | E_OFN364_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC6_FE_OFN30_FE_OFN498_FE_OFN458_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   0.747 |   -0.182 | 
     | OFN404_FE_OFN364_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC6_FE_OFN30_FE_OFN498_FE_OFN458_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.028 | 0.113 |   0.860 |   -0.069 | 
     | OFN404_FE_OFN364_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.042 | 0.000 |   0.861 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.042 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.043 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.145 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.145 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.244 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.270 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.373 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.379 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.475 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.476 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.572 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.573 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.703 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.704 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.817 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.818 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    0.916 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_4_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.870
  Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.837 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.837 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.735 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.735 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.636 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.610 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.507 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.501 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.405 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.404 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.284 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.279 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.150 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.149 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.934 | 
     | controller_inst/op2_addr_reg_4_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -0.933 | 
     | controller_inst/op2_addr_reg_4_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.374 | 0.465 |   0.482 |   -0.468 | 
     | sram_inst/FE_OFC514_FE_OFN482_FE_OFN445_n          |                 | sky130_fd_sc_hd__buf_8            | 0.374 | 0.020 |   0.502 |   -0.448 | 
     | sram_inst/FE_OFC514_FE_OFN482_FE_OFN445_n          | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.032 | 0.255 |   0.757 |   -0.193 | 
     | sram_inst/FE_OFC21_FE_OFN484_FE_OFN482_FE_OFN445_n |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   0.757 |   -0.193 | 
     | sram_inst/FE_OFC21_FE_OFN484_FE_OFN482_FE_OFN445_n | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.113 |   0.870 |   -0.080 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.870 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.064 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.064 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.166 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.166 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.266 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.292 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.394 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.400 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.496 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.497 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.593 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.594 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.724 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.726 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.839 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.840 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.923 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.926 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[5] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_5_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.888
  Slack Time                    0.968
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.855 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.855 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.753 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.753 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.654 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.628 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.526 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.519 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.423 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.422 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.302 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.297 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.168 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.167 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -0.952 | 
     | controller_inst/op2_addr_reg_5_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -0.952 | 
     | controller_inst/op2_addr_reg_5_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.373 | 0.497 |   0.514 |   -0.454 | 
     | sram_inst/FE_OFC4_FE_OFN487_FE_OFN411_FE_OFN354_n  |                 | sky130_fd_sc_hd__buf_8            | 0.373 | 0.004 |   0.519 |   -0.450 | 
     | sram_inst/FE_OFC4_FE_OFN487_FE_OFN411_FE_OFN354_n  | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.032 | 0.256 |   0.774 |   -0.194 | 
     | sram_inst/FE_OFC20_FE_OFN4_FE_OFN487_FE_OFN411_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   0.774 |   -0.194 | 
     | OFN354_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC20_FE_OFN4_FE_OFN487_FE_OFN411_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.114 |   0.888 |   -0.080 | 
     | OFN354_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.038 | 0.000 |   0.888 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.082 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.082 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.184 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.185 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.284 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.310 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.412 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.419 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.514 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.515 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.612 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.612 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.742 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.744 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.857 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.858 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    0.941 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    0.944 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[0] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_0_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  0.995
  Slack Time                    1.063
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.950 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.950 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.848 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.848 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.748 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.722 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.620 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.614 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.518 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.517 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.396 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.391 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.263 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.262 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -1.034 | 
     | controller_inst/op1_addr_reg_0_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -1.034 | 
     | controller_inst/op1_addr_reg_0_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.392 | 0.580 |   0.609 |   -0.454 | 
     | sram_inst/FE_OFC522_FE_OFN392_FE_OFN357_n          |                 | sky130_fd_sc_hd__buf_8            | 0.394 | 0.013 |   0.622 |   -0.441 | 
     | sram_inst/FE_OFC522_FE_OFN392_FE_OFN357_n          | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.032 | 0.261 |   0.882 |   -0.181 | 
     | sram_inst/FE_OFC24_FE_OFN492_FE_OFN392_FE_OFN357_n |                 | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   0.882 |   -0.181 | 
     | sram_inst/FE_OFC24_FE_OFN492_FE_OFN392_FE_OFN357_n | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.112 |   0.995 |   -0.068 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   0.995 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.176 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.177 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.279 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.279 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.378 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.404 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.507 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.513 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.609 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.610 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.706 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.707 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.837 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.839 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.951 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.952 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    1.050 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    1.051 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr1[5] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_5_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  1.003
  Slack Time                    1.071
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.958 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.957 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.856 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.855 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.756 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.730 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.628 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.621 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.526 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.524 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.404 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.399 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.271 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.270 | 
     | controller_inst/clk_gate_op1_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -1.042 | 
     | controller_inst/op1_addr_reg_5_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -1.042 | 
     | controller_inst/op1_addr_reg_5_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.183 | 0.426 |   0.456 |   -0.615 | 
     | sram_inst/FE_OFC16_FE_OFN500_FE_OFN401_FE_OFN362_n |                 | sky130_fd_sc_hd__buf_6            | 0.183 | 0.003 |   0.458 |   -0.613 | 
     | sram_inst/FE_OFC16_FE_OFN500_FE_OFN401_FE_OFN362_n | A v -> X v      | sky130_fd_sc_hd__buf_6            | 0.041 | 0.194 |   0.652 |   -0.419 | 
     | sram_inst/FE_OFC38_FE_OFN15_FE_OFN500_FE_OFN401_FE |                 | sky130_fd_sc_hd__buf_12           | 0.041 | 0.002 |   0.654 |   -0.417 | 
     | _OFN362_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC38_FE_OFN15_FE_OFN500_FE_OFN401_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.029 | 0.123 |   0.777 |   -0.294 | 
     | _OFN362_n                                          |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC8_FE_OFN37_FE_OFN15_FE_OFN500_FE_O |                 | sky130_fd_sc_hd__buf_8            | 0.029 | 0.001 |   0.778 |   -0.293 | 
     | FN401_FE_OFN362_n                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC8_FE_OFN37_FE_OFN15_FE_OFN500_FE_O | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.028 | 0.113 |   0.891 |   -0.180 | 
     | FN401_FE_OFN362_n                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC17_FE_OFN37_FE_OFN15_FE_OFN500_FE_ |                 | sky130_fd_sc_hd__buf_12           | 0.028 | 0.000 |   0.892 |   -0.179 | 
     | OFN401_FE_OFN362_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC17_FE_OFN37_FE_OFN15_FE_OFN500_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.111 |   1.002 |   -0.068 | 
     | OFN401_FE_OFN362_n                                 |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |   1.003 |   -0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.184 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.185 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.286 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.287 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.386 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.412 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.514 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.521 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.617 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.618 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.714 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.715 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.845 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.846 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.959 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    0.960 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    1.057 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    1.059 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[6] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_6_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  0.996
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.963 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.963 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.862 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.861 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.762 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.736 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.634 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.627 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.531 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.530 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.410 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.405 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.277 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.276 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -1.060 | 
     | controller_inst/op2_addr_reg_6_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -1.060 | 
     | controller_inst/op2_addr_reg_6_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.366 | 0.472 |   0.489 |   -0.588 | 
     | sram_inst/FE_OFC15_FE_OFN486_FE_OFN475_FE_OFN410_F |                 | sky130_fd_sc_hd__buf_8            | 0.367 | 0.021 |   0.510 |   -0.567 | 
     | E_OFN355_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC15_FE_OFN486_FE_OFN475_FE_OFN410_F | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.034 | 0.257 |   0.767 |   -0.310 | 
     | E_OFN355_n                                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC22_FE_OFN14_FE_OFN486_FE_OFN475_FE |                 | sky130_fd_sc_hd__buf_12           | 0.034 | 0.001 |   0.767 |   -0.309 | 
     | _OFN410_FE_OFN355_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC22_FE_OFN14_FE_OFN486_FE_OFN475_FE | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.027 | 0.117 |   0.884 |   -0.192 | 
     | _OFN410_FE_OFN355_n                                |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC5_FE_OFN21_FE_OFN14_FE_OFN486_FE_O |                 | sky130_fd_sc_hd__buf_12           | 0.027 | 0.000 |   0.885 |   -0.192 | 
     | FN475_FE_OFN410_FE_OFN355_n                        |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC5_FE_OFN21_FE_OFN14_FE_OFN486_FE_O | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.025 | 0.112 |   0.996 |   -0.080 | 
     | FN475_FE_OFN410_FE_OFN355_n                        |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.039 | 0.000 |   0.996 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.190 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.191 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.292 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.293 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.392 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.418 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.520 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.527 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.623 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.624 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.720 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.720 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.851 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.852 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.965 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.966 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    1.049 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    1.052 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[0] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_0_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  1.027
  Slack Time                    1.108
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -1.995 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -1.994 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.893 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.892 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.793 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.767 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.665 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.658 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.563 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.561 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.441 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.436 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.308 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.307 | 
     | controller_inst/clk_gate_op2_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -1.091 | 
     | controller_inst/op2_addr_reg_0_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.000 |   0.017 |   -1.091 | 
     | controller_inst/op2_addr_reg_0_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.088 | 0.371 |   0.388 |   -0.720 | 
     | sram_inst/FE_OFC165_op2_addr_0                 |                 | sky130_fd_sc_hd__buf_2            | 0.088 | 0.000 |   0.388 |   -0.720 | 
     | sram_inst/FE_OFC165_op2_addr_0                 | A v -> X v      | sky130_fd_sc_hd__buf_2            | 0.246 | 0.297 |   0.685 |   -0.423 | 
     | sram_inst/FE_OFC542_FE_OFN424_n                |                 | sky130_fd_sc_hd__buf_8            | 0.249 | 0.025 |   0.710 |   -0.398 | 
     | sram_inst/FE_OFC542_FE_OFN424_n                | A v -> X v      | sky130_fd_sc_hd__buf_8            | 0.027 | 0.207 |   0.917 |   -0.191 | 
     | sram_inst/FE_OFC29_FE_OFN512_n                 |                 | sky130_fd_sc_hd__buf_12           | 0.027 | 0.000 |   0.917 |   -0.190 | 
     | sram_inst/FE_OFC29_FE_OFN512_n                 | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.110 |   1.027 |   -0.080 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 | 0.000 |   1.027 |   -0.080 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.221 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.222 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.323 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.324 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.423 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.449 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.551 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.558 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.654 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.655 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.751 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.752 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.882 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.883 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    0.996 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    0.997 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    1.080 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    1.083 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk1 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/csb1 (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_9_/Q                   (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.012
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.068
  Arrival Time                  1.084
  Slack Time                    1.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                 |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^           |                                   | 0.096 |       |  -0.887 |   -2.039 | 
     | CTS_ccl_inv_00088                              |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.039 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.937 | 
     | CTS_ccl_inv_00085                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.937 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.838 | 
     | CTS_ccl_a_inv_00083                            |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.812 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.709 | 
     | CTS_ccl_inv_00079                              |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.703 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.607 | 
     | controller_inst/CTS_ccl_a_inv_00073            |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.606 | 
     | controller_inst/CTS_ccl_a_inv_00073            | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.486 | 
     | controller_inst/CTS_ccl_a_inv_00053            |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.481 | 
     | controller_inst/CTS_ccl_a_inv_00053            | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.352 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.351 | 
     | controller_inst/clk_gate_op1_addr_reg/latch    | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.125 | 0.228 |   0.029 |   -1.124 | 
     | controller_inst/op1_addr_reg_9_                |                 | sky130_fd_sc_hd__dfxtp_1          | 0.125 | 0.001 |   0.029 |   -1.123 | 
     | controller_inst/op1_addr_reg_9_                | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.068 | 0.360 |   0.389 |   -0.763 | 
     | sram_inst/U16                                  |                 | sky130_fd_sc_hd__nor2_1           | 0.068 | 0.000 |   0.389 |   -0.763 | 
     | sram_inst/U16                                  | B v -> Y ^      | sky130_fd_sc_hd__nor2_1           | 0.131 | 0.129 |   0.518 |   -0.634 | 
     | sram_inst/U17                                  |                 | sky130_fd_sc_hd__nand2_1          | 0.131 | 0.000 |   0.518 |   -0.634 | 
     | sram_inst/U17                                  | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1          | 0.347 | 0.310 |   0.828 |   -0.324 | 
     | sram_inst/FE_OFC222_n_3_net                    |                 | sky130_fd_sc_hd__clkbuf_1         | 0.348 | 0.005 |   0.833 |   -0.319 | 
     | sram_inst/FE_OFC222_n_3_net                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1         | 0.097 | 0.250 |   1.084 |   -0.069 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.149 | 0.000 |   1.084 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.266 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.266 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.368 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.368 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.468 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.494 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.596 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.602 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.698 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.699 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.795 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.796 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.926 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.928 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    1.041 | 
     | sram_inst/CTS_ccl_a_inv_00022                  |            | sky130_fd_sc_hd__clkinv_4         | 0.085 | 0.001 |  -0.111 |    1.041 | 
     | sram_inst/CTS_ccl_a_inv_00022                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.074 | 0.097 |  -0.013 |    1.139 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.114 | 0.001 |  -0.012 |    1.140 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[0] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_0_/Q                      (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.146
  Slack Time                    1.183
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.070 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.069 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.968 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.968 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.868 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.842 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.740 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.734 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.638 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.637 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.541 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.540 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.410 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.408 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.295 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.294 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.187 | 
     | decrypt_inst/dot_product_reg_0_                |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.185 | 
     | decrypt_inst/dot_product_reg_0_                | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.119 | 0.369 |   0.367 |   -0.816 | 
     | U68                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.119 | 0.000 |   0.367 |   -0.816 | 
     | U68                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.074 | 0.093 |   0.460 |   -0.723 | 
     | U69                                            |              | sky130_fd_sc_hd__nand2_1          | 0.074 | 0.000 |   0.460 |   -0.723 | 
     | U69                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.874 | 0.395 |   0.855 |   -0.328 | 
     | sram_inst/FE_OFC259_out_wdata_0                |              | sky130_fd_sc_hd__clkbuf_1         | 0.872 | 0.026 |   0.881 |   -0.302 | 
     | sram_inst/FE_OFC259_out_wdata_0                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.198 | 0.265 |   1.146 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.300 | 0.000 |   1.146 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.296 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.297 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.399 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.399 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.498 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.524 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.627 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.633 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.729 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.730 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.826 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    0.827 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    0.949 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    0.953 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.083 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.090 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.200 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.202 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk1 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr1[7] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_7_/Q                       (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.024
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.080
  Arrival Time                  1.127
  Slack Time                    1.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.096 |       |  -0.887 |   -2.094 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.094 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -1.992 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -1.992 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.893 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.867 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.764 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.758 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.662 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.661 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4         | 0.115 | 0.120 |  -0.333 |   -1.541 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2         | 0.115 | 0.005 |  -0.328 |   -1.536 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.101 | 0.128 |  -0.200 |   -1.407 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        |                 | sky130_fd_sc_hd__sdlclkp_4        | 0.101 | 0.001 |  -0.199 |   -1.406 | 
     | controller_inst/clk_gate_op2_addr_reg/latch        | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4        | 0.109 | 0.215 |   0.016 |   -1.191 | 
     | controller_inst/op2_addr_reg_7_                    |                 | sky130_fd_sc_hd__dfxtp_1          | 0.109 | 0.001 |   0.017 |   -1.190 | 
     | controller_inst/op2_addr_reg_7_                    | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1          | 0.086 | 0.366 |   0.383 |   -0.824 | 
     | sram_inst/FE_OFC157_op2_addr_7                     |                 | sky130_fd_sc_hd__clkinvlp_2       | 0.086 | 0.000 |   0.383 |   -0.824 | 
     | sram_inst/FE_OFC157_op2_addr_7                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2       | 0.468 | 0.255 |   0.639 |   -0.569 | 
     | sram_inst/FE_OFC158_op2_addr_7                     |                 | sky130_fd_sc_hd__inv_2            | 0.468 | 0.016 |   0.655 |   -0.552 | 
     | sram_inst/FE_OFC158_op2_addr_7                     | A ^ -> Y v      | sky130_fd_sc_hd__inv_2            | 0.102 | 0.104 |   0.759 |   -0.449 | 
     | sram_inst/FE_OFC14_FE_OFN8_FE_OFN471_FE_OFN422_FE_ |                 | sky130_fd_sc_hd__buf_6            | 0.102 | 0.000 |   0.759 |   -0.448 | 
     | OFN356_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC14_FE_OFN8_FE_OFN471_FE_OFN422_FE_ | A v -> X v      | sky130_fd_sc_hd__buf_6            | 0.029 | 0.145 |   0.904 |   -0.304 | 
     | OFN356_n                                           |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC49_FE_OFN13_FE_OFN8_FE_OFN471_FE_O |                 | sky130_fd_sc_hd__buf_12           | 0.029 | 0.000 |   0.904 |   -0.303 | 
     | FN422_FE_OFN356_n                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_OFC49_FE_OFN13_FE_OFN8_FE_OFN471_FE_O | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.024 | 0.111 |   1.015 |   -0.192 | 
     | FN422_FE_OFN356_n                                  |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC13_FE_OFN48_FE_OFN13_FE_OFN8_FE_OF |                 | sky130_fd_sc_hd__buf_12           | 0.024 | 0.000 |   1.015 |   -0.192 | 
     | N471_FE_OFN422_FE_OFN356_n                         |                 |                                   |       |       |         |          | 
     | sram_inst/FE_PDC13_FE_OFN48_FE_OFN13_FE_OFN8_FE_OF | A v -> X v      | sky130_fd_sc_hd__buf_12           | 0.026 | 0.111 |   1.127 |   -0.080 | 
     | N471_FE_OFN422_FE_OFN356_n                         |                 |                                   |       |       |         |          | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                 | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.040 | 0.000 |   1.127 |   -0.080 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.321 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.321 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.423 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.423 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.523 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.549 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.651 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.657 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.753 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.754 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.850 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |    0.851 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |    0.981 | 
     | CTS_ccl_inv_00040                              |            | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |    0.983 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |    1.096 | 
     | sram_inst/CTS_ccl_a_inv_00016                  |            | sky130_fd_sc_hd__clkinv_16        | 0.085 | 0.001 |  -0.111 |    1.097 | 
     | sram_inst/CTS_ccl_a_inv_00016                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.056 | 0.083 |  -0.028 |    1.180 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.087 | 0.003 |  -0.024 |    1.183 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[4] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_4_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.228
  Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.152 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.151 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.050 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.049 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.950 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.924 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.822 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.815 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.720 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.718 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.622 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.622 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.492 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.490 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.377 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.376 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.269 | 
     | encrypt_inst/psum_reg_4_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.267 | 
     | encrypt_inst/psum_reg_4_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.143 | 0.391 |   0.389 |   -0.876 | 
     | U56                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.143 | 0.000 |   0.389 |   -0.876 | 
     | U56                                            | A2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.067 | 0.109 |   0.498 |   -0.767 | 
     | U57                                            |              | sky130_fd_sc_hd__nand2_1          | 0.067 | 0.000 |   0.498 |   -0.767 | 
     | U57                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.883 | 0.430 |   0.929 |   -0.336 | 
     | sram_inst/FE_OFC257_out_wdata_4                |              | sky130_fd_sc_hd__clkbuf_1         | 0.884 | 0.012 |   0.941 |   -0.324 | 
     | sram_inst/FE_OFC257_out_wdata_4                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.229 | 0.286 |   1.227 |   -0.038 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.347 | 0.001 |   1.228 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.378 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.379 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.480 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.481 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.580 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.606 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.708 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.715 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.811 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.812 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.908 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    0.909 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.031 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.035 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.165 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.172 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.282 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.284 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[3] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_3_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.260
  Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.183 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.183 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.081 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.081 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -1.982 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.956 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.854 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.847 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.751 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.750 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.654 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.653 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.523 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.522 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.409 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.408 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.301 | 
     | encrypt_inst/psum_reg_3_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.299 | 
     | encrypt_inst/psum_reg_3_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.135 | 0.361 |   0.358 |   -0.938 | 
     | U59                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.135 | 0.000 |   0.358 |   -0.938 | 
     | U59                                            | A2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.093 | 0.120 |   0.479 |   -0.818 | 
     | U60                                            |              | sky130_fd_sc_hd__nand2_1          | 0.093 | 0.000 |   0.479 |   -0.818 | 
     | U60                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.887 | 0.518 |   0.997 |   -0.299 | 
     | sram_inst/FE_OFC317_out_wdata_3                |              | sky130_fd_sc_hd__clkbuf_1         | 0.887 | 0.014 |   1.011 |   -0.285 | 
     | sram_inst/FE_OFC317_out_wdata_3                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.174 | 0.248 |   1.259 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.264 | 0.000 |   1.260 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.410 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.411 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.512 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.513 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.612 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.638 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.740 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.747 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.842 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.844 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.940 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    0.940 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.062 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.067 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.196 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.204 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.314 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.316 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[5] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: decrypt_inst/dot_product_reg_5_/Q                      (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.283
  Slack Time                    1.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.207 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.207 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.105 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.105 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.006 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -1.980 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.877 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.871 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.775 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.774 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.678 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.677 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.547 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.546 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.433 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.432 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.324 | 
     | decrypt_inst/dot_product_reg_5_                |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.322 | 
     | decrypt_inst/dot_product_reg_5_                | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.241 | 0.460 |   0.458 |   -0.862 | 
     | U53                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.241 | 0.001 |   0.459 |   -0.861 | 
     | U53                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.077 | 0.107 |   0.565 |   -0.755 | 
     | U54                                            |              | sky130_fd_sc_hd__nand2_1          | 0.077 | 0.000 |   0.565 |   -0.755 | 
     | U54                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.781 | 0.396 |   0.961 |   -0.359 | 
     | sram_inst/FE_OFC316_out_wdata_5                |              | sky130_fd_sc_hd__buf_2            | 0.779 | 0.020 |   0.981 |   -0.339 | 
     | sram_inst/FE_OFC316_out_wdata_5                | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.118 | 0.301 |   1.282 |   -0.038 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.181 | 0.001 |   1.283 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.434 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.434 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.536 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.536 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.636 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.662 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.764 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.770 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.866 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.867 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    0.963 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    0.964 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.086 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.091 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.220 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.227 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.338 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.339 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[2] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_2_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.328
  Slack Time                    1.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.251 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.251 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.150 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.149 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.050 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.024 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.922 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.915 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.819 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.818 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.722 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.722 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.591 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.590 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.477 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.476 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.369 | 
     | encrypt_inst/psum_reg_2_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.367 | 
     | encrypt_inst/psum_reg_2_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.150 | 0.368 |   0.365 |   -0.999 | 
     | U62                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.150 | 0.000 |   0.365 |   -0.999 | 
     | U62                                            | A2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.075 | 0.114 |   0.480 |   -0.885 | 
     | U63                                            |              | sky130_fd_sc_hd__nand2_1          | 0.075 | 0.000 |   0.480 |   -0.885 | 
     | U63                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.856 | 0.569 |   1.049 |   -0.316 | 
     | sram_inst/FE_OFC318_out_wdata_2                |              | sky130_fd_sc_hd__clkbuf_1         | 0.853 | 0.026 |   1.075 |   -0.290 | 
     | sram_inst/FE_OFC318_out_wdata_2                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.182 | 0.253 |   1.328 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.276 | 0.000 |   1.328 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.478 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.479 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.580 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.581 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.680 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.706 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.808 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.815 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.911 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.912 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.008 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.009 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.130 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.135 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.264 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.272 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.382 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk1 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/csb1 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/done_reg/Q                          (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time         -0.003
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.059
  Arrival Time                  1.342
  Slack Time                    1.401
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.288 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.288 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.186 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.186 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.087 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.061 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.959 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.952 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.856 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.855 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.759 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.758 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.628 | 
     | CTS_ccl_inv_00039                              |              | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   -1.628 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.082 |   -1.483 | 
     | CTS_ccl_a_inv_00020                            |              | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   -1.478 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.038 |   -1.363 | 
     | controller_inst/done_reg                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.078 | 0.001 |   0.039 |   -1.363 | 
     | controller_inst/done_reg                       | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.413 | 0.589 |   0.628 |   -0.774 | 
     | FE_DBTC34_wb_ready_o                           |              | sky130_fd_sc_hd__clkinvlp_2       | 0.412 | 0.018 |   0.646 |   -0.756 | 
     | FE_DBTC34_wb_ready_o                           | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.357 | 0.439 |   1.084 |   -0.317 | 
     | sram_inst/FE_OFC1_FE_DBTN34_wb_ready_o         |              | sky130_fd_sc_hd__buf_2            | 0.356 | 0.003 |   1.088 |   -0.314 | 
     | sram_inst/FE_OFC1_FE_DBTN34_wb_ready_o         | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.128 | 0.254 |   1.342 |   -0.060 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.196 | 0.001 |   1.342 |   -0.059 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.515 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.515 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.617 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.618 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.717 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.743 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.845 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.852 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.947 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.948 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.045 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.045 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.167 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.172 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.301 | 
     | sram_inst/CTS_ccl_a_inv_00024                  |            | sky130_fd_sc_hd__clkinv_8         | 0.109 | 0.006 |  -0.094 |    1.307 | 
     | sram_inst/CTS_ccl_a_inv_00024                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.057 | 0.089 |  -0.005 |    1.396 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.089 | 0.002 |  -0.003 |    1.398 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[8] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_8_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.366
  Slack Time                    1.403
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.290 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.289 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.188 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.188 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.088 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.062 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.960 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.954 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.858 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.857 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.761 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.760 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.630 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.628 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.515 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.514 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.407 | 
     | encrypt_inst/psum_reg_8_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.001 |  -0.003 |   -1.406 | 
     | encrypt_inst/psum_reg_8_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.138 | 0.387 |   0.384 |   -1.019 | 
     | U45                                            |              | sky130_fd_sc_hd__a222oi_1         | 0.138 | 0.000 |   0.384 |   -1.019 | 
     | U45                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a222oi_1         | 0.109 | 0.144 |   0.528 |   -0.875 | 
     | FE_OFC256_n23                                  |              | sky130_fd_sc_hd__clkbuf_1         | 0.109 | 0.000 |   0.528 |   -0.875 | 
     | FE_OFC256_n23                                  | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.339 | 0.328 |   0.856 |   -0.547 | 
     | U46                                            |              | sky130_fd_sc_hd__clkinvlp_2       | 0.340 | 0.004 |   0.861 |   -0.542 | 
     | U46                                            | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.235 | 0.327 |   1.188 |   -0.215 | 
     | sram_inst/FE_OFC313_out_wdata_8                |              | sky130_fd_sc_hd__clkbuf_1         | 0.235 | 0.004 |   1.192 |   -0.211 | 
     | sram_inst/FE_OFC313_out_wdata_8                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.123 | 0.174 |   1.366 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.187 | 0.000 |   1.366 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.516 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.517 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.619 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.619 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.718 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.744 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.847 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.853 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.949 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.950 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.046 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.047 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.169 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.173 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.303 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.310 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.420 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.422 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[1] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_1_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.376
  Slack Time                    1.413
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.300 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.300 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.198 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.198 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.099 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.073 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.970 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.964 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.868 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.867 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.771 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.770 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.640 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.639 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.526 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.525 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.417 | 
     | encrypt_inst/psum_reg_1_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.002 |  -0.002 |   -1.415 | 
     | encrypt_inst/psum_reg_1_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.108 | 0.360 |   0.358 |   -1.055 | 
     | U65                                            |              | sky130_fd_sc_hd__a22oi_1          | 0.108 | 0.000 |   0.358 |   -1.055 | 
     | U65                                            | A2 ^ -> Y v  | sky130_fd_sc_hd__a22oi_1          | 0.077 | 0.110 |   0.468 |   -0.945 | 
     | U66                                            |              | sky130_fd_sc_hd__nand2_1          | 0.077 | 0.000 |   0.468 |   -0.945 | 
     | U66                                            | B v -> Y ^   | sky130_fd_sc_hd__nand2_1          | 0.853 | 0.637 |   1.106 |   -0.308 | 
     | sram_inst/FE_OFC258_out_wdata_1                |              | sky130_fd_sc_hd__clkbuf_1         | 0.854 | 0.015 |   1.121 |   -0.293 | 
     | sram_inst/FE_OFC258_out_wdata_1                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.186 | 0.255 |   1.376 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.281 | 0.000 |   1.376 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.527 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.527 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.629 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.629 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.729 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.755 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.857 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.863 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.959 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.960 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.056 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.057 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.179 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.184 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.313 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.320 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.431 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.432 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[9] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_9_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.379
  Slack Time                    1.416
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.303 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.302 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.201 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.200 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.101 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.075 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.973 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.966 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.871 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.870 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.773 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.773 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.643 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.641 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.528 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.527 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.420 | 
     | encrypt_inst/psum_reg_9_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.001 |  -0.003 |   -1.419 | 
     | encrypt_inst/psum_reg_9_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.124 | 0.367 |   0.365 |   -1.051 | 
     | U47                                            |              | sky130_fd_sc_hd__a222oi_1         | 0.124 | 0.000 |   0.365 |   -1.051 | 
     | U47                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a222oi_1         | 0.100 | 0.126 |   0.491 |   -0.925 | 
     | FE_OFC312_n24                                  |              | sky130_fd_sc_hd__clkbuf_1         | 0.100 | 0.000 |   0.491 |   -0.925 | 
     | FE_OFC312_n24                                  | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.395 | 0.364 |   0.855 |   -0.561 | 
     | U48                                            |              | sky130_fd_sc_hd__clkinvlp_2       | 0.395 | 0.007 |   0.861 |   -0.554 | 
     | U48                                            | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.201 | 0.343 |   1.205 |   -0.211 | 
     | sram_inst/FE_OFC338_out_wdata_9                |              | sky130_fd_sc_hd__clkbuf_1         | 0.201 | 0.003 |   1.208 |   -0.208 | 
     | sram_inst/FE_OFC338_out_wdata_9                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.125 | 0.171 |   1.379 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.190 | 0.000 |   1.379 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.529 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.530 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.631 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.632 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.731 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.757 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.859 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.866 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.962 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.963 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.059 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.060 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.182 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.186 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.316 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.323 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.433 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.435 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[7] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_7_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.381
  Slack Time                    1.418
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.305 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.305 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.203 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.203 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.104 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.078 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -1.975 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -1.969 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.873 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.872 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.776 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.775 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.645 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.643 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.531 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.530 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.422 | 
     | encrypt_inst/psum_reg_7_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.001 |  -0.003 |   -1.421 | 
     | encrypt_inst/psum_reg_7_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.120 | 0.369 |   0.366 |   -1.052 | 
     | U43                                            |              | sky130_fd_sc_hd__a222oi_1         | 0.120 | 0.000 |   0.367 |   -1.052 | 
     | U43                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a222oi_1         | 0.150 | 0.162 |   0.528 |   -0.890 | 
     | FE_OFC255_n22                                  |              | sky130_fd_sc_hd__clkbuf_1         | 0.150 | 0.000 |   0.528 |   -0.890 | 
     | FE_OFC255_n22                                  | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.327 | 0.360 |   0.888 |   -0.531 | 
     | U44                                            |              | sky130_fd_sc_hd__clkinvlp_2       | 0.329 | 0.008 |   0.895 |   -0.523 | 
     | U44                                            | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.197 | 0.315 |   1.210 |   -0.208 | 
     | sram_inst/FE_OFC314_out_wdata_7                |              | sky130_fd_sc_hd__clkbuf_1         | 0.197 | 0.002 |   1.212 |   -0.206 | 
     | sram_inst/FE_OFC314_out_wdata_7                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.123 | 0.169 |   1.381 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.186 | 0.000 |   1.381 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.532 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.532 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.634 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.634 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.734 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.760 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.862 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.868 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    0.964 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    0.965 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.061 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.062 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.184 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.189 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.318 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.325 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.436 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.437 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/din0[6] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: encrypt_inst/psum_reg_6_/Q                             (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  1.421
  Slack Time                    1.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -2.344 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -2.344 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -2.242 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -2.242 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -2.143 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.117 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -2.015 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -2.008 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -1.912 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -1.911 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -1.815 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -1.814 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -1.684 | 
     | CTS_ccl_inv_00040                              |              | sky130_fd_sc_hd__clkinv_8         | 0.123 | 0.002 |  -0.225 |   -1.683 | 
     | CTS_ccl_inv_00040                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.113 |  -0.112 |   -1.570 | 
     | CTS_ccl_a_inv_00014                            |              | sky130_fd_sc_hd__clkinv_8         | 0.085 | 0.001 |  -0.111 |   -1.569 | 
     | CTS_ccl_a_inv_00014                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_8         | 0.089 | 0.107 |  -0.004 |   -1.462 | 
     | encrypt_inst/psum_reg_6_                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.089 | 0.001 |  -0.003 |   -1.461 | 
     | encrypt_inst/psum_reg_6_                       | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.221 | 0.433 |   0.429 |   -1.028 | 
     | U41                                            |              | sky130_fd_sc_hd__a222oi_1         | 0.221 | 0.001 |   0.430 |   -1.027 | 
     | U41                                            | B2 ^ -> Y v  | sky130_fd_sc_hd__a222oi_1         | 0.177 | 0.212 |   0.643 |   -0.815 | 
     | FE_OFC254_n21                                  |              | sky130_fd_sc_hd__clkbuf_1         | 0.177 | 0.001 |   0.644 |   -0.814 | 
     | FE_OFC254_n21                                  | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.247 | 0.299 |   0.942 |   -0.515 | 
     | U42                                            |              | sky130_fd_sc_hd__clkinvlp_2       | 0.247 | 0.009 |   0.951 |   -0.506 | 
     | U42                                            | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.147 | 0.239 |   1.191 |   -0.267 | 
     | sram_inst/FE_OFC315_out_wdata_6                |              | sky130_fd_sc_hd__clkbuf_1         | 0.147 | 0.001 |   1.192 |   -0.266 | 
     | sram_inst/FE_OFC315_out_wdata_6                | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.240 | 0.228 |   1.420 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.364 | 0.000 |   1.421 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    0.571 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    0.571 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    0.673 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    0.674 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    0.773 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    0.799 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    0.901 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    0.908 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    1.003 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    1.004 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.101 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.101 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    1.223 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    1.228 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    1.357 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    1.365 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    1.475 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    1.477 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/web0 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/done_reg/Q                          (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  2.295
  Slack Time                    2.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -3.218 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -3.218 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -3.116 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -3.116 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -3.017 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.991 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -2.889 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -2.882 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -2.786 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -2.785 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -2.689 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -2.688 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -2.558 | 
     | CTS_ccl_inv_00039                              |              | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   -2.558 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.082 |   -2.413 | 
     | CTS_ccl_a_inv_00020                            |              | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   -2.408 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.038 |   -2.293 | 
     | controller_inst/done_reg                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.078 | 0.001 |   0.039 |   -2.293 | 
     | controller_inst/done_reg                       | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.413 | 0.589 |   0.628 |   -1.704 | 
     | FE_DBTC34_wb_ready_o                           |              | sky130_fd_sc_hd__clkinvlp_2       | 0.412 | 0.018 |   0.646 |   -1.686 | 
     | FE_DBTC34_wb_ready_o                           | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.357 | 0.439 |   1.084 |   -1.247 | 
     | sram_inst/FE_OFC0_FE_DBTN34_wb_ready_o         |              | sky130_fd_sc_hd__clkinvlp_2       | 0.357 | 0.001 |   1.085 |   -1.246 | 
     | sram_inst/FE_OFC0_FE_DBTN34_wb_ready_o         | A ^ -> Y v   | sky130_fd_sc_hd__clkinvlp_2       | 0.762 | 0.748 |   1.833 |   -0.498 | 
     | sram_inst/FE_OFC2_FE_DBTN34_wb_ready_o         |              | sky130_fd_sc_hd__clkinvlp_2       | 0.762 | 0.001 |   1.834 |   -0.497 | 
     | sram_inst/FE_OFC2_FE_DBTN34_wb_ready_o         | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.235 | 0.460 |   2.295 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.368 | 0.000 |   2.295 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    1.445 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    1.446 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    1.547 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    1.548 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    1.647 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    1.673 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    1.775 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    1.782 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    1.877 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    1.879 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.975 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.975 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    2.097 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    2.102 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    2.231 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    2.239 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    2.349 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    2.351 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sram_inst/width_macro3_0__depth_macro3_0__sram/
clk0 
Endpoint:   sram_inst/width_macro3_0__depth_macro3_0__sram/csb0 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/done_reg/Q                          (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.019
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.037
  Arrival Time                  2.295
  Slack Time                    2.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |              |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^        |                                   | 0.096 |       |  -0.887 |   -3.218 | 
     | CTS_ccl_inv_00088                              |              | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.000 |  -0.886 |   -3.218 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.785 |   -3.116 | 
     | CTS_ccl_inv_00085                              |              | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.000 |  -0.785 |   -3.116 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   -3.017 | 
     | CTS_ccl_a_inv_00083                            |              | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   -2.991 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.557 |   -2.889 | 
     | CTS_ccl_inv_00079                              |              | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.551 |   -2.882 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^   | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.455 |   -2.786 | 
     | CTS_ccl_a_inv_00077                            |              | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.454 |   -2.785 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.358 |   -2.689 | 
     | CTS_ccl_a_inv_00061                            |              | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.357 |   -2.688 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.227 |   -2.558 | 
     | CTS_ccl_inv_00039                              |              | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   -2.558 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.082 |   -2.413 | 
     | CTS_ccl_a_inv_00020                            |              | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   -2.408 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^   | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.038 |   -2.293 | 
     | controller_inst/done_reg                       |              | sky130_fd_sc_hd__dfxtp_1          | 0.078 | 0.001 |   0.039 |   -2.293 | 
     | controller_inst/done_reg                       | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.413 | 0.589 |   0.628 |   -1.704 | 
     | FE_DBTC34_wb_ready_o                           |              | sky130_fd_sc_hd__clkinvlp_2       | 0.412 | 0.018 |   0.646 |   -1.686 | 
     | FE_DBTC34_wb_ready_o                           | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.357 | 0.439 |   1.084 |   -1.247 | 
     | sram_inst/FE_OFC0_FE_DBTN34_wb_ready_o         |              | sky130_fd_sc_hd__clkinvlp_2       | 0.357 | 0.001 |   1.085 |   -1.246 | 
     | sram_inst/FE_OFC0_FE_DBTN34_wb_ready_o         | A ^ -> Y v   | sky130_fd_sc_hd__clkinvlp_2       | 0.762 | 0.748 |   1.833 |   -0.498 | 
     | sram_inst/FE_OFC2_FE_DBTN34_wb_ready_o         |              | sky130_fd_sc_hd__clkinvlp_2       | 0.762 | 0.001 |   1.834 |   -0.497 | 
     | sram_inst/FE_OFC2_FE_DBTN34_wb_ready_o         | A v -> Y ^   | sky130_fd_sc_hd__clkinvlp_2       | 0.235 | 0.460 |   2.295 |   -0.037 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |              | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.368 | 0.000 |   2.295 |   -0.037 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    1.445 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    1.446 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    1.547 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    1.548 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    1.647 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    1.673 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    1.775 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    1.782 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |    1.877 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |    1.879 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |    1.975 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |    1.975 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |    2.097 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |    2.102 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |    2.231 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |    2.239 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |    2.349 | 
     | sram_inst/width_macro3_0__depth_macro3_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.133 | 0.002 |   0.019 |    2.351 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 

