INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:48:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (clk rise@6.720ns - clk rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.159ns (34.698%)  route 4.063ns (65.302%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.203 - 6.720 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1539, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X26Y208        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y208        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=26, routed)          0.463     1.187    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X24Y207        LUT4 (Prop_lut4_I1_O)        0.043     1.230 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.230    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X24Y207        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.418 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.418    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X24Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.467 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.467    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X24Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.620 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.173     1.793    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X26Y209        LUT3 (Prop_lut3_I0_O)        0.119     1.912 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_3/O
                         net (fo=61, routed)          0.300     2.212    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_3_n_0
    SLICE_X26Y208        LUT6 (Prop_lut6_I5_O)        0.043     2.255 f  lsq1/handshake_lsq_lsq1_core/i__carry_i_9/O
                         net (fo=3, routed)           0.437     2.692    lsq1/handshake_lsq_lsq1_core/i__carry_i_9_n_0
    SLICE_X26Y211        LUT5 (Prop_lut5_I2_O)        0.043     2.735 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.308     3.042    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X28Y211        LUT4 (Prop_lut4_I1_O)        0.043     3.085 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=12, routed)          0.299     3.385    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X28Y212        LUT6 (Prop_lut6_I0_O)        0.043     3.428 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.355     3.782    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X29Y212        LUT6 (Prop_lut6_I1_O)        0.043     3.825 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.278     4.103    addf0/operator/DI[1]
    SLICE_X26Y212        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.345 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.345    addf0/operator/ltOp_carry_n_0
    SLICE_X26Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.394 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.394    addf0/operator/ltOp_carry__0_n_0
    SLICE_X26Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.443 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.443    addf0/operator/ltOp_carry__1_n_0
    SLICE_X26Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.492 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.492    addf0/operator/ltOp_carry__2_n_0
    SLICE_X26Y216        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.619 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.286     4.905    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X25Y214        LUT6 (Prop_lut6_I5_O)        0.130     5.035 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.100     5.135    addf0/operator/p_1_in[0]
    SLICE_X24Y214        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.397 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.397    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X24Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     5.504 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.543     6.048    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[2]
    SLICE_X24Y216        LUT5 (Prop_lut5_I1_O)        0.118     6.166 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.171     6.337    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X25Y217        LUT3 (Prop_lut3_I1_O)        0.043     6.380 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.350     6.730    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X27Y216        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.720     6.720 r  
                                                      0.000     6.720 r  clk (IN)
                         net (fo=1539, unset)         0.483     7.203    addf0/operator/RightShifterComponent/clk
    SLICE_X27Y216        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.167    
    SLICE_X27Y216        FDRE (Setup_fdre_C_R)       -0.295     6.872    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  0.142    




