

================================================================
== Vivado HLS Report for 'B_IO_L3_in'
================================================================
* Date:           Mon Jun 14 18:54:42 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4106|     4106| 13.685 us | 13.685 us |  4106|  4106|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         4|          2|          1|  2048|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       43|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      140|     -|
|Register             |        -|      -|      610|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      610|      183|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_130_p2                      |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_325                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln251_fu_124_p2               |   icmp   |      0|  0|  13|          12|          13|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  43|          33|          24|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V_blk_n_AR                 |   9|          2|    1|          2|
    |B_V_blk_n_R                  |   9|          2|    1|          2|
    |B_V_offset_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  53|         12|    1|         12|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_97_p4  |   9|          2|   12|         24|
    |fifo_B_local_out_V_V_blk_n   |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_din     |  15|          3|  256|        768|
    |t_V_reg_93                   |   9|          2|   12|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 140|         31|  287|        840|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |B_V_offset1_i_reg_150             |   58|   0|   58|          0|
    |ap_CS_fsm                         |   11|   0|   11|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |i_V_reg_165                       |   12|   0|   12|          0|
    |icmp_ln251_reg_161                |    1|   0|    1|          0|
    |icmp_ln251_reg_161_pp0_iter1_reg  |    1|   0|    1|          0|
    |t_V_reg_93                        |   12|   0|   12|          0|
    |tmp_V_35_reg_175                  |  256|   0|  256|          0|
    |tmp_V_reg_170                     |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  610|   0|  610|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|m_axi_B_V_AWVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWADDR             | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WVALID             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WREADY             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WDATA              | out |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WSTRB              | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WLAST              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WID                | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WUSER              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARADDR             | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RDATA              |  in |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RLAST              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|B_V_offset_dout              |  in |   64|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_empty_n           |  in |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_read              | out |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|fifo_B_local_out_V_V_din     | out |  256|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

