set OCC_CLK_GATE(14)  { 
    u_hcm_hbm_u0_hbm_octa_channel_u0.hbm_octa_channel_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u2.hbm_octa_channel_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u1.hbm_octa_channel_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_hbm_u0_hbm_octa_channel_u3.hbm_octa_channel_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_fxsch_u0_fxsch_opro_top_u0.fxsch_opro_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_oh_v1_u0.flexe_oh_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_client_fifo_v1_u0_flexe_tx_client_fifo_h_v1_u0.flexe_tx_client_fifo_h_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_client_fifo_v1_u0_flexe_tx_client_fifo_l_v1_u0.flexe_tx_client_fifo_l_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_flexe_v1_u0_flexe_tx_v1_u0_flexe_tx_wrapper_01_v1_u0.flexe_tx_wrapper_01_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_adapter_wrapper_0_v1_u0.mac_rx_adapter_wrapper_0_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_adapter_wrapper_1_v1_u0.mac_rx_adapter_wrapper_1_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_1_u0_falcon_top_v1_u0_mac_top_v1_u0_mac_rx_top_v1_u0_mac_rx_wrapper_v1_u0.mac_rx_wrapper_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_flexe_v0_u0_flexe_rx_v0_u0_flexe_rx_wrapper_2_v0_u0.flexe_rx_wrapper_2_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_rx_top_v0_u0_mac_rx_adapter_wrapper_0_v0_u0.mac_rx_adapter_wrapper_0_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_rx_top_v0_u0_mac_rx_adapter_wrapper_1_v0_u0.mac_rx_adapter_wrapper_1_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_rd_pack_u0.st_mmu_rd_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_wr_pack_u0.st_mmu_wr_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.ppu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u0.zgroup_a0_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u1.zgroup_a1_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u2.zgroup_a0_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_ex_u0_se_alg_top_u0_zgroup_u3.zgroup_a1_v1_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_se_tcam_u0_se_tcam_other_u0.se_tcam_other_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_stat_u0.stat_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_tm_others_u0.tm_others_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(14_mac_tx_v0)  { 
    u_hcm_lif_u0_rce_24_ch_u0_falcon_top_v0_u0_mac_top_v0_u0_mac_tx_top_v0_u0.mac_tx_top_v0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
