==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.068 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.52 seconds; current allocated memory: 163.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'string1_buffer'(hw_baseline/Vitis_HLS/lsal.cpp:63:17) has been inferred on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:63:17)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'string2_buffer'(hw_baseline/Vitis_HLS/lsal.cpp:68:17) has been inferred on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:68:17)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.64 seconds; current allocated memory: 165.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 171.717 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 178.952 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.4' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'string1_buffer' (hw_baseline/Vitis_HLS/lsal.cpp:63) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'string2_buffer' (hw_baseline/Vitis_HLS/lsal.cpp:68) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'fix_direction' (hw_baseline/Vitis_HLS/lsal.cpp:136) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:48:6) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 207.648 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 511 for loop 'Loop-5-3' in function 'compute_matrices'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 511 for loop 'fix_direction' in function 'compute_matrices'.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:127:20)
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1.V[0]' (hw_baseline/Vitis_HLS/lsal.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V[0]' (hw_baseline/Vitis_HLS/lsal.cpp:70:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 206.778 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'string1_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'string1_buffer'
INFO: [SCHED 204-61] Pipelining loop 'string2_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'string2_buffer'
INFO: [SCHED 204-61] Pipelining loop 'col_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'col_for'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'diag_for.2'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.3'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.4'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.068 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:64:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:66:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.04 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.34 seconds; current allocated memory: 163.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.44 seconds; current allocated memory: 165.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.435 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 171.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 178.931 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.5' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:48:6) to (hw_baseline/Vitis_HLS/lsal.cpp:114:9) in function 'compute_matrices'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 207.562 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 511 for loop 'Loop-5-3' in function 'compute_matrices'.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:121:20)
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 206.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'col_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'col_for'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'diag_for.2'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.3'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'diag_for.5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.068 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.32 seconds. Elapsed time: 5.11 seconds; current allocated memory: 163.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.53 seconds; current allocated memory: 165.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.435 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 171.732 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 178.939 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.5' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:126:22), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:48:6) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.25 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.88 seconds; current allocated memory: 251.072 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 61.99 seconds; current allocated memory: 358.442 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:71:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.31 seconds; current allocated memory: 163.287 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:82:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:82:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.02 seconds. CPU system time: 0.5 seconds. Elapsed time: 32.67 seconds; current allocated memory: 174.787 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 174.788 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.92 seconds; current allocated memory: 207.018 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.36 seconds. CPU system time: 0 seconds. Elapsed time: 9.54 seconds; current allocated memory: 203.810 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:87:10) to (hw_baseline/Vitis_HLS/lsal.cpp:132:28) in function 'compute_matrices'... converting 4 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.95 seconds; current allocated memory: 163.287 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:76:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:76:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.49 seconds. CPU system time: 0.55 seconds. Elapsed time: 33.49 seconds; current allocated memory: 174.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 174.786 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.18 seconds; current allocated memory: 207.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.66 seconds; current allocated memory: 203.813 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-914] Completely partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.4 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.03 seconds; current allocated memory: 179.288 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:76:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:76:3)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.16 seconds. CPU system time: 0.77 seconds. Elapsed time: 40.51 seconds; current allocated memory: 190.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.786 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.38 seconds; current allocated memory: 223.017 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.78 seconds; current allocated memory: 219.817 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.1' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.4' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-914] Completely partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:81:10) to (hw_baseline/Vitis_HLS/lsal.cpp:126:28) in function 'compute_matrices'... converting 4 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 178.090 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.07 seconds. CPU system time: 0.4 seconds. Elapsed time: 16.28 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.63 seconds. CPU system time: 2 seconds. Elapsed time: 69.03 seconds; current allocated memory: 190.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 190.732 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.31 seconds. CPU system time: 0.11 seconds. Elapsed time: 34.19 seconds; current allocated memory: 222.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.79 seconds. CPU system time: 0 seconds. Elapsed time: 12.42 seconds; current allocated memory: 219.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 102.25 seconds. CPU system time: 1.47 seconds. Elapsed time: 111.12 seconds; current allocated memory: 302.336 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 112.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 113.63 seconds; current allocated memory: 433.069 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 337.68 seconds. CPU system time: 7.15 seconds. Elapsed time: 359.93 seconds; current allocated memory: 625.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 58.46 seconds. CPU system time: 0.64 seconds. Elapsed time: 64.57 seconds; current allocated memory: 713.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port n. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port m. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.16 seconds. CPU system time: 0.73 seconds. Elapsed time: 5.6 seconds; current allocated memory: 163.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 30.49 seconds. CPU system time: 0.6 seconds. Elapsed time: 33.17 seconds; current allocated memory: 174.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.716 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.57 seconds; current allocated memory: 206.667 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.86 seconds; current allocated memory: 203.455 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 95 seconds. CPU system time: 0.52 seconds. Elapsed time: 101.27 seconds; current allocated memory: 286.328 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 108.55 seconds. CPU system time: 0.16 seconds. Elapsed time: 109.31 seconds; current allocated memory: 417.085 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 336.56 seconds. CPU system time: 5.46 seconds. Elapsed time: 345.79 seconds; current allocated memory: 609.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 58.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 64.08 seconds; current allocated memory: 697.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port n. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port m. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' and 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.21 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.39 seconds; current allocated memory: 163.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 32 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.59 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.71 seconds; current allocated memory: 166.341 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 166.342 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 175.683 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 181.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.15 seconds; current allocated memory: 217.029 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.99 seconds; current allocated memory: 227.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.76 seconds; current allocated memory: 237.877 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.26 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 32 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.44 seconds. Elapsed time: 13.99 seconds; current allocated memory: 166.341 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 166.343 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 175.685 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 181.396 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.38 seconds; current allocated memory: 217.020 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.06 seconds; current allocated memory: 227.968 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.61 seconds; current allocated memory: 237.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.09 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.41 seconds; current allocated memory: 163.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 32 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.36 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.9 seconds; current allocated memory: 166.341 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 166.342 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 175.685 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 181.394 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.91 seconds. CPU system time: 0.18 seconds. Elapsed time: 4 seconds; current allocated memory: 217.023 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 227.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.29 seconds. Elapsed time: 6 seconds; current allocated memory: 237.849 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.090 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.32 seconds; current allocated memory: 163.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:101:3) in function 'compute_matrices' completely with a factor of 256 (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 40.74 seconds. CPU system time: 0.9 seconds. Elapsed time: 46.54 seconds; current allocated memory: 174.698 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 174.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.29 seconds; current allocated memory: 206.931 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.92 seconds; current allocated memory: 203.719 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:106:10) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:71:6) to (hw_baseline/Vitis_HLS/lsal.cpp:151:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 99.55 seconds. CPU system time: 1.03 seconds. Elapsed time: 106.73 seconds; current allocated memory: 286.595 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:151:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:152:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 120.08 seconds. CPU system time: 1.69 seconds. Elapsed time: 124.34 seconds; current allocated memory: 418.686 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'upper_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string1_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'diag_for': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 348.77 seconds. CPU system time: 11.55 seconds. Elapsed time: 366.11 seconds; current allocated memory: 611.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 58.79 seconds. CPU system time: 0.82 seconds. Elapsed time: 65.88 seconds; current allocated memory: 699.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_matrices' is 9088 from HDL expression: (1'b1 == ap_CS_fsm_state158)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.72 seconds. CPU system time: 0.41 seconds. Elapsed time: 37.24 seconds; current allocated memory: 799.009 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'compute_matrices_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string1_0_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string2_0_V_ram (RAM_1WnR)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.34 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.41 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.86 seconds; current allocated memory: 165.354 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 171.870 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 179.085 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 208.103 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:151:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 207.803 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.07 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.48 seconds; current allocated memory: 165.354 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 165.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 171.870 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 179.080 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 208.092 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:151:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 207.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.29 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.24 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.49 seconds; current allocated memory: 165.370 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.372 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 171.548 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 178.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 207.676 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:151:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 207.115 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.22 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.05 seconds; current allocated memory: 179.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.88 seconds; current allocated memory: 181.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 187.549 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 194.767 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 223.675 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:28)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag[0].V' (hw_baseline/Vitis_HLS/lsal.cpp:151:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 223.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag_0'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.9 seconds; current allocated memory: 163.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.49 seconds; current allocated memory: 165.451 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 171.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 178.854 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'Loop-6.2' in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'Loop-6.3' in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'Loop-6.4' in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:105:10) to (hw_baseline/Vitis_HLS/lsal.cpp:150:28) in function 'compute_matrices'... converting 4 basic blocks.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.090 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.96 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.96 seconds; current allocated memory: 163.256 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.5 seconds; current allocated memory: 165.537 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.538 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 171.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 178.942 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:6) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.02 seconds; current allocated memory: 212.492 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:30)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.53 seconds; current allocated memory: 222.597 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('up_diag_0_addr_1_write_ln150', hw_baseline/Vitis_HLS/lsal.cpp:150) of variable 'current_diag_load_30_phi', hw_baseline/Vitis_HLS/lsal.cpp:150 on array 'up_diag[0]', hw_baseline/Vitis_HLS/lsal.cpp:83 and 'load' operation ('up_diag_0_load', hw_baseline/Vitis_HLS/lsal.cpp:114) on array 'up_diag[0]', hw_baseline/Vitis_HLS/lsal.cpp:83.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('up_diag_0_addr_1_write_ln150', hw_baseline/Vitis_HLS/lsal.cpp:150) of variable 'current_diag_load_30_phi', hw_baseline/Vitis_HLS/lsal.cpp:150 on array 'up_diag[0]', hw_baseline/Vitis_HLS/lsal.cpp:83 and 'load' operation ('up_diag_0_load', hw_baseline/Vitis_HLS/lsal.cpp:114) on array 'up_diag[0]', hw_baseline/Vitis_HLS/lsal.cpp:83.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem2' (hw_baseline/Vitis_HLS/lsal.cpp:98) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 32, Depth = 110, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (26.7485ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_30') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:79 [1554]  (3.25 ns)
	'select' operation ('select_ln870_30') [1556]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [1557]  (1.13 ns)
	'select' operation ('select_ln122_60', hw_baseline/Vitis_HLS/lsal.cpp:122) [1558]  (0 ns)
	'add' operation ('add_ln122_61', hw_baseline/Vitis_HLS/lsal.cpp:122) [1561]  (2.55 ns)
	'icmp' operation ('icmp_ln123_30', hw_baseline/Vitis_HLS/lsal.cpp:123) [1563]  (2.47 ns)
	'select' operation ('select_ln123_61', hw_baseline/Vitis_HLS/lsal.cpp:123) [1565]  (0.733 ns)
	'icmp' operation ('icmp_ln131_30', hw_baseline/Vitis_HLS/lsal.cpp:131) [1567]  (2.47 ns)
	'select' operation ('select_ln131_30', hw_baseline/Vitis_HLS/lsal.cpp:131) [1568]  (0.698 ns)
	'icmp' operation ('icmp_ln138_30', hw_baseline/Vitis_HLS/lsal.cpp:138) [1569]  (2.47 ns)
	'select' operation ('select_ln138_90', hw_baseline/Vitis_HLS/lsal.cpp:138) [1570]  (0 ns)
	'select' operation ('direction_diag[0][1].V', hw_baseline/Vitis_HLS/lsal.cpp:138) [1572]  (0.993 ns)
	'shl' operation ('empty_64', hw_baseline/Vitis_HLS/lsal.cpp:138) [1770]  (2.67 ns)
	bus write on port 'gmem2' (hw_baseline/Vitis_HLS/lsal.cpp:98) [1776]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.07 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.17 seconds; current allocated memory: 163.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.67 seconds; current allocated memory: 165.536 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.537 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 171.718 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.943 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:6) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.36 seconds; current allocated memory: 212.494 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:30)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.09 seconds; current allocated memory: 222.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('up_diag_1_addr_1_write_ln150', hw_baseline/Vitis_HLS/lsal.cpp:150) of variable 'current_diag_load_30_phi', hw_baseline/Vitis_HLS/lsal.cpp:150 on array 'up_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:83 and 'load' operation ('up_diag_1_load', hw_baseline/Vitis_HLS/lsal.cpp:114) on array 'up_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:83.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('up_diag_1_addr_1_write_ln150', hw_baseline/Vitis_HLS/lsal.cpp:150) of variable 'current_diag_load_30_phi', hw_baseline/Vitis_HLS/lsal.cpp:150 on array 'up_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:83 and 'load' operation ('up_diag_1_load', hw_baseline/Vitis_HLS/lsal.cpp:114) on array 'up_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:83.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('upper_diag_0_addr_14_write_ln114', hw_baseline/Vitis_HLS/lsal.cpp:114) of variable 'up_diag_0_load_13', hw_baseline/Vitis_HLS/lsal.cpp:114 on array 'upper_diag[0]', hw_baseline/Vitis_HLS/lsal.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'upper_diag_0'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem2' (hw_baseline/Vitis_HLS/lsal.cpp:98) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 32, Depth = 102, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (19.7388ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_30') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:79 [1556]  (3.25 ns)
	'select' operation ('select_ln870_30') [1558]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [1559]  (1.13 ns)
	'select' operation ('select_ln122_60', hw_baseline/Vitis_HLS/lsal.cpp:122) [1560]  (0 ns)
	'add' operation ('add_ln122_61', hw_baseline/Vitis_HLS/lsal.cpp:122) [1563]  (2.55 ns)
	'icmp' operation ('icmp_ln123_30', hw_baseline/Vitis_HLS/lsal.cpp:123) [1565]  (2.47 ns)
	'select' operation ('select_ln123_61', hw_baseline/Vitis_HLS/lsal.cpp:123) [1567]  (0.733 ns)
	'icmp' operation ('icmp_ln131_30', hw_baseline/Vitis_HLS/lsal.cpp:131) [1569]  (2.47 ns)
	'select' operation ('select_ln131_30', hw_baseline/Vitis_HLS/lsal.cpp:131) [1570]  (0.698 ns)
	'icmp' operation ('icmp_ln138_30', hw_baseline/Vitis_HLS/lsal.cpp:138) [1571]  (2.47 ns)
	'select' operation ('select_ln138_92', hw_baseline/Vitis_HLS/lsal.cpp:138) [1575]  (0.698 ns)
	'store' operation ('current_diag_1_addr_31_write_ln150', hw_baseline/Vitis_HLS/lsal.cpp:150) of variable 'select_ln138_92', hw_baseline/Vitis_HLS/lsal.cpp:138 on array 'current_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:81 [1581]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.28 seconds; current allocated memory: 163.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.96 seconds; current allocated memory: 165.537 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 171.717 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:6) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.03 seconds; current allocated memory: 212.496 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:150:30)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.18 seconds; current allocated memory: 222.604 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln143_29', hw_baseline/Vitis_HLS/lsal.cpp:143) and 'icmp' operation ('icmp_ln143', hw_baseline/Vitis_HLS/lsal.cpp:143).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln143_29', hw_baseline/Vitis_HLS/lsal.cpp:143) and 'icmp' operation ('icmp_ln143', hw_baseline/Vitis_HLS/lsal.cpp:143).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln143_29', hw_baseline/Vitis_HLS/lsal.cpp:143) and 'icmp' operation ('icmp_ln143', hw_baseline/Vitis_HLS/lsal.cpp:143).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln143_29', hw_baseline/Vitis_HLS/lsal.cpp:143) and 'icmp' operation ('icmp_ln143', hw_baseline/Vitis_HLS/lsal.cpp:143).
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem2' (hw_baseline/Vitis_HLS/lsal.cpp:98) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('upper_diag_1_load_6', hw_baseline/Vitis_HLS/lsal.cpp:113) on array 'upper_diag[1]', hw_baseline/Vitis_HLS/lsal.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'upper_diag_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 34, Depth = 134, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.85 seconds. CPU system time: 0.97 seconds. Elapsed time: 51.94 seconds; current allocated memory: 233.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.64 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.33 seconds; current allocated memory: 245.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.93 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.88 seconds; current allocated memory: 260.130 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.22 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.21 seconds; current allocated memory: 179.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.63 seconds. Elapsed time: 7 seconds; current allocated memory: 181.537 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 181.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 187.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 194.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:150:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.66 seconds; current allocated memory: 229.111 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.26 seconds; current allocated memory: 163.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.41 seconds; current allocated memory: 165.536 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.538 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 171.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 178.943 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'current_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'up_diag[1]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[0]' in function 'compute_matrices'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'upper_diag[1]' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:6) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:151:32) to (hw_baseline/Vitis_HLS/lsal.cpp:150:30) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.07 seconds; current allocated memory: 212.495 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:91:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:92:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.06 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.03 seconds; current allocated memory: 163.257 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:90:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:90:17)
INFO: [HLS 214-115] Multiple burst reads of length 65598 and bit width 8 in loop 'anonymous'(hw_baseline/Vitis_HLS/lsal.cpp:91:17) has been inferred on port 'gmem1' (hw_baseline/Vitis_HLS/lsal.cpp:91:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.01 seconds; current allocated memory: 165.536 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.537 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 171.717 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 178.937 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:71) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:77) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:79) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:81) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:87) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.34 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.23 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.97 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 171.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 178.865 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 229 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.36 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.49 seconds; current allocated memory: 215.987 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.59 seconds; current allocated memory: 233.837 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 132, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (30.8645ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_30') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:56 [2359]  (3.25 ns)
	'select' operation ('select_ln870_30') [2361]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [2362]  (1.13 ns)
	'select' operation ('select_ln99_60', hw_baseline/Vitis_HLS/lsal.cpp:99) [2363]  (0 ns)
	'add' operation ('add_ln99_61', hw_baseline/Vitis_HLS/lsal.cpp:99) [2366]  (2.55 ns)
	'icmp' operation ('icmp_ln100_30', hw_baseline/Vitis_HLS/lsal.cpp:100) [2368]  (2.47 ns)
	'select' operation ('select_ln100_61', hw_baseline/Vitis_HLS/lsal.cpp:100) [2370]  (0.733 ns)
	'icmp' operation ('icmp_ln108_30', hw_baseline/Vitis_HLS/lsal.cpp:108) [2372]  (2.47 ns)
	'select' operation ('select_ln108_30', hw_baseline/Vitis_HLS/lsal.cpp:108) [2373]  (0.698 ns)
	'icmp' operation ('icmp_ln115_30', hw_baseline/Vitis_HLS/lsal.cpp:115) [2374]  (2.47 ns)
	'select' operation ('select_ln115_90', hw_baseline/Vitis_HLS/lsal.cpp:115) [2375]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:115) [2377]  (0.993 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:127) [2384]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:127) [2386]  (0.98 ns)
	'mux' operation ('tmp', hw_baseline/Vitis_HLS/lsal.cpp:127) [2519]  (3.14 ns)
	'shl' operation ('empty_75', hw_baseline/Vitis_HLS/lsal.cpp:127) [2522]  (2.67 ns)
	bus write on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) [2528]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.84 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.31 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 171.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 178.865 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 50.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.26 seconds. CPU system time: 0.13 seconds. Elapsed time: 24.39 seconds; current allocated memory: 249.364 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[32].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[33].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[34].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[35].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[36].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[37].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[38].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[39].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[40].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[41].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[42].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[43].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[44].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[45].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[46].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[47].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[48].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[49].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 68.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 69.68 seconds; current allocated memory: 445.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_32_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_33_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_34_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_35_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_36_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_37_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_38_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_39_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_40_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_41_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_42_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_43_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_44_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_45_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_46_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_47_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_48_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_49_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.96 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.55 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 171.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.864 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.26 seconds. CPU system time: 0.22 seconds. Elapsed time: 19.2 seconds; current allocated memory: 244.113 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 40.72 seconds. CPU system time: 0.17 seconds. Elapsed time: 41.84 seconds; current allocated memory: 422.040 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.38 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.14 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.63 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 171.638 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 178.864 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 17.02 seconds. CPU system time: 1.03 seconds. Elapsed time: 20.79 seconds; current allocated memory: 244.897 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 46.29 seconds. CPU system time: 0.17 seconds. Elapsed time: 47.44 seconds; current allocated memory: 447.599 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_28) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.18 seconds; current allocated memory: 179.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.41 seconds; current allocated memory: 181.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 187.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 194.866 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 229 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.68 seconds; current allocated memory: 232.138 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.43 seconds. CPU system time: 0 seconds. Elapsed time: 3.46 seconds; current allocated memory: 250.841 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('string2_0_V_load_17') on array 'string2[0].V', hw_baseline/Vitis_HLS/lsal.cpp:57 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'string2_0_V'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 152, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (30.8645ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_0_V_load_30') on array 'string2[0].V', hw_baseline/Vitis_HLS/lsal.cpp:57 [2479]  (3.25 ns)
	'select' operation ('select_ln870_30') [2481]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [2482]  (1.13 ns)
	'select' operation ('select_ln100_60', hw_baseline/Vitis_HLS/lsal.cpp:100) [2483]  (0 ns)
	'add' operation ('add_ln100_61', hw_baseline/Vitis_HLS/lsal.cpp:100) [2486]  (2.55 ns)
	'icmp' operation ('icmp_ln101_30', hw_baseline/Vitis_HLS/lsal.cpp:101) [2488]  (2.47 ns)
	'select' operation ('select_ln101_61', hw_baseline/Vitis_HLS/lsal.cpp:101) [2490]  (0.733 ns)
	'icmp' operation ('icmp_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2492]  (2.47 ns)
	'select' operation ('select_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2493]  (0.698 ns)
	'icmp' operation ('icmp_ln116_30', hw_baseline/Vitis_HLS/lsal.cpp:116) [2494]  (2.47 ns)
	'select' operation ('select_ln116_90', hw_baseline/Vitis_HLS/lsal.cpp:116) [2495]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:116) [2497]  (0.993 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2504]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2506]  (0.98 ns)
	'mux' operation ('tmp', hw_baseline/Vitis_HLS/lsal.cpp:128) [2640]  (3.14 ns)
	'shl' operation ('empty_72', hw_baseline/Vitis_HLS/lsal.cpp:128) [2643]  (2.67 ns)
	bus write on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) [2649]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.21 seconds; current allocated memory: 179.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.5 seconds; current allocated memory: 181.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 181.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 187.640 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 194.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 229 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.14 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.11 seconds; current allocated memory: 232.110 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.67 seconds; current allocated memory: 250.726 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 132, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (30.8645ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_30') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:57 [2443]  (3.25 ns)
	'select' operation ('select_ln870_30') [2445]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [2446]  (1.13 ns)
	'select' operation ('select_ln100_60', hw_baseline/Vitis_HLS/lsal.cpp:100) [2447]  (0 ns)
	'add' operation ('add_ln100_61', hw_baseline/Vitis_HLS/lsal.cpp:100) [2450]  (2.55 ns)
	'icmp' operation ('icmp_ln101_30', hw_baseline/Vitis_HLS/lsal.cpp:101) [2452]  (2.47 ns)
	'select' operation ('select_ln101_61', hw_baseline/Vitis_HLS/lsal.cpp:101) [2454]  (0.733 ns)
	'icmp' operation ('icmp_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2456]  (2.47 ns)
	'select' operation ('select_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2457]  (0.698 ns)
	'icmp' operation ('icmp_ln116_30', hw_baseline/Vitis_HLS/lsal.cpp:116) [2458]  (2.47 ns)
	'select' operation ('select_ln116_90', hw_baseline/Vitis_HLS/lsal.cpp:116) [2459]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:116) [2461]  (0.993 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2468]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2470]  (0.98 ns)
	'mux' operation ('tmp', hw_baseline/Vitis_HLS/lsal.cpp:128) [2603]  (3.14 ns)
	'shl' operation ('empty_72', hw_baseline/Vitis_HLS/lsal.cpp:128) [2606]  (2.67 ns)
	bus write on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) [2612]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.12 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.55 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.49 seconds; current allocated memory: 165.468 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 171.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 178.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 229 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.17 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.43 seconds; current allocated memory: 216.111 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.58 seconds; current allocated memory: 234.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 132, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (30.8645ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_30') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:57 [2443]  (3.25 ns)
	'select' operation ('select_ln870_30') [2445]  (0 ns)
	'icmp' operation ('icmp_ln870_30') [2446]  (1.13 ns)
	'select' operation ('select_ln100_60', hw_baseline/Vitis_HLS/lsal.cpp:100) [2447]  (0 ns)
	'add' operation ('add_ln100_61', hw_baseline/Vitis_HLS/lsal.cpp:100) [2450]  (2.55 ns)
	'icmp' operation ('icmp_ln101_30', hw_baseline/Vitis_HLS/lsal.cpp:101) [2452]  (2.47 ns)
	'select' operation ('select_ln101_61', hw_baseline/Vitis_HLS/lsal.cpp:101) [2454]  (0.733 ns)
	'icmp' operation ('icmp_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2456]  (2.47 ns)
	'select' operation ('select_ln109_30', hw_baseline/Vitis_HLS/lsal.cpp:109) [2457]  (0.698 ns)
	'icmp' operation ('icmp_ln116_30', hw_baseline/Vitis_HLS/lsal.cpp:116) [2458]  (2.47 ns)
	'select' operation ('select_ln116_90', hw_baseline/Vitis_HLS/lsal.cpp:116) [2459]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:116) [2461]  (0.993 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2468]  (0 ns)
	'select' operation ('direction_diag[31][1].V', hw_baseline/Vitis_HLS/lsal.cpp:128) [2470]  (0.98 ns)
	'mux' operation ('tmp', hw_baseline/Vitis_HLS/lsal.cpp:128) [2603]  (3.14 ns)
	'shl' operation ('empty_72', hw_baseline/Vitis_HLS/lsal.cpp:128) [2606]  (2.67 ns)
	bus write on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:76) [2612]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.36 seconds; current allocated memory: 179.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.55 seconds; current allocated memory: 181.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 187.606 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 194.853 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.39 seconds; current allocated memory: 226.330 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:32)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.12 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.46 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.19 seconds; current allocated memory: 165.468 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 171.640 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.74 seconds. CPU system time: 0.12 seconds. Elapsed time: 11.99 seconds; current allocated memory: 228.496 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 18.91 seconds; current allocated memory: 275.423 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln115', hw_baseline/Vitis_HLS/lsal.cpp:115) and 'add' operation ('add_ln107', hw_baseline/Vitis_HLS/lsal.cpp:107).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln120_29', hw_baseline/Vitis_HLS/lsal.cpp:120) and 'icmp' operation ('icmp_ln120', hw_baseline/Vitis_HLS/lsal.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln120_29', hw_baseline/Vitis_HLS/lsal.cpp:120) and 'icmp' operation ('icmp_ln120', hw_baseline/Vitis_HLS/lsal.cpp:120).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln120_29', hw_baseline/Vitis_HLS/lsal.cpp:120) and 'icmp' operation ('icmp_ln120', hw_baseline/Vitis_HLS/lsal.cpp:120).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.25 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.14 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.56 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 171.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.862 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.97 seconds. CPU system time: 0.15 seconds. Elapsed time: 19.6 seconds; current allocated memory: 228.501 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.13 seconds. CPU system time: 1 seconds. Elapsed time: 19.75 seconds; current allocated memory: 275.424 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 105, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35.28 seconds. CPU system time: 0.32 seconds. Elapsed time: 36.88 seconds; current allocated memory: 304.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.58 seconds. CPU system time: 0.34 seconds. Elapsed time: 14.6 seconds; current allocated memory: 363.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.31 seconds; current allocated memory: 163.259 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.61 seconds; current allocated memory: 165.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 171.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 178.868 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a block factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.41 seconds. CPU system time: 0.65 seconds. Elapsed time: 20.22 seconds; current allocated memory: 244.122 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 41.27 seconds. CPU system time: 0.15 seconds. Elapsed time: 42.34 seconds; current allocated memory: 422.045 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.091 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.05 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.27 seconds; current allocated memory: 179.261 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.54 seconds. Elapsed time: 7 seconds; current allocated memory: 181.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.487 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 187.659 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 194.886 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:125:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:126:32), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.51 seconds; current allocated memory: 241.082 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.03 seconds; current allocated memory: 254.601 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 31, Final II = 32, Depth = 121, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.99 seconds; current allocated memory: 267.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.04 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.39 seconds; current allocated memory: 302.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_3_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.96 seconds. CPU system time: 0.55 seconds. Elapsed time: 8.51 seconds; current allocated memory: 328.561 MB.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string2_0_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 16.69 seconds. CPU system time: 0.98 seconds. Elapsed time: 22.94 seconds; current allocated memory: 385.994 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57.63 seconds. CPU system time: 2.93 seconds. Elapsed time: 73.61 seconds; current allocated memory: 386.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.090 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.12 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.23 seconds; current allocated memory: 179.260 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.37 seconds. Elapsed time: 6.6 seconds; current allocated memory: 181.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 181.487 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 187.658 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 194.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:125:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:126:32), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.26 seconds; current allocated memory: 241.078 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.98 seconds; current allocated memory: 254.599 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 32, Depth = 117, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (32.4525ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('string2_1_V_load_29') on array 'string2[1].V', hw_baseline/Vitis_HLS/lsal.cpp:57 [2436]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln870_27') with incoming values : ('string2_1_V_load_29') ('string2_0_V_load_29') [2442]  (1.59 ns)
	'phi' operation ('phi_ln870_27') with incoming values : ('string2_1_V_load_29') ('string2_0_V_load_29') [2442]  (0 ns)
	'icmp' operation ('icmp_ln870_29') [2446]  (1.13 ns)
	'select' operation ('select_ln97_58', hw_baseline/Vitis_HLS/lsal.cpp:97) [2447]  (0 ns)
	'add' operation ('add_ln97_59', hw_baseline/Vitis_HLS/lsal.cpp:97) [2450]  (2.55 ns)
	'icmp' operation ('icmp_ln98_29', hw_baseline/Vitis_HLS/lsal.cpp:98) [2452]  (2.47 ns)
	'select' operation ('select_ln98_59', hw_baseline/Vitis_HLS/lsal.cpp:98) [2454]  (0.733 ns)
	'icmp' operation ('icmp_ln106_29', hw_baseline/Vitis_HLS/lsal.cpp:106) [2456]  (2.47 ns)
	'select' operation ('select_ln106_29', hw_baseline/Vitis_HLS/lsal.cpp:106) [2457]  (0.698 ns)
	'icmp' operation ('icmp_ln113_29', hw_baseline/Vitis_HLS/lsal.cpp:113) [2458]  (2.47 ns)
	'select' operation ('select_ln113_87', hw_baseline/Vitis_HLS/lsal.cpp:113) [2459]  (0 ns)
	'select' operation ('direction_diag[34].V', hw_baseline/Vitis_HLS/lsal.cpp:113) [2461]  (0.993 ns)
	'select' operation ('select_ln126_56', hw_baseline/Vitis_HLS/lsal.cpp:126) [2469]  (0.98 ns)
	'mux' operation ('tmp', hw_baseline/Vitis_HLS/lsal.cpp:126) [2659]  (3.14 ns)
	'shl' operation ('empty_66', hw_baseline/Vitis_HLS/lsal.cpp:126) [2662]  (2.67 ns)
	bus write on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) [2668]  (7.3 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.4 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.21 seconds; current allocated memory: 163.261 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.52 seconds; current allocated memory: 165.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.487 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 171.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 178.885 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.91 seconds. CPU system time: 0.13 seconds. Elapsed time: 12.06 seconds; current allocated memory: 228.517 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.38 seconds. CPU system time: 0.73 seconds. Elapsed time: 18.82 seconds; current allocated memory: 275.440 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln113', hw_baseline/Vitis_HLS/lsal.cpp:113) and 'add' operation ('add_ln105', hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln118_29', hw_baseline/Vitis_HLS/lsal.cpp:118) and 'icmp' operation ('icmp_ln118', hw_baseline/Vitis_HLS/lsal.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln118_29', hw_baseline/Vitis_HLS/lsal.cpp:118) and 'icmp' operation ('icmp_ln118', hw_baseline/Vitis_HLS/lsal.cpp:118).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.25 seconds; current allocated memory: 179.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.52 seconds; current allocated memory: 181.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 181.487 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 187.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 194.888 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 97.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.8' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.9' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.10' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.11' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.12' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.13' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.14' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.15' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.16' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.17' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.18' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.19' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.20' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.21' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.22' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.23' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.24' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.25' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.26' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.27' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.28' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.29' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.30' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_diag.V.31' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:32) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.62 seconds. CPU system time: 0.32 seconds. Elapsed time: 20.19 seconds; current allocated memory: 247.373 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.62 seconds; current allocated memory: 311.235 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 97, Depth = 170, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 123.67 seconds. CPU system time: 0.13 seconds. Elapsed time: 123.97 seconds; current allocated memory: 347.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.98 seconds. CPU system time: 0.7 seconds. Elapsed time: 19.07 seconds; current allocated memory: 426.709 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.64 seconds; current allocated memory: 179.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.86 seconds; current allocated memory: 181.502 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.503 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 187.661 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 194.891 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.09 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.22 seconds; current allocated memory: 241.666 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:126:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.18 seconds; current allocated memory: 282.632 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.101 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: hw_baseline/Vitis_HLS/lsal.cpp:49:43
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:69:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: hw_baseline/Vitis_HLS/lsal.cpp:70:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.45 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.38 seconds; current allocated memory: 179.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.75 seconds; current allocated memory: 181.502 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.503 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 187.661 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 194.892 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.97 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.29 seconds; current allocated memory: 241.663 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:126:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 15.14 seconds; current allocated memory: 282.630 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.100 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.33 seconds; current allocated memory: 163.256 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.31 seconds; current allocated memory: 165.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 171.638 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 178.868 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.93 seconds; current allocated memory: 225.638 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.14 seconds. CPU system time: 0.27 seconds. Elapsed time: 16.02 seconds; current allocated memory: 266.628 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.107 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.04 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.34 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.63 seconds; current allocated memory: 165.483 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 171.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 178.869 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.12 seconds. CPU system time: 0.37 seconds. Elapsed time: 15.08 seconds; current allocated memory: 225.646 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 15.67 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.35 seconds; current allocated memory: 266.615 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.36 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.91 seconds; current allocated memory: 165.663 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 180.760 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 188.035 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:74) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:66) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:60) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.35 seconds; current allocated memory: 233.650 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:127:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.24 seconds; current allocated memory: 272.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_29_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 5, Depth = 5, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.28 seconds. CPU system time: 0.64 seconds. Elapsed time: 53.62 seconds; current allocated memory: 300.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.47 seconds; current allocated memory: 335.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3264_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.92 seconds; current allocated memory: 356.888 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.87 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.26 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.698 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.81 seconds; current allocated memory: 188.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.25 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.78 seconds; current allocated memory: 222.366 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.67 seconds; current allocated memory: 233.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.94 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.66 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 188.100 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.62 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.13 seconds; current allocated memory: 221.930 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 231.647 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 9'
WARNING: [HLS 200-871] Estimated clock period (42.377ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1313]  (2.01 ns)
	'icmp' operation ('icmp_ln120_15', hw_baseline/Vitis_HLS/lsal.cpp:120) [1344]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1349]  (2.01 ns)
	'icmp' operation ('icmp_ln120_16', hw_baseline/Vitis_HLS/lsal.cpp:120) [1380]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1385]  (2.01 ns)
	'icmp' operation ('icmp_ln120_17', hw_baseline/Vitis_HLS/lsal.cpp:120) [1416]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1421]  (2.01 ns)
	'icmp' operation ('icmp_ln120_18', hw_baseline/Vitis_HLS/lsal.cpp:120) [1452]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1457]  (2.01 ns)
	'icmp' operation ('icmp_ln120_19', hw_baseline/Vitis_HLS/lsal.cpp:120) [1488]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1493]  (2.01 ns)
	'icmp' operation ('icmp_ln120_20', hw_baseline/Vitis_HLS/lsal.cpp:120) [1524]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1529]  (2.01 ns)
	'icmp' operation ('icmp_ln120_21', hw_baseline/Vitis_HLS/lsal.cpp:120) [1560]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1565]  (2.01 ns)
	'icmp' operation ('icmp_ln120_22', hw_baseline/Vitis_HLS/lsal.cpp:120) [1596]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1601]  (2.01 ns)
	'icmp' operation ('icmp_ln120_23', hw_baseline/Vitis_HLS/lsal.cpp:120) [1632]  (2.47 ns)
	'select' operation ('max_value', hw_baseline/Vitis_HLS/lsal.cpp:120) [1637]  (2.01 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.46 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.07 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.53 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.12 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.83 seconds; current allocated memory: 196.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 204.089 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:73) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:73:10) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:126:27) to (hw_baseline/Vitis_HLS/lsal.cpp:118:9) in function 'compute_matrices'... converting 4 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.97 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.38 seconds. Elapsed time: 8.86 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 180.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 188.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.09 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.4 seconds; current allocated memory: 221.553 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[3]' (hw_baseline/Vitis_HLS/lsal.cpp:121:19)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' (hw_baseline/Vitis_HLS/lsal.cpp:122:23)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 231.671 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('max_value_0_addr_2_write_ln121', hw_baseline/Vitis_HLS/lsal.cpp:121) of variable 'up_diag[24]', hw_baseline/Vitis_HLS/lsal.cpp:115 on array 'max_value[0]', hw_baseline/Vitis_HLS/lsal.cpp:55 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_value_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 8, Depth = 12, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.64 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.08 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 196.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.79 seconds; current allocated memory: 204.092 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.26 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.67 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.98 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 180.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 188.099 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.29 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.33 seconds; current allocated memory: 220.452 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[7].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[3]' (hw_baseline/Vitis_HLS/lsal.cpp:121:19)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' (hw_baseline/Vitis_HLS/lsal.cpp:122:23)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_value[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.81 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.16 seconds; current allocated memory: 228.064 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('max_value_0_addr_2_write_ln121', hw_baseline/Vitis_HLS/lsal.cpp:121) of variable 'select_ln115_23', hw_baseline/Vitis_HLS/lsal.cpp:115 on array 'max_value[0]', hw_baseline/Vitis_HLS/lsal.cpp:55 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_value_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 8, Depth = 12, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.55 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.89 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 196.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 204.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:128:27) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.44 seconds; current allocated memory: 236.883 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[7].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' (hw_baseline/Vitis_HLS/lsal.cpp:122:23)
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'max_index_buf[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 245.862 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.74 seconds; current allocated memory: 255.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.63 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.51 seconds; current allocated memory: 274.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.4 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.62 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.28 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 180.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.78 seconds; current allocated memory: 188.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.95 seconds; current allocated memory: 221.103 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[7].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.72 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.01 seconds; current allocated memory: 230.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.71 seconds; current allocated memory: 163.275 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.71 seconds; current allocated memory: 165.712 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.713 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 180.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 188.108 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 221.218 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.8 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.01 seconds; current allocated memory: 230.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.21 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.17 seconds; current allocated memory: 163.275 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.72 seconds. Elapsed time: 6.97 seconds; current allocated memory: 165.713 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.714 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 180.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 188.111 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.01 seconds; current allocated memory: 221.223 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 230.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.14 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.94 seconds; current allocated memory: 179.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.34 seconds; current allocated memory: 181.712 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.713 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 196.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 204.111 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.37 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.98 seconds; current allocated memory: 237.220 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.8 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.04 seconds; current allocated memory: 246.612 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.71 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'direction_buf' in struct. Please apply disaggregate or aggregate pragma.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.01 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.698 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 180.853 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 188.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.44 seconds; current allocated memory: 221.958 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 233.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_3_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_32', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_4_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_33', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_4_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_33', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_5_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_34', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_20_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_49', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 54, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_28_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_57', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 62, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_32_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_61', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_32_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_61', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 64, Depth = 89, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 9'
WARNING: [HLS 200-871] Estimated clock period (9.5528ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:128) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 [792]  (3.25 ns)
	'and' operation ('and_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) [801]  (0 ns)
	'or' operation ('or_ln128_30', hw_baseline/Vitis_HLS/lsal.cpp:128) [804]  (3.04 ns)
	'store' operation ('direction_buf_V_addr_1_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'or_ln128_30', hw_baseline/Vitis_HLS/lsal.cpp:128 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 [805]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.34 seconds. CPU system time: 0.11 seconds. Elapsed time: 12.2 seconds; current allocated memory: 243.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.09 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.06 seconds; current allocated memory: 267.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_24ns_45_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_22ns_18ns_22_26_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.07 seconds; current allocated memory: 287.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.75 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.54 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.01 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 188.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.13 seconds; current allocated memory: 221.438 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 231.269 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.46 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.26 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.37 seconds. Elapsed time: 6.63 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 196.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 204.092 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.91 seconds; current allocated memory: 237.209 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.95 seconds; current allocated memory: 246.596 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_V_addr_10_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'select_ln115_28', hw_baseline/Vitis_HLS/lsal.cpp:115 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_V'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.52 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.88 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.78 seconds; current allocated memory: 188.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf.V' in function 'compute_matrices'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.37 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.94 seconds; current allocated memory: 221.213 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.08 seconds; current allocated memory: 230.682 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.21 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.81 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 188.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[31].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[30].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[29].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[28].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[27].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[26].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[25].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[24].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[23].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[22].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[21].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[20].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[19].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[18].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[17].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[16].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[15].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[14].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[13].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[12].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[11].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[10].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[9].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[8].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[7].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[6].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[5].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[4].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[3].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[2].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[1].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[0].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.23 seconds; current allocated memory: 221.218 MB.
WARNING: [XFORM 203-561] 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 215.992 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 216.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 216.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.58 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.71 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 180.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 188.097 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.99 seconds; current allocated memory: 221.438 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 231.268 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 8, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.48 seconds. Elapsed time: 11.24 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.96 seconds; current allocated memory: 165.696 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 180.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.82 seconds; current allocated memory: 188.099 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
WARNING: [HLS 200-908] Cannot partition array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59): incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.84 seconds; current allocated memory: 220.795 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[7].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 229.190 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 8, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 9'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.69 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.53 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 196.850 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.91 seconds; current allocated memory: 204.095 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
WARNING: [HLS 200-908] Cannot partition array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59): incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.86 seconds; current allocated memory: 236.792 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[7].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.11 seconds; current allocated memory: 245.189 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 8, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 9'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.38 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.57 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.51 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 196.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 204.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
WARNING: [HLS 200-908] Cannot partition array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59): incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 4.37 seconds; current allocated memory: 236.804 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 245.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_V_addr_10_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'select_ln115_28', hw_baseline/Vitis_HLS/lsal.cpp:115 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 16, Depth = 21, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.2 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.57 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 196.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 204.092 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[31].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[30].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[29].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[28].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[27].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[26].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[25].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[24].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[23].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[22].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[21].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[20].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[19].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[18].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[17].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[16].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[15].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[14].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[13].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[12].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[11].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[10].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[9].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[8].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[7].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[6].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[5].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[4].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[3].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[2].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[1].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'direction_buf[0].V' in function 'compute_matrices' (hw_baseline/Vitis_HLS/lsal.cpp:128:27).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.44 seconds; current allocated memory: 237.140 MB.
WARNING: [XFORM 203-561] 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 231.994 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 232.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 232.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix', 'n', 'm' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'compute_matrices/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_matrices/m_axi_gmem_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.47 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.11 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.46 seconds. Elapsed time: 6.72 seconds; current allocated memory: 181.694 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 196.849 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 204.093 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 237.102 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[1].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 246.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_0_V_addr_10_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'select_ln115_58', hw_baseline/Vitis_HLS/lsal.cpp:115 on array 'direction_buf[0].V', hw_baseline/Vitis_HLS/lsal.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_0_V'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.68 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'string2' in struct. Please apply disaggregate or aggregate pragma.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.5 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.696 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 196.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 204.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 3 seconds; current allocated memory: 237.284 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[1].V' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 247.433 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_20) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.107 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.04 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.21 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.03 seconds; current allocated memory: 181.663 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 195.814 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 200.686 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.47 seconds; current allocated memory: 233.219 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31]' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 241.321 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.02 seconds. CPU system time: 0.92 seconds. Elapsed time: 5.8 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.1 seconds; current allocated memory: 165.665 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.666 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 179.813 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 184.681 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.62 seconds; current allocated memory: 216.749 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[1]' (hw_baseline/Vitis_HLS/lsal.cpp:128:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.95 seconds; current allocated memory: 224.783 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_0_addr_10_write_ln128', hw_baseline/Vitis_HLS/lsal.cpp:128) of variable 'select_ln69_79' on array 'direction_buf[0]', hw_baseline/Vitis_HLS/lsal.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.92 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.44 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.97 seconds; current allocated memory: 165.665 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.665 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 179.791 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 184.657 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.35 seconds; current allocated memory: 216.201 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 222.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
INFO: [SCHED 204-61]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 178.107 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5523] missing argument for 'factor': hw_baseline/Vitis_HLS/lsal.cpp:68:9
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.24 seconds; current allocated memory: 179.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.01 seconds; current allocated memory: 181.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.697 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.78 seconds; current allocated memory: 195.823 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 200.689 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.16 seconds; current allocated memory: 232.234 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 238.880 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'find_max_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'find_max_index'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.24 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.31 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.48 seconds; current allocated memory: 165.749 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 181.061 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 188.192 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:74) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.4' in function 'compute_matrices' completely with a factor of 1024.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:74:10) to (hw_baseline/Vitis_HLS/lsal.cpp:133:7) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 92.2 seconds. CPU system time: 0.39 seconds. Elapsed time: 93.06 seconds; current allocated memory: 249.084 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:127:32)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 396.86 seconds. CPU system time: 2.22 seconds. Elapsed time: 401.18 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('direction_buf_V_load_33') on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:67 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_V'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.2 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.11 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'direction_buf' in struct. Please apply disaggregate or aggregate pragma.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.73 seconds; current allocated memory: 165.681 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.682 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 180.856 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 188.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:67) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 161 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.28 seconds; current allocated memory: 221.933 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.38 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 235.323 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:77) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.15 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.76 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.7 seconds. Elapsed time: 6.6 seconds; current allocated memory: 165.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.647 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 180.790 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 188.032 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'find_max_index' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:75) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'max_index_buf' (hw_baseline/Vitis_HLS/lsal.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_value' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:127:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:75:10) in function 'compute_matrices'... converting 288 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:18) in function 'compute_matrices'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.35 seconds; current allocated memory: 225.150 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.14 seconds; current allocated memory: 245.233 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 6'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 7'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:128) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.81 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.84 seconds; current allocated memory: 181.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 187.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 194.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.86 seconds; current allocated memory: 241.647 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[4].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[5].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[6].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[7].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[8].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[9].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[10].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[11].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[12].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[13].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[14].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[15].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[16].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[17].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[18].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[19].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[20].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[21].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[22].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[23].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[24].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[25].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[26].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[27].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[28].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[29].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[30].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[31].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 15.46 seconds; current allocated memory: 282.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_30_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_31_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_3_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_4_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_5_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_6_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_7_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_8_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_9_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_10_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_11_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_12_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_13_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_14_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_15_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_16_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_17_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_18_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_19_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_20_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_21_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_22_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_23_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_24_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_25_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_26_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_27_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_28_V'. Use bind_storage pragma to overwrite if needed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.97 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.48 seconds; current allocated memory: 181.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 187.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 194.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 229.969 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 240.522 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.71 seconds; current allocated memory: 248.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.07 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.17 seconds; current allocated memory: 163.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.5 seconds. Elapsed time: 10.03 seconds; current allocated memory: 165.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 171.640 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 178.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 213.967 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 224.519 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.93 seconds; current allocated memory: 232.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.93 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'direction_buf' in struct. Please apply disaggregate or aggregate pragma.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.17 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 187.643 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 194.873 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.62 seconds; current allocated memory: 230.238 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.68 seconds; current allocated memory: 243.790 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'diag_for'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'store' operation ('direction_buf_V_addr_9_write_ln125', hw_baseline/Vitis_HLS/lsal.cpp:125) of variable 'or_ln125_38', hw_baseline/Vitis_HLS/lsal.cpp:125 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:64 and 'load' operation ('direction_buf_V_load_1', hw_baseline/Vitis_HLS/lsal.cpp:125) on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:64.
WARNING: [HLS 200-880]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.32 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.96 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.66 seconds; current allocated memory: 165.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.483 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 171.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 178.871 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:64) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 213.968 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf[31].V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.75 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 224.519 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.76 seconds; current allocated memory: 232.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.31 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.03 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.99 seconds; current allocated memory: 165.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.483 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 171.640 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 178.869 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:123:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 213.620 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:124:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.91 seconds; current allocated memory: 223.962 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.23 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.83 seconds; current allocated memory: 231.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.71 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.65 seconds; current allocated memory: 257.204 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.36 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.11 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.49 seconds. Elapsed time: 6.57 seconds; current allocated memory: 165.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.483 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 171.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 178.872 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 213.631 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 223.982 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.74 seconds; current allocated memory: 231.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'direction_buf_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.22 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.04 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.71 seconds. Elapsed time: 6.72 seconds; current allocated memory: 181.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 187.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 194.870 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.65 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.08 seconds; current allocated memory: 229.633 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 239.979 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_V_addr_16_write_ln125', hw_baseline/Vitis_HLS/lsal.cpp:125) of variable 'select_ln112_46', hw_baseline/Vitis_HLS/lsal.cpp:112 on array 'direction_buf.V', hw_baseline/Vitis_HLS/lsal.cpp:64 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 32, Depth = 36, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.52 seconds. CPU system time: 0.22 seconds. Elapsed time: 10.06 seconds; current allocated memory: 248.221 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.21 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.19 seconds; current allocated memory: 181.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 187.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 195.466 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 230.719 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 241.181 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('direction_buf_addr_16_write_ln125', hw_baseline/Vitis_HLS/lsal.cpp:125) of variable 'select_ln69_63' on array 'direction_buf' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'direction_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 32, Depth = 36, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.03 seconds; current allocated memory: 249.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.5 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.44 seconds; current allocated memory: 181.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.482 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 187.851 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 195.459 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 230.710 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'direction_buf' (hw_baseline/Vitis_HLS/lsal.cpp:125:27)
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.82 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 241.166 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.18 seconds; current allocated memory: 249.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.81 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.96 seconds; current allocated memory: 274.606 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.21 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.1 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.93 seconds; current allocated memory: 181.447 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.448 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 187.596 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 194.814 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:48) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:124:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.85 seconds; current allocated memory: 230.431 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.7 seconds; current allocated memory: 244.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:125) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 32, Depth = 105, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 26.11 seconds; current allocated memory: 256.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.35 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.47 seconds; current allocated memory: 288.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.23 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.48 seconds; current allocated memory: 163.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.47 seconds. Elapsed time: 6.98 seconds; current allocated memory: 165.261 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 171.979 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 179.044 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:125:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.9 seconds; current allocated memory: 214.345 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.35 seconds; current allocated memory: 225.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.04 seconds; current allocated memory: 236.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.5 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.69 seconds; current allocated memory: 265.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_29' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.27 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.09 seconds; current allocated memory: 181.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.261 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 187.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 195.042 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:125:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.41 seconds; current allocated memory: 230.347 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 241.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 20, loop 'diag_for'
WARNING: [HLS 200-871] Estimated clock period (8.815ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_matrices' consists of the following:	'icmp' operation ('icmp_ln118_24', hw_baseline/Vitis_HLS/lsal.cpp:118) [2165]  (2.47 ns)
	'select' operation ('select_ln118_24', hw_baseline/Vitis_HLS/lsal.cpp:118) [2166]  (0.698 ns)
	'icmp' operation ('icmp_ln118_25', hw_baseline/Vitis_HLS/lsal.cpp:118) [2197]  (2.47 ns)
	'select' operation ('select_ln118_25', hw_baseline/Vitis_HLS/lsal.cpp:118) [2198]  (0.698 ns)
	'icmp' operation ('icmp_ln118_26', hw_baseline/Vitis_HLS/lsal.cpp:118) [2229]  (2.47 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.5 seconds; current allocated memory: 252.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 5.81 seconds; current allocated memory: 281.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.35 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.03 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.2 seconds; current allocated memory: 181.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 181.261 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 187.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 195.045 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
WARNING: [HLS 200-914] Completely partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) accessed through non-constant indices on dimension 1 (hw_baseline/Vitis_HLS/lsal.cpp:125:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 224 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.38 seconds; current allocated memory: 230.346 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.12 seconds; current allocated memory: 241.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.07 seconds; current allocated memory: 252.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.91 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.94 seconds; current allocated memory: 281.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_29' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.116 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.21 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.16 seconds; current allocated memory: 179.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.41 seconds. Elapsed time: 6.78 seconds; current allocated memory: 181.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.261 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 187.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 195.048 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.03 seconds; current allocated memory: 230.615 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:126:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.47 seconds; current allocated memory: 241.872 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.78 seconds; current allocated memory: 252.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.61 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.63 seconds; current allocated memory: 278.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.123 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.37 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.11 seconds; current allocated memory: 179.342 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.5 seconds; current allocated memory: 181.284 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 188.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 195.066 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.93 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.84 seconds; current allocated memory: 230.629 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 241.904 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.76 seconds; current allocated memory: 252.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.35 seconds; current allocated memory: 278.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.099 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.02 seconds. CPU system time: 0.43 seconds. Elapsed time: 8.41 seconds; current allocated memory: 163.311 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.43 seconds. Elapsed time: 9.1 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 172.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.12 seconds; current allocated memory: 179.068 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_matrices'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 14.52 seconds; current allocated memory: 214.636 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.57 seconds; current allocated memory: 225.890 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 22, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.94 seconds; current allocated memory: 236.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.97 seconds. CPU system time: 0.21 seconds. Elapsed time: 10.45 seconds; current allocated memory: 262.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.109 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.99 seconds; current allocated memory: 163.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.31 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 165.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 172.001 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 179.072 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:53:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.78 seconds; current allocated memory: 212.659 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:124:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 221.873 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 21, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.71 seconds; current allocated memory: 230.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.83 seconds; current allocated memory: 253.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_28' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.109 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.22 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.21 seconds; current allocated memory: 163.311 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.09 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 172.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 179.075 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:49:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.07 seconds; current allocated memory: 212.646 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.86 seconds; current allocated memory: 221.880 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 21, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.77 seconds; current allocated memory: 230.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.03 seconds; current allocated memory: 253.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_28' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.109 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.05 seconds. CPU system time: 0.34 seconds. Elapsed time: 5 seconds; current allocated memory: 163.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.77 seconds. Elapsed time: 6.72 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.286 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 172.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 179.083 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:49:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.48 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.51 seconds; current allocated memory: 212.551 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.5 seconds; current allocated memory: 221.091 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 21, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.07 seconds; current allocated memory: 229.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.39 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.61 seconds; current allocated memory: 242.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix_0', 'direction_matrix_1', 'direction_matrix_2', 'direction_matrix_3', 'direction_matrix_4', 'direction_matrix_5', 'direction_matrix_6', 'direction_matrix_7', 'direction_matrix_8', 'direction_matrix_9', 'direction_matrix_10', 'direction_matrix_11', 'direction_matrix_12', 'direction_matrix_13', 'direction_matrix_14', 'direction_matrix_15', 'direction_matrix_16', 'direction_matrix_17', 'direction_matrix_18', 'direction_matrix_19', 'direction_matrix_20', 'direction_matrix_21', 'direction_matrix_22', 'direction_matrix_23', 'direction_matrix_24', 'direction_matrix_25', 'direction_matrix_26', 'direction_matrix_27', 'direction_matrix_28', 'direction_matrix_29', 'direction_matrix_30', 'direction_matrix_31', 'n', 'm' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.44 seconds. CPU system time: 0.32 seconds. Elapsed time: 12.16 seconds; current allocated memory: 265.103 MB.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string2_0_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 50.81 seconds. CPU system time: 3.49 seconds. Elapsed time: 68.19 seconds; current allocated memory: 332.382 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.109 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.07 seconds. CPU system time: 0.36 seconds. Elapsed time: 5 seconds; current allocated memory: 163.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 32 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.54 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.66 seconds; current allocated memory: 165.253 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 171.936 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 179.023 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.47 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.48 seconds; current allocated memory: 211.943 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_0' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_1' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_10' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_11' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_12' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_13' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_14' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_15' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_16' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_17' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_18' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_19' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_2' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_20' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_21' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_22' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_23' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_24' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_25' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_26' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_27' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_28' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_29' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_3' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_30' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_31' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_4' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_5' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_6' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_7' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_8' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 65567 on port 'gmem_9' (hw_baseline/Vitis_HLS/lsal.cpp:123:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.73 seconds; current allocated memory: 221.018 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 32, Depth = 107, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.09 seconds; current allocated memory: 232.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.04 seconds. CPU system time: 0.31 seconds. Elapsed time: 6 seconds; current allocated memory: 249.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.97 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.44 seconds; current allocated memory: 179.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 16 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.99 seconds; current allocated memory: 181.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.670 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 188.099 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 195.257 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'string1.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'string1.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.8' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.9' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.10' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.11' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.12' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.13' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.14' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.15' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.16' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.17' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.18' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.19' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.20' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.21' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.22' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.23' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.24' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.25' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.26' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.27' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.28' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.29' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.30' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'current_diag.31' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'up_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.0' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.1' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.2' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.3' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.4' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.5' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.6' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'upper_diag.7' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:49:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.85 seconds; current allocated memory: 228.531 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 235.866 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 88, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.09 seconds; current allocated memory: 244.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.52 seconds; current allocated memory: 257.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix_0', 'direction_matrix_1', 'direction_matrix_2', 'direction_matrix_3', 'direction_matrix_4', 'direction_matrix_5', 'direction_matrix_6', 'direction_matrix_7', 'direction_matrix_8', 'direction_matrix_9', 'direction_matrix_10', 'direction_matrix_11', 'direction_matrix_12', 'direction_matrix_13', 'direction_matrix_14', 'direction_matrix_15', 'n', 'm' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.89 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.31 seconds; current allocated memory: 276.177 MB.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string2_0_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24.27 seconds. CPU system time: 0.73 seconds. Elapsed time: 33.09 seconds; current allocated memory: 330.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49.26 seconds. CPU system time: 1.78 seconds. Elapsed time: 68.76 seconds; current allocated memory: 334.585 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 178.108 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.13 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.85 seconds; current allocated memory: 179.311 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 4 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.34 seconds; current allocated memory: 181.569 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 187.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 194.994 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'direction_buf.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.2' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.3' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.4' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.5' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.6' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V.7' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:49:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 226.647 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[2].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[3].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[3]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[2]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[3]' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 232.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 81, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.37 seconds; current allocated memory: 240.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.58 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.86 seconds; current allocated memory: 251.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=low
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 -reset_level low 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.109 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:41:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:41:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.03 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.81 seconds; current allocated memory: 163.311 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'direction_matrix' on dimension 1 with 2 (hw_baseline/Vitis_HLS/lsal.cpp:41:237)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_ints' into 'compute_matrices(ap_int<3>*, ap_int<3>*, int*, ap_int<3>*, int, int)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.7 seconds; current allocated memory: 165.622 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.624 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 171.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 179.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'compute_matrices' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:49) in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' in function 'compute_matrices' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4' in function 'compute_matrices' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:55) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:57) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:59) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'up_diag' (hw_baseline/Vitis_HLS/lsal.cpp:61) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'upper_diag' (hw_baseline/Vitis_HLS/lsal.cpp:63) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'direction_buf.V' (hw_baseline/Vitis_HLS/lsal.cpp:65) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Partitioning array 'direction_buf.V.0' (hw_baseline/Vitis_HLS/lsal.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'direction_buf.V.1' (hw_baseline/Vitis_HLS/lsal.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:49:6) in function 'compute_matrices'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 210.705 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' (hw_baseline/Vitis_HLS/lsal.cpp:124:30)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'string2[1].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag[1]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag[1]' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 216.603 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'string2_0_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'Loop 5'
INFO: [SCHED 204-61] Pipelining loop 'diag_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 89, loop 'diag_for'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.14 seconds; current allocated memory: 225.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.77 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.79 seconds; current allocated memory: 236.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1_mem', 'string2_mem', 'max_index', 'direction_matrix_0', 'direction_matrix_1', 'n', 'm' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matrices'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.21 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.73 seconds; current allocated memory: 250.740 MB.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string1_0_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_string2_0_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_current_diag_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_matrices_up_diag_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.27 seconds. CPU system time: 0.45 seconds. Elapsed time: 18.18 seconds; current allocated memory: 291.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for compute_matrices.
INFO: [VLOG 209-307] Generating Verilog RTL for compute_matrices.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
