

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Mon May 17 21:22:07 2021

Microchip MPLAB XC8 C Compiler v2.31 (Pro license) build 20201012212115 Og9s 
     1                           	processor	18F4550
     2                           	fnconf	param0,??,?,0
     3                           	pagewidth 120
     4                           	opt	plic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1,minocg
     6                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,lowdata,noexec,minocg
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1,minocg
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1,minocg
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	param0,global,class=BANK0,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13                           	psect	pa_nodes0,global,class=CODE,delta=1
    14                           	psect	pa_nodes1,global,class=CODE,delta=1
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _LATDbits	set	3980
    51  0000                     _PORTBbits	set	3969
    52  0000                     _TRISD	set	3989
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FB4                     __pcinit:
    58                           	callstack 0
    59  007FB4                     start_initialization:
    60                           	callstack 0
    61  007FB4                     __initialization:
    62                           	callstack 0
    63  007FB4                     end_of_initialization:
    64                           	callstack 0
    65  007FB4                     __end_of__initialization:
    66                           	callstack 0
    67  007FB4  0100               	movlb	0
    68  007FB6  EFDD  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackBANK0
    71  000060                     __pcstackBANK0:
    72                           	callstack 0
    73  000060                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000060                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 22 in file "maincode.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, cstack
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       2       0       0       0       0       0       0       0
   100 ;;      Totals:         0       2       0       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; Hardware stack levels required when called:    1
   103 ;; This function calls:
   104 ;;		_init_conf
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007FBA                     __ptext0:
   112                           	callstack 0
   113  007FBA                     _main:
   114                           	callstack 30
   115                           
   116                           ;maincode.c: 23:     init_conf();
   117                           
   118                           ;incstack = 0
   119  007FBA  ECD7  F03F         	call	_init_conf	;wreg free
   120  007FBE                     l701:
   121                           
   122                           ;maincode.c: 25:         if(PORTBbits.RB0 == 1){
   123  007FBE  A081               	btfss	129,0,c	;volatile
   124  007FC0  D01D               	goto	l17
   125                           
   126                           ;maincode.c: 26:             LATDbits.LD0 = 1;
   127  007FC2  808C               	bsf	140,0,c	;volatile
   128                           
   129                           ;maincode.c: 27:             _delay((unsigned long)((250)*(48000000UL/4000.0)));
   130  007FC4  0E10               	movlw	16
   131  007FC6  0100               	movlb	0	; force () banked
   132  007FC8  6F61               	movwf	(??_main+1)& (0+255),b
   133  007FCA  0E39               	movlw	57
   134  007FCC  6F60               	movwf	??_main& (0+255),b
   135  007FCE  0E0D               	movlw	13
   136  007FD0                     u27:
   137  007FD0  2EE8               	decfsz	wreg,f,c
   138  007FD2  D7FE               	bra	u27
   139  007FD4  2F60               	decfsz	??_main& (0+255),f,b
   140  007FD6  D7FC               	bra	u27
   141  007FD8  2F61               	decfsz	(??_main+1)& (0+255),f,b
   142  007FDA  D7FA               	bra	u27
   143  007FDC  D000               	nop2	
   144                           
   145                           ;maincode.c: 28:             LATDbits.LD0 = 0;
   146  007FDE  908C               	bcf	140,0,c	;volatile
   147                           
   148                           ;maincode.c: 29:             _delay((unsigned long)((250)*(48000000UL/4000.0)));
   149  007FE0  0E10               	movlw	16
   150  007FE2  0100               	movlb	0	; force () banked
   151  007FE4  6F61               	movwf	(??_main+1)& (0+255),b
   152  007FE6  0E39               	movlw	57
   153  007FE8  6F60               	movwf	??_main& (0+255),b
   154  007FEA  0E0D               	movlw	13
   155  007FEC                     u37:
   156  007FEC  2EE8               	decfsz	wreg,f,c
   157  007FEE  D7FE               	bra	u37
   158  007FF0  2F60               	decfsz	??_main& (0+255),f,b
   159  007FF2  D7FC               	bra	u37
   160  007FF4  2F61               	decfsz	(??_main+1)& (0+255),f,b
   161  007FF6  D7FA               	bra	u37
   162  007FF8  D000               	nop2	
   163                           
   164                           ;maincode.c: 30:         }
   165  007FFA  D7E1               	goto	l701
   166  007FFC                     l17:
   167                           
   168                           ;maincode.c: 32:             LATDbits.LD0 = 0;
   169  007FFC  908C               	bcf	140,0,c	;volatile
   170  007FFE  D7DF               	goto	l701
   171  008000                     __end_of_main:
   172                           	callstack 0
   173                           
   174 ;; *************** function _init_conf *****************
   175 ;; Defined at:
   176 ;;		line 17 in file "maincode.c"
   177 ;; Parameters:    Size  Location     Type
   178 ;;		None
   179 ;; Auto vars:     Size  Location     Type
   180 ;;		None
   181 ;; Return value:  Size  Location     Type
   182 ;;                  1    wreg      void 
   183 ;; Registers used:
   184 ;;		wreg, status,2
   185 ;; Tracked objects:
   186 ;;		On entry : 0/0
   187 ;;		On exit  : 0/0
   188 ;;		Unchanged: 0/0
   189 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   190 ;;      Params:         0       0       0       0       0       0       0       0       0
   191 ;;      Locals:         0       0       0       0       0       0       0       0       0
   192 ;;      Temps:          0       0       0       0       0       0       0       0       0
   193 ;;      Totals:         0       0       0       0       0       0       0       0       0
   194 ;;Total ram usage:        0 bytes
   195 ;; Hardware stack levels used:    1
   196 ;; This function calls:
   197 ;;		Nothing
   198 ;; This function is called by:
   199 ;;		_main
   200 ;; This function uses a non-reentrant model
   201 ;;
   202                           
   203                           	psect	text1
   204  007FAE                     __ptext1:
   205                           	callstack 0
   206  007FAE                     _init_conf:
   207                           	callstack 30
   208                           
   209                           ;maincode.c: 19:     TRISD = 0xFE;
   210                           
   211                           ;incstack = 0
   212  007FAE  0EFE               	movlw	254
   213  007FB0  6E95               	movwf	149,c	;volatile
   214  007FB2  0CFE               	retlw	254	;funcret
   215  007FB4                     __end_of_init_conf:
   216                           	callstack 0
   217  0000                     
   218                           	psect	param0
   219  0000                     
   220                           	psect	idloc
   221                           
   222                           ;Config register IDLOC0 @ 0x200000
   223                           ;	unspecified, using default values
   224  200000                     	org	2097152
   225  200000  FF                 	db	255
   226                           
   227                           ;Config register IDLOC1 @ 0x200001
   228                           ;	unspecified, using default values
   229  200001                     	org	2097153
   230  200001  FF                 	db	255
   231                           
   232                           ;Config register IDLOC2 @ 0x200002
   233                           ;	unspecified, using default values
   234  200002                     	org	2097154
   235  200002  FF                 	db	255
   236                           
   237                           ;Config register IDLOC3 @ 0x200003
   238                           ;	unspecified, using default values
   239  200003                     	org	2097155
   240  200003  FF                 	db	255
   241                           
   242                           ;Config register IDLOC4 @ 0x200004
   243                           ;	unspecified, using default values
   244  200004                     	org	2097156
   245  200004  FF                 	db	255
   246                           
   247                           ;Config register IDLOC5 @ 0x200005
   248                           ;	unspecified, using default values
   249  200005                     	org	2097157
   250  200005  FF                 	db	255
   251                           
   252                           ;Config register IDLOC6 @ 0x200006
   253                           ;	unspecified, using default values
   254  200006                     	org	2097158
   255  200006  FF                 	db	255
   256                           
   257                           ;Config register IDLOC7 @ 0x200007
   258                           ;	unspecified, using default values
   259  200007                     	org	2097159
   260  200007  FF                 	db	255
   261                           
   262                           	psect	config
   263                           
   264                           ;Config register CONFIG1L @ 0x300000
   265                           ;	PLL Prescaler Selection bits
   266                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   267                           ;	System Clock Postscaler Selection bits
   268                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   269                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   270                           ;	USBDIV = 0x0, unprogrammed default
   271  300000                     	org	3145728
   272  300000  00                 	db	0
   273                           
   274                           ;Config register CONFIG1H @ 0x300001
   275                           ;	Oscillator Selection bits
   276                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   277                           ;	Fail-Safe Clock Monitor Enable bit
   278                           ;	FCMEN = 0x0, unprogrammed default
   279                           ;	Internal/External Oscillator Switchover bit
   280                           ;	IESO = 0x0, unprogrammed default
   281  300001                     	org	3145729
   282  300001  02                 	db	2
   283                           
   284                           ;Config register CONFIG2L @ 0x300002
   285                           ;	Power-up Timer Enable bit
   286                           ;	PWRT = ON, PWRT enabled
   287                           ;	Brown-out Reset Enable bits
   288                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   289                           ;	Brown-out Reset Voltage bits
   290                           ;	BORV = 3, Minimum setting 2.05V
   291                           ;	USB Voltage Regulator Enable bit
   292                           ;	VREGEN = 0x0, unprogrammed default
   293  300002                     	org	3145730
   294  300002  18                 	db	24
   295                           
   296                           ;Config register CONFIG2H @ 0x300003
   297                           ;	Watchdog Timer Enable bit
   298                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   299                           ;	Watchdog Timer Postscale Select bits
   300                           ;	WDTPS = 32768, 1:32768
   301  300003                     	org	3145731
   302  300003  1E                 	db	30
   303                           
   304                           ; Padding undefined space
   305  300004                     	org	3145732
   306  300004  FF                 	db	255
   307                           
   308                           ;Config register CONFIG3H @ 0x300005
   309                           ;	CCP2 MUX bit
   310                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   311                           ;	PORTB A/D Enable bit
   312                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   313                           ;	Low-Power Timer 1 Oscillator Enable bit
   314                           ;	LPT1OSC = 0x0, unprogrammed default
   315                           ;	MCLR Pin Enable bit
   316                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   317  300005                     	org	3145733
   318  300005  81                 	db	129
   319                           
   320                           ;Config register CONFIG4L @ 0x300006
   321                           ;	Stack Full/Underflow Reset Enable bit
   322                           ;	STVREN = 0x1, unprogrammed default
   323                           ;	Single-Supply ICSP Enable bit
   324                           ;	LVP = OFF, Single-Supply ICSP disabled
   325                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   326                           ;	ICPRT = 0x0, unprogrammed default
   327                           ;	Extended Instruction Set Enable bit
   328                           ;	XINST = 0x0, unprogrammed default
   329                           ;	Background Debugger Enable bit
   330                           ;	DEBUG = 0x1, unprogrammed default
   331  300006                     	org	3145734
   332  300006  81                 	db	129
   333                           
   334                           ; Padding undefined space
   335  300007                     	org	3145735
   336  300007  FF                 	db	255
   337                           
   338                           ;Config register CONFIG5L @ 0x300008
   339                           ;	unspecified, using default values
   340                           ;	Code Protection bit
   341                           ;	CP0 = 0x1, unprogrammed default
   342                           ;	Code Protection bit
   343                           ;	CP1 = 0x1, unprogrammed default
   344                           ;	Code Protection bit
   345                           ;	CP2 = 0x1, unprogrammed default
   346                           ;	Code Protection bit
   347                           ;	CP3 = 0x1, unprogrammed default
   348  300008                     	org	3145736
   349  300008  0F                 	db	15
   350                           
   351                           ;Config register CONFIG5H @ 0x300009
   352                           ;	unspecified, using default values
   353                           ;	Boot Block Code Protection bit
   354                           ;	CPB = 0x1, unprogrammed default
   355                           ;	Data EEPROM Code Protection bit
   356                           ;	CPD = 0x1, unprogrammed default
   357  300009                     	org	3145737
   358  300009  C0                 	db	192
   359                           
   360                           ;Config register CONFIG6L @ 0x30000A
   361                           ;	unspecified, using default values
   362                           ;	Write Protection bit
   363                           ;	WRT0 = 0x1, unprogrammed default
   364                           ;	Write Protection bit
   365                           ;	WRT1 = 0x1, unprogrammed default
   366                           ;	Write Protection bit
   367                           ;	WRT2 = 0x1, unprogrammed default
   368                           ;	Write Protection bit
   369                           ;	WRT3 = 0x1, unprogrammed default
   370  30000A                     	org	3145738
   371  30000A  0F                 	db	15
   372                           
   373                           ;Config register CONFIG6H @ 0x30000B
   374                           ;	unspecified, using default values
   375                           ;	Configuration Register Write Protection bit
   376                           ;	WRTC = 0x1, unprogrammed default
   377                           ;	Boot Block Write Protection bit
   378                           ;	WRTB = 0x1, unprogrammed default
   379                           ;	Data EEPROM Write Protection bit
   380                           ;	WRTD = 0x1, unprogrammed default
   381  30000B                     	org	3145739
   382  30000B  E0                 	db	224
   383                           
   384                           ;Config register CONFIG7L @ 0x30000C
   385                           ;	unspecified, using default values
   386                           ;	Table Read Protection bit
   387                           ;	EBTR0 = 0x1, unprogrammed default
   388                           ;	Table Read Protection bit
   389                           ;	EBTR1 = 0x1, unprogrammed default
   390                           ;	Table Read Protection bit
   391                           ;	EBTR2 = 0x1, unprogrammed default
   392                           ;	Table Read Protection bit
   393                           ;	EBTR3 = 0x1, unprogrammed default
   394  30000C                     	org	3145740
   395  30000C  0F                 	db	15
   396                           
   397                           ;Config register CONFIG7H @ 0x30000D
   398                           ;	unspecified, using default values
   399                           ;	Boot Block Table Read Protection bit
   400                           ;	EBTRB = 0x1, unprogrammed default
   401  30000D                     	org	3145741
   402  30000D  40                 	db	64
   403                           tosu	equ	0xFFF
   404                           tosh	equ	0xFFE
   405                           tosl	equ	0xFFD
   406                           stkptr	equ	0xFFC
   407                           pclatu	equ	0xFFB
   408                           pclath	equ	0xFFA
   409                           pcl	equ	0xFF9
   410                           tblptru	equ	0xFF8
   411                           tblptrh	equ	0xFF7
   412                           tblptrl	equ	0xFF6
   413                           tablat	equ	0xFF5
   414                           prodh	equ	0xFF4
   415                           prodl	equ	0xFF3
   416                           indf0	equ	0xFEF
   417                           postinc0	equ	0xFEE
   418                           postdec0	equ	0xFED
   419                           preinc0	equ	0xFEC
   420                           plusw0	equ	0xFEB
   421                           fsr0h	equ	0xFEA
   422                           fsr0l	equ	0xFE9
   423                           wreg	equ	0xFE8
   424                           indf1	equ	0xFE7
   425                           postinc1	equ	0xFE6
   426                           postdec1	equ	0xFE5
   427                           preinc1	equ	0xFE4
   428                           plusw1	equ	0xFE3
   429                           fsr1h	equ	0xFE2
   430                           fsr1l	equ	0xFE1
   431                           bsr	equ	0xFE0
   432                           indf2	equ	0xFDF
   433                           postinc2	equ	0xFDE
   434                           postdec2	equ	0xFDD
   435                           preinc2	equ	0xFDC
   436                           plusw2	equ	0xFDB
   437                           fsr2h	equ	0xFDA
   438                           fsr2l	equ	0xFD9
   439                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      2       2
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 BANK0      2     2      0
                          _init_conf
 ---------------------------------------------------------------------------------
 (1) _init_conf                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_conf

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      2       2       5        1.2%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Mon May 17 21:22:07 2021

                     l17 7FFC                       u27 7FD0                       u37 7FEC  
                    l701 7FBE                      wreg 000FE8                     _main 7FBA  
                   start 0000             ___param_bank 000000                    ?_main 0060  
                  _TRISD 000F95          __initialization 7FB4             __end_of_main 8000  
                 ??_main 0060            __activetblptr 000003               __accesstop 0060  
__end_of__initialization 7FB4            ___rparam_used 000000       __size_of_init_conf 0006  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB4  
                __ramtop 0800                  __ptext0 7FBA                  __ptext1 7FAE  
      __end_of_init_conf 7FB4     end_of_initialization 7FB4                _PORTBbits 000F81  
    start_initialization 7FB4            __pcstackBANK0 0060                _init_conf 7FAE  
               _LATDbits 000F8C               ?_init_conf 0060                 __Hparam0 0000  
               __Lparam0 0000            __size_of_main 0046              ??_init_conf 0060  
