LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----------------------------------------------------------------------------------------------------------------
ENTITY nBitcomparator_9 IS 
		PORT 	 (		x			:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";     --número 1
					y			:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";     --número 2
					res			:	IN		STD_LOGIC_VECTOR(7 DOWNTO 0):="00000000"; --resultado de la suma
					lt10			:	OUT		STD_LOGIC;				  --bandera en caso que sea menor a 10 el resultado 
					lg			:	OUT		STD_LOGIC);				  --bandera en caso que la entrada sea mayor a 9
					
END ENTITY;
-----------------------------------------------------------------------------------------------------------------
ARCHITECTURE gateLevel OF nBitcomparator_9 IS
	
-----------------------------------------------------------------------------------------------------------------	
	
BEGIN

	lg 		<= '1' WHEN (x > "1001" OR y > "1001") ELSE '0';
	lt10		<=	'1' WHEN res<"1010"		ELSE '0';
	
END ARCHITECTURE;
