digraph "base" {
overlap=false;
compound=true;
vcg_0 [shape=none,margin=0,style=filled,fillcolor=lightgrey,label="VCG:\ 0:\ main\l\
supernodes:\ 6\l\
\l\
superedges:\ 7\l\
\l\
enodes:\ 18\l\
\l\
[]:\ 18\l\
"];

vcg_1 [shape=none,margin=0,style=filled,fillcolor=lightgrey,label="VCG:\ 1:\ ss_out\l\
supernodes:\ 6\l\
\l\
superedges:\ 8\l\
\l\
enodes:\ 30\l\
\l\
[]:\ 17\l\
[(SN:\ 11\ -\>\ SN:\ 3\ in\ main)]:\ 13\l\
"];

vcg_2 [shape=none,margin=0,style=filled,fillcolor=lightgrey,label="VCG:\ 2:\ ss_init\l\
supernodes:\ 4\l\
\l\
superedges:\ 4\l\
\l\
enodes:\ 22\l\
\l\
[(SN:\ 15\ -\>\ SN:\ 2\ in\ main)]:\ 11\l\
[]:\ 11\l\
"];

vcg_3 [shape=none,margin=0,style=filled,fillcolor=lightgrey,label="VCG:\ 3:\ __analyzer_eval\l\
supernodes:\ 3\l\
\l\
superedges:\ 3\l\
\l\
enodes:\ 14\l\
\l\
[(SN:\ 11\ -\>\ SN:\ 3\ in\ main),\ (SN:\ 18\ -\>\ SN:\ 8\ in\ ss_out)]:\ 7\l\
[(SN:\ 18\ -\>\ SN:\ 8\ in\ ss_out)]:\ 7\l\
"];

vcg_0 -> vcg_2 [style="solid,bold", color=black, weight=10, constraint=true, headlabel=""];
vcg_0 -> vcg_1 [style="solid,bold", color=black, weight=10, constraint=true, headlabel=""];
vcg_1 -> vcg_3 [style="solid,bold", color=black, weight=10, constraint=true, headlabel=""];
}
