dd	,	V_12
last_rounded_lpmode	,	V_20
last_rounded_rate	,	V_32
clksel_reg	,	V_5
__clk_get_rate	,	F_9
to_clk_hw_omap	,	F_11
omap4_dpll_regm4xen_round_rate	,	F_13
omap2_dpll_round_rate	,	F_14
flags	,	V_7
last_rounded_m4xen	,	V_30
omap4_dpllmx_allow_gatectrl	,	F_5
omap4_dpllmx_gatectrl_read	,	F_1
hw	,	V_22
omap2_get_dpll_rate	,	F_12
out	,	V_31
omap4_dpllmx_deny_gatectrl	,	F_7
last_rounded_m	,	V_17
clk_ref	,	V_15
last_rounded_n	,	V_16
omap4_dpll_lpmode_recalc	,	F_8
parent_rate	,	V_23
u32	,	T_1
__raw_writel	,	F_6
rate	,	V_24
OMAP4430_DPLL_REGM4XEN_MASK	,	V_26
fout	,	V_14
__raw_readl	,	F_3
mask	,	V_4
clk_hw	,	V_21
clk	,	V_2
omap4_dpll_regm4xen_recalc	,	F_10
fint	,	V_13
OMAP4430_REGM4XEN_MULT	,	V_27
dpll_data	,	V_11
EINVAL	,	V_6
OMAP4_DPLL_LP_FINT_MAX	,	V_18
target_rate	,	V_28
r	,	V_29
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK	,	V_9
__ffs	,	F_4
v	,	V_3
cpu_is_omap44xx	,	F_2
control_reg	,	V_25
CLOCK_CLKOUTX2	,	V_8
OMAP4_DPLL_LP_FOUT_MAX	,	V_19
clk_hw_omap	,	V_1
OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK	,	V_10
