<!DOCTYPE html>
<html>
  <head>
    <title>IndyScala: Hardware Construction with FPGAs and Chisel</title>
    <meta charset="utf-8">
    <style>
      @import url(https://fonts.googleapis.com/css?family=Yanone+Kaffeesatz);
      @import url(https://fonts.googleapis.com/css?family=Droid+Serif:400,700,400italic);
      @import url(https://fonts.googleapis.com/css?family=Ubuntu+Mono:400,700,400italic);

      body { font-family: 'Droid Serif', 'Helvetica'; }
      h1, h2, h3 {
        font-family: 'Yanone Kaffeesatz', 'Gill Sans';
        font-weight: normal;
      }
      .remark-code, .remark-inline-code { font-family: 'Ubuntu Mono', 'Consolas', 'Courier New'; }
    </style>
  </head>
  <body>
      <textarea id="source">




class: center, middle

# Hardware Construction with FPGAs and Chisel

...or blinking LEDs for under $50. ðŸ¤”

---

# Hardware

[TinyFPGA BX](https://tinyfpga.com/)

<a href="https://github.com/indyscala/chisel3/blob/master/docs/assets/breadboard.jpg?raw=true"><img src="https://github.com/indyscala/chisel3/blob/master/docs/assets/breadboard.jpg?raw=true" alt="hardware for demo" height="200"></a> 

FPGA is [Lattice iCE40](http://www.latticesemi.com/ice40) (ICE40LP8K)
supported by [Project IceStorm](http://www.clifford.at/icestorm/), an
Open Source toolchain.

Cost: $38

---

# Software

Chisel3 - hardware construction language as DSL in Scala

Generates Verilog that can be deployed to FPGAs or ASICs.

```v
module On( // @[:@3.2]
  output  io_led // @[:@4.4]
);
  assign io_led = 1'h1; // @[On.scala 14:10:@6.4]
endmodule
```


 </textarea>
    <script src="remark-latest.min.js">
    </script>
    <script src="https://platform.twitter.com/widgets.js" charset="utf-8"></script>
    <script>
      var slideshow = remark.create();
    </script>
  </body>
</html>
