#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 29 17:32:44 2025
# Process ID: 20800
# Current directory: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_3
# Command line: vivado.exe -log Nano_processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_processor.tcl
# Log file: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_3/Nano_processor.vds
# Journal file: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source Nano_processor.tcl -notrace
Command: synth_design -top Nano_processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 435.672 ; gain = 94.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_processor' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Vivado_designs/Lab 06/Lab 06.srcs/sources_1/new/Slow_Clk.vhd:35' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Vivado_designs/Lab 06/Lab 06.srcs/sources_1/new/Slow_Clk.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Vivado_designs/Lab 06/Lab 06.srcs/sources_1/new/Slow_Clk.vhd:40]
INFO: [Synth 8-3491] module 'programmer_counter_with_adder' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/programmer_counter_with_adder.vhd:35' bound to instance 'pc_new_0' of component 'programmer_counter_with_adder' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'programmer_counter_with_adder' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/programmer_counter_with_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'programmer_counter_with_adder' (2#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/programmer_counter_with_adder.vhd:43]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/ROM.vhd:35' bound to instance 'ROM_0' of component 'ROM' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'InS_decoder_0' of component 'Instruction_decoder' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (4#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_4bit_op' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit_op.vhd:34' bound to instance 'Mux_2_4bit_0' of component 'Mux_2_4bit_op' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Mux_2_4bit_op' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit_op.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_4bit_op' (5#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit_op.vhd:41]
INFO: [Synth 8-3491] module 'Registers_Bank' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:34' bound to instance 'Register_BANK_0' of component 'Registers_Bank' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:198]
INFO: [Synth 8-638] synthesizing module 'Registers_Bank' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (6#1) [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (7#1) [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_0' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Regi' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Regi' (8#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:42]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_1' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_2' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_3' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_4' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_5' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_6' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_7' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Registers_Bank' (9#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Mux_8_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:34' bound to instance 'Mux_8_4bit_0' of component 'Mux_8_4bit' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Mux_8_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:49]
INFO: [Synth 8-226] default block is never used [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_4bit' (10#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:34' bound to instance 'Mux_8_4bit_1' of component 'Mux_8_4bit' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:224]
INFO: [Synth 8-3491] module 'Add_Sub_unit' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:34' bound to instance 'ALU_0' of component 'Add_Sub_unit' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_unit' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:46]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:73]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (11#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (12#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (13#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/imports/new/RCA_4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_unit' (14#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:256]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (15#1) [D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_processor' (16#1) [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Nano_processor.vhd:46]
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.977 ; gain = 149.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.977 ; gain = 149.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.977 ; gain = 149.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
Finished Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 822.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "proc_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module programmer_counter_with_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module Mux_2_4bit_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Regi 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port AnodeSelector[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[2]' (FDRE) to 'Register_BANK_0/Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[1]' (FDRE) to 'Register_BANK_0/Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[0]' (FDRE) to 'Register_BANK_0/Reg_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_0/Q_reg[3]) is unused and will be removed from module Nano_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 822.133 ; gain = 481.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 835.375 ; gain = 494.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[1]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[1]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[1]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[0]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[0]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[0]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[2]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[2]' (FDRE) to 'Register_BANK_0/Reg_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[2]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[3]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[3]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[3]' (FDRE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[1]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[0]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[2]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[3]) is unused and will be removed from module Nano_processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     9|
|6     |LUT4   |    15|
|7     |LUT5   |    19|
|8     |LUT6   |     6|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------------------------+------+
|      |Instance          |Module                        |Cells |
+------+------------------+------------------------------+------+
|1     |top               |                              |   130|
|2     |  Register_BANK_0 |Registers_Bank                |    19|
|3     |    Reg_1         |Regi                          |     4|
|4     |    Reg_2         |Regi_0                        |     4|
|5     |    Reg_7         |Regi_1                        |    11|
|6     |  Slow_Clk_0      |Slow_Clk                      |    54|
|7     |  pc_new_0        |programmer_counter_with_adder |    35|
+------+------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 836.680 ; gain = 495.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 836.680 ; gain = 164.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 836.680 ; gain = 495.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 836.680 ; gain = 508.004
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_3/Nano_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_processor_utilization_synth.rpt -pb Nano_processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 836.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 29 17:33:29 2025...
