{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664888292203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664888292203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 15:58:12 2022 " "Processing started: Tue Oct 04 15:58:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664888292203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664888292203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_mod -c adder_mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_mod -c adder_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664888292203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664888293019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664888293019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file my_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_adder " "Found entity 1: my_adder" {  } { { "my_adder.v" "" { Text "C:/intelFPGA_lite/18.1/my_adder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664888308493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664888308493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mod " "Found entity 1: adder_mod" {  } { { "adder_mod.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/adder_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664888308493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664888308493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_mod " "Elaborating entity \"adder_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664888308555 ""}
{ "Error" "EGDFX_ILLEGAL_BUS_RANGE" "-7 pin \"a\[0-7\]\" " "Bus range -7 is illegal in signal \"pin \"a\[0-7\]\"\"" {  } { { "adder_mod.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/adder_mod.bdf" { { 280 288 456 296 "a\[0-7\]" "" } } } }  } 0 275050 "Bus range %1!d! is illegal in signal \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664888308555 ""}
{ "Error" "EGDFX_ILLEGAL_BUS_RANGE" "-7 pin \"b\[0-7\]\" " "Bus range -7 is illegal in signal \"pin \"b\[0-7\]\"\"" {  } { { "adder_mod.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/adder_mod.bdf" { { 320 288 456 336 "b\[0-7\]" "" } } } }  } 0 275050 "Bus range %1!d! is illegal in signal \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664888308555 ""}
{ "Error" "EGDFX_ILLEGAL_BUS_RANGE" "-7 pin \"s\[0-7\]\" " "Bus range -7 is illegal in signal \"pin \"s\[0-7\]\"\"" {  } { { "adder_mod.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/adder_mod.bdf" { { 280 704 880 296 "s\[0-7\]" "" } } } }  } 0 275050 "Bus range %1!d! is illegal in signal \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664888308555 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664888308555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664888308665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 04 15:58:28 2022 " "Processing ended: Tue Oct 04 15:58:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664888308665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664888308665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664888308665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664888308665 ""}
