-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Primal_Constr is
port (
    primalInfeasConstr_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasConstr_SVfifo_i_empty_n : IN STD_LOGIC;
    primalInfeasConstr_SVfifo_i_read : OUT STD_LOGIC;
    m_axi_gmem8_AWVALID : OUT STD_LOGIC;
    m_axi_gmem8_AWREADY : IN STD_LOGIC;
    m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WVALID : OUT STD_LOGIC;
    m_axi_gmem8_WREADY : IN STD_LOGIC;
    m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_WLAST : OUT STD_LOGIC;
    m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARVALID : OUT STD_LOGIC;
    m_axi_gmem8_ARREADY : IN STD_LOGIC;
    m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RVALID : IN STD_LOGIC;
    m_axi_gmem8_RREADY : OUT STD_LOGIC;
    m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_RLAST : IN STD_LOGIC;
    m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BVALID : IN STD_LOGIC;
    m_axi_gmem8_BREADY : OUT STD_LOGIC;
    m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
    problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
    pConstrResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    problem_nEqs_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    rowScale_ap_vld : IN STD_LOGIC;
    pConstrResSq_i_ap_vld : OUT STD_LOGIC;
    ifScaled_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_Primal_Constr is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal projNeg28_U0_ap_start : STD_LOGIC;
    signal projNeg28_U0_ap_done : STD_LOGIC;
    signal projNeg28_U0_ap_continue : STD_LOGIC;
    signal projNeg28_U0_ap_idle : STD_LOGIC;
    signal projNeg28_U0_ap_ready : STD_LOGIC;
    signal projNeg28_U0_primalInfeasConstr_SVfifo_i_read : STD_LOGIC;
    signal projNeg28_U0_primalInfeasBound_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal projNeg28_U0_primalInfeasBound_fifo_i_write : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_ap_start : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_ap_done : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_ap_continue : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_ap_idle : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_ap_ready : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWVALID : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WVALID : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WLAST : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_m_axi_gmem8_BREADY : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read : STD_LOGIC;
    signal scale_and_twoNormSquared29_U0_pConstrResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal primalInfeasBound_fifo_i_full_n : STD_LOGIC;
    signal primalInfeasBound_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasBound_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_i_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_projNeg28_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_projNeg28_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_scale_and_twoNormSquared29_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_projNeg28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasConstr_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasConstr_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasConstr_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasConstr_SVfifo_i_empty_n : IN STD_LOGIC;
        primalInfeasConstr_SVfifo_i_read : OUT STD_LOGIC;
        primalInfeasBound_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_i_full_n : IN STD_LOGIC;
        primalInfeasBound_fifo_i_write : OUT STD_LOGIC;
        problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_scale_and_twoNormSquared29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem8_AWVALID : OUT STD_LOGIC;
        m_axi_gmem8_AWREADY : IN STD_LOGIC;
        m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WVALID : OUT STD_LOGIC;
        m_axi_gmem8_WREADY : IN STD_LOGIC;
        m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_WLAST : OUT STD_LOGIC;
        m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARVALID : OUT STD_LOGIC;
        m_axi_gmem8_ARREADY : IN STD_LOGIC;
        m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RVALID : IN STD_LOGIC;
        m_axi_gmem8_RREADY : OUT STD_LOGIC;
        m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_RLAST : IN STD_LOGIC;
        m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BVALID : IN STD_LOGIC;
        m_axi_gmem8_BREADY : OUT STD_LOGIC;
        m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
        primalInfeasBound_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_i_empty_n : IN STD_LOGIC;
        primalInfeasBound_fifo_i_read : OUT STD_LOGIC;
        pConstrResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    projNeg28_U0 : component Infeasi_Res_S2_projNeg28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => projNeg28_U0_ap_start,
        ap_done => projNeg28_U0_ap_done,
        ap_continue => projNeg28_U0_ap_continue,
        ap_idle => projNeg28_U0_ap_idle,
        ap_ready => projNeg28_U0_ap_ready,
        primalInfeasConstr_SVfifo_i_dout => primalInfeasConstr_SVfifo_i_dout,
        primalInfeasConstr_SVfifo_i_num_data_valid => ap_const_lv3_0,
        primalInfeasConstr_SVfifo_i_fifo_cap => ap_const_lv3_0,
        primalInfeasConstr_SVfifo_i_empty_n => primalInfeasConstr_SVfifo_i_empty_n,
        primalInfeasConstr_SVfifo_i_read => projNeg28_U0_primalInfeasConstr_SVfifo_i_read,
        primalInfeasBound_fifo_i_din => projNeg28_U0_primalInfeasBound_fifo_i_din,
        primalInfeasBound_fifo_i_num_data_valid => primalInfeasBound_fifo_i_num_data_valid,
        primalInfeasBound_fifo_i_fifo_cap => primalInfeasBound_fifo_i_fifo_cap,
        primalInfeasBound_fifo_i_full_n => primalInfeasBound_fifo_i_full_n,
        primalInfeasBound_fifo_i_write => projNeg28_U0_primalInfeasBound_fifo_i_write,
        problem_nEqs => problem_nEqs,
        p_read => p_read);

    scale_and_twoNormSquared29_U0 : component Infeasi_Res_S2_scale_and_twoNormSquared29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scale_and_twoNormSquared29_U0_ap_start,
        ap_done => scale_and_twoNormSquared29_U0_ap_done,
        ap_continue => scale_and_twoNormSquared29_U0_ap_continue,
        ap_idle => scale_and_twoNormSquared29_U0_ap_idle,
        ap_ready => scale_and_twoNormSquared29_U0_ap_ready,
        m_axi_gmem8_AWVALID => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY => ap_const_logic_0,
        m_axi_gmem8_AWADDR => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER => scale_and_twoNormSquared29_U0_m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID => scale_and_twoNormSquared29_U0_m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY => ap_const_logic_0,
        m_axi_gmem8_WDATA => scale_and_twoNormSquared29_U0_m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB => scale_and_twoNormSquared29_U0_m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST => scale_and_twoNormSquared29_U0_m_axi_gmem8_WLAST,
        m_axi_gmem8_WID => scale_and_twoNormSquared29_U0_m_axi_gmem8_WID,
        m_axi_gmem8_WUSER => scale_and_twoNormSquared29_U0_m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY => m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER => scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID => m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY => scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA => m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST => m_axi_gmem8_RLAST,
        m_axi_gmem8_RID => m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM => m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER => m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP => m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID => ap_const_logic_0,
        m_axi_gmem8_BREADY => scale_and_twoNormSquared29_U0_m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP => ap_const_lv2_0,
        m_axi_gmem8_BID => ap_const_lv1_0,
        m_axi_gmem8_BUSER => ap_const_lv1_0,
        rowScale => rowScale,
        primalInfeasBound_fifo_i_dout => primalInfeasBound_fifo_i_dout,
        primalInfeasBound_fifo_i_num_data_valid => primalInfeasBound_fifo_i_num_data_valid,
        primalInfeasBound_fifo_i_fifo_cap => primalInfeasBound_fifo_i_fifo_cap,
        primalInfeasBound_fifo_i_empty_n => primalInfeasBound_fifo_i_empty_n,
        primalInfeasBound_fifo_i_read => scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read,
        pConstrResSq_i => scale_and_twoNormSquared29_U0_pConstrResSq_i,
        p_read => p_read,
        ifScaled => ifScaled);

    primalInfeasBound_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => projNeg28_U0_primalInfeasBound_fifo_i_din,
        if_full_n => primalInfeasBound_fifo_i_full_n,
        if_write => projNeg28_U0_primalInfeasBound_fifo_i_write,
        if_dout => primalInfeasBound_fifo_i_dout,
        if_num_data_valid => primalInfeasBound_fifo_i_num_data_valid,
        if_fifo_cap => primalInfeasBound_fifo_i_fifo_cap,
        if_empty_n => primalInfeasBound_fifo_i_empty_n,
        if_read => scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read);





    ap_sync_reg_projNeg28_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_projNeg28_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_projNeg28_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_projNeg28_U0_ap_ready <= ap_sync_projNeg28_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= ap_sync_scale_and_twoNormSquared29_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= scale_and_twoNormSquared29_U0_ap_done;
    ap_idle <= (scale_and_twoNormSquared29_U0_ap_idle and projNeg28_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_projNeg28_U0_ap_ready <= (projNeg28_U0_ap_ready or ap_sync_reg_projNeg28_U0_ap_ready);
    ap_sync_ready <= (ap_sync_scale_and_twoNormSquared29_U0_ap_ready and ap_sync_projNeg28_U0_ap_ready);
    ap_sync_scale_and_twoNormSquared29_U0_ap_ready <= (scale_and_twoNormSquared29_U0_ap_ready or ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready);
    m_axi_gmem8_ARADDR <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR;
    m_axi_gmem8_ARBURST <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST;
    m_axi_gmem8_ARCACHE <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE;
    m_axi_gmem8_ARID <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID;
    m_axi_gmem8_ARLEN <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN;
    m_axi_gmem8_ARLOCK <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK;
    m_axi_gmem8_ARPROT <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT;
    m_axi_gmem8_ARQOS <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS;
    m_axi_gmem8_ARREGION <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION;
    m_axi_gmem8_ARSIZE <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE;
    m_axi_gmem8_ARUSER <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER;
    m_axi_gmem8_ARVALID <= scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID;
    m_axi_gmem8_AWADDR <= ap_const_lv64_0;
    m_axi_gmem8_AWBURST <= ap_const_lv2_0;
    m_axi_gmem8_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem8_AWID <= ap_const_lv1_0;
    m_axi_gmem8_AWLEN <= ap_const_lv32_0;
    m_axi_gmem8_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem8_AWPROT <= ap_const_lv3_0;
    m_axi_gmem8_AWQOS <= ap_const_lv4_0;
    m_axi_gmem8_AWREGION <= ap_const_lv4_0;
    m_axi_gmem8_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem8_AWUSER <= ap_const_lv1_0;
    m_axi_gmem8_AWVALID <= ap_const_logic_0;
    m_axi_gmem8_BREADY <= ap_const_logic_0;
    m_axi_gmem8_RREADY <= scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY;
    m_axi_gmem8_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem8_WID <= ap_const_lv1_0;
    m_axi_gmem8_WLAST <= ap_const_logic_0;
    m_axi_gmem8_WSTRB <= ap_const_lv64_0;
    m_axi_gmem8_WUSER <= ap_const_lv1_0;
    m_axi_gmem8_WVALID <= ap_const_logic_0;
    pConstrResSq_i <= scale_and_twoNormSquared29_U0_pConstrResSq_i;
    pConstrResSq_i_ap_vld <= ap_const_logic_1;
    primalInfeasConstr_SVfifo_i_read <= projNeg28_U0_primalInfeasConstr_SVfifo_i_read;
    projNeg28_U0_ap_continue <= ap_const_logic_1;
    projNeg28_U0_ap_start <= ((ap_sync_reg_projNeg28_U0_ap_ready xor ap_const_logic_1) and ap_start);
    scale_and_twoNormSquared29_U0_ap_continue <= ap_continue;
    scale_and_twoNormSquared29_U0_ap_start <= ((ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready xor ap_const_logic_1) and ap_start);
end behav;
