# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/project_1/project_reti_logiche.vhd" \
"../../../../project_1.srcs/sources_1/imports/project_1/test_bench.vhd" \

# Do not sort compile order
nosort
