Your license will expire in 13 days!


Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    LAPTOP-S8H6FNH1
Date:        Sat Mar 19 19:35:06 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log dclk_en_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.srr"

Running: synthesis in foreground



Running dclk_en_syn|synthesis


Running: compile (Compile) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:06 2022


Running: compile_flow (Compile Process) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:06 2022


Running: compiler (Compile Input) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:06 2022

Copied C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_comp.srs to C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.srs


compiler completed
# Sat Mar 19 19:35:08 2022

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:08 2022


multi_srs_gen completed
# Sat Mar 19 19:35:08 2022

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_mult.srs to C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.srs

Complete: Compile Process on dclk_en_syn|synthesis


Running: premap (Pre-mapping) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:08 2022


premap completed with warnings
# Sat Mar 19 19:35:09 2022

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on dclk_en_syn|synthesis


Running: map (Map) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:09 2022

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on dclk_en_syn|synthesis
# Sat Mar 19 19:35:09 2022

Copied C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_m.srm to C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.srm


fpga_mapper completed with warnings
# Sat Mar 19 19:35:10 2022

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on dclk_en_syn|synthesis

Complete: Logic Synthesis on dclk_en_syn|synthesis

Copied C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.srr to C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\backup\dclk_en.srr

TCL script complete: "dclk_en_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

