Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 10 09:18:21 2025
| Host         : Lenono running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.066ns  (logic 5.445ns (38.709%)  route 8.621ns (61.291%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.335     3.784    sw_IBUF[3]
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     3.908 r  led_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           3.535     7.442    led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y40         LUT2 (Prop_lut2_I1_O)        0.152     7.594 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.751    10.345    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.720    14.066 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.066    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.730ns  (logic 5.204ns (37.901%)  route 8.526ns (62.099%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.335     3.784    sw_IBUF[3]
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     3.908 r  led_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           3.535     7.442    led_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y40         LUT3 (Prop_lut3_I2_O)        0.124     7.566 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.657    10.223    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.730 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.730    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 5.433ns (45.071%)  route 6.622ns (54.929%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.076     5.531    sw_IBUF[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  led_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.678     6.332    ones/c_3
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.152     6.484 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.352    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703    12.055 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.055    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.029ns  (logic 5.217ns (43.370%)  route 6.812ns (56.630%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.076     5.531    sw_IBUF[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  led_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.656     6.310    ones/c_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.434 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.080     8.515    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.029 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.029    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.793ns  (logic 5.212ns (44.192%)  route 6.581ns (55.808%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.076     5.531    sw_IBUF[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  led_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.680     6.335    ones/c_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     6.459 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.825     8.284    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.793 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.793    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.757ns  (logic 5.211ns (44.322%)  route 6.546ns (55.678%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.076     5.531    sw_IBUF[8]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  led_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.660     6.315    ones/c_3
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     6.439 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.249    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.757 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.757    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.665ns  (logic 5.328ns (45.674%)  route 6.337ns (54.326%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.335     3.784    sw_IBUF[3]
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.152     3.936 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.002     7.938    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.727    11.665 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.665    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.651ns  (logic 5.081ns (43.607%)  route 6.570ns (56.393%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           2.335     3.784    sw_IBUF[3]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     3.908 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.235     8.143    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    11.651 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.651    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 5.092ns (44.744%)  route 6.288ns (55.256%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=13, routed)          2.355     3.819    led_OBUF[6]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     3.943 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.932     7.876    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.379 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.379    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 5.107ns (58.801%)  route 3.578ns (41.199%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.147     2.600    sw_IBUF[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.724 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.431     5.155    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.685 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.685    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.439ns (69.210%)  route 0.640ns (30.790%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=13, routed)          0.640     0.872    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.079 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.079    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.467ns (65.587%)  route 0.770ns (34.413%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           0.349     0.565    sw_IBUF[3]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.031    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.237 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.237    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.545ns (65.185%)  route 0.825ns (34.815%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.564    sw_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.048     0.612 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.103    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.371 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.463ns (61.402%)  route 0.920ns (38.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           0.477     0.693    sw_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.738 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.182    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.383 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.383    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.489ns (62.353%)  route 0.899ns (37.647%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.508     0.742    sw_IBUF[5]
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.787 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.178    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.388 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.388    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.489ns (61.530%)  route 0.931ns (38.470%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.540     0.774    sw_IBUF[5]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.819 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.210    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.420 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.420    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.546ns (62.714%)  route 0.919ns (37.286%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.507     0.741    sw_IBUF[5]
    SLICE_X0Y16          LUT5 (Prop_lut5_I2_O)        0.048     0.789 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.201    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.465 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.465    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.505ns (60.840%)  route 0.969ns (39.160%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.335     0.564    sw_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.609 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.243    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.474 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.474    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.495ns (58.660%)  route 1.053ns (41.340%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.541     0.775    sw_IBUF[5]
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.820 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.332    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.548 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.548    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.476ns (56.574%)  route 1.133ns (43.426%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           0.388     0.611    sw_IBUF[8]
    SLICE_X65Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.656 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.745     1.401    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.609 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.609    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





