{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544049260333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544049260333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 16:34:20 2018 " "Processing started: Wed Dec 05 16:34:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544049260333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1544049260333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile --generate_symbol=U:/cpre281/labs/lab12/regfile/regfile.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile --generate_symbol=U:/cpre281/labs/lab12/regfile/regfile.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1544049260333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y0 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y0\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y1 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y1\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y2 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y2\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y3 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y3\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y4 regfile.v(14) " "Verilog HDL Implicit Net warning at regfile.v(14): created implicit net for \"Y4\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y5 regfile.v(15) " "Verilog HDL Implicit Net warning at regfile.v(15): created implicit net for \"Y5\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y6 regfile.v(16) " "Verilog HDL Implicit Net warning at regfile.v(16): created implicit net for \"Y6\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y7 regfile.v(17) " "Verilog HDL Implicit Net warning at regfile.v(17): created implicit net for \"Y7\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1544049260802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 8 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544049260958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 16:34:20 2018 " "Processing ended: Wed Dec 05 16:34:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544049260958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544049260958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544049260958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1544049260958 ""}
