/*
 * dts file for AD9694 on Xilinx ZynqMP ZCU102 Rev 1.0
 *
 * Copyright (C) 2016-2021 Analog Devices Inc.
 *
 * Licensed under the GPL-2.
 */

#include "zynqmp-zcu102-rev1.0.dts"

#define REFCLK 500000000

/ {
	clocks {
		fixed_ref_clk: clock@2 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <REFCLK>;
			clock-output-names = "ref_clk";
		};
	};
};

&i2c1 {
	i2c-mux@75 {
		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* HPC0_IIC */
			ad7291@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
			eeprom@54 {
				compatible = "at24,24c02";
				reg = <0x54>;
			};
		};
	};
};

/ {
	fpga_axi: fpga-axi@0 {
		interrupt-parent = <&gic>;
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0 0 0 0xffffffff>;

		rx_dma: dma@9c400000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x9c400000 0x10000>;
			#dma-cells = <1>;
			#clock-cells = <0>;
			interrupts = <0 109 4>;
			clocks = <&clk 71>;

			adi,channels {
				#size-cells = <0>;
				#address-cells = <1>;

				dma-channel@0 {
					reg = <0>;
					adi,source-bus-width = <128>;
					adi,source-bus-type = <2>;
					adi,destination-bus-width = <128>;
					adi,destination-bus-type = <0>;
				};
			};
		};
	
		axi_ad9694_core: axi-ad9694-hpc@84a10000 {
			compatible = "adi,axi-ad9694-1.0";
			reg = <0x84a10000 0x10000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			spibus-connected = <&ad9694>;
		};
	
		axi_ad9694_rx_jesd: axi-jesd204-rx@84aa0000 {
			compatible = "adi,axi-jesd204-rx-1.0";
			reg = <0x84aa0000 0x1000>;
	
			interrupts = <0 107 4>;
	
			clocks = <&clk 71>, <&axi_ad9694_adxcvr 1>, <&axi_ad9694_adxcvr 0>;
			clock-names = "s_axi_aclk", "device_clk", "lane_clk";
	
			adi,octets-per-frame = <2>;
			adi,frames-per-multiframe = <32>;
			adi,converter-resolution = <16>;
			adi,bits-per-sample = <16>;
			adi,converters-per-device = <4>;
			adi,subclass = <0>;
	
			#clock-cells = <0>;
			clock-output-names = "jesd_adc_lane_clk";
		};
	
		axi_ad9694_adxcvr: axi-ad9694-adxcvr@84a50000 {
			compatible = "adi,axi-adxcvr-1.0";
			reg = <0x84a50000 0x1000>;
	
			clocks = <&fixed_ref_clk>;
			clock-names = "conv";
	
			#clock-cells = <1>;
			clock-output-names = "adc_gt_clk", "rx_out_clk";
	
			adi,sys-clk-select = <3>;
			adi,out-clk-select = <4>;
			adi,use-lpm-enable;
		};

		axi_sysid_0: axi-sysid-0@85000000 {
			compatible = "adi,axi-sysid-1.00.a";
			reg = <0x85000000 0x10000>;
		};
	};
};

&spi0 {
	status = "okay";
};

&dwc3_0 {
	status = "okay";
	dr_mode = "otg";
};

#define fmc_spi spi0

#include "adi-ad9694-ebz.dtsi"
