eagle_s20
13 203 109 30432 1000000108 4461 1
-12.438 -0.058 PVS464_Top eagle_s20 EQFP176 Detail 11 2
clock: GCLKIN
13 108 108 2
Setup check
23 3
Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_50
23 17.658000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_50
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_50
25 17.658000 23.490000 5.832000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_50.b[0]


Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_31
51 17.741000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_31
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_31
53 17.741000 23.490000 5.749000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_31.c[0]


Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_22
79 17.845000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_22
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_22
81 17.845000 23.475000 5.630000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_22.e[0]



Hold check
107 3
Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_12
109 -0.058000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_12
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_12
111 -0.058000 5.151000 5.093000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_12.c[0]


Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_45
137 0.161000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_45
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_45
139 0.161000 4.990000 5.151000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_45.a[0]


Endpoint: _al_u947|RSTController/SYSRST_reg_placeOpt_27
165 0.165000 1 1
Timing path: _al_u947|RSTController/SYSRST_reg.clk->_al_u947|RSTController/SYSRST_reg_placeOpt_27
_al_u947|RSTController/SYSRST_reg.clk
_al_u947|RSTController/SYSRST_reg_placeOpt_27
167 0.165000 5.151000 5.316000 1 1
srst _al_u947|RSTController/SYSRST_reg_placeOpt_27.e[0]




clock: mainclk
193 1000000000 30324 2
Setup check
203 3
Endpoint: CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
203 -12.438000 142554592 3
Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
205 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
265 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[0]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4
325 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[0]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b3|biu/I_biu_cell/TLB/TLB_entry0/reg4_b4.ce


Endpoint: CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
385 -12.438000 142554592 3
Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
387 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
447 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[0]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7
507 -12.438000 12.024000 24.462000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[0]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b11|biu/I_biu_cell/TLB/TLB_entry0/reg4_b7.ce


Endpoint: CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
567 -12.436000 142554592 3
Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
569 -12.436000 12.024000 24.460000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
629 -12.436000 12.024000 24.460000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[0]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[1]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5.ce

Timing path: CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka->CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
CPU1/biu/I_biu_cell/L1/l1/cacheblk4/ram_memcell0_1024x8_sub_000000_000.clka
CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5
689 -12.436000 12.024000 24.460000 18 18
CPU1/biu/I_biu_cell/L1/dout[32] CPU1/ins_fetch/reg1_b10|ins_fetch/reg1_b0.a[0]
CPU1/ins_fetch/ins_shift[0] CPU1/_al_u2701|ins_fetch/reg1_b1.c[1]
CPU1/_al_u2701_o CPU1/_al_u2712|ins_dec/reg10_b2.b[1]
CPU1/_al_u2712_o CPU1/ins_dec/id_jmp_reg|ins_dec/id_system_reg.d[0]
CPU1/id_system CPU1/_al_u4406|ins_dec/reg5_b51.e[1]
CPU1/ins_dec/n231_lutinv CPU1/_al_u6454|ins_dec/ill_ins_reg.a[0]
CPU1/id_ill_ins CPU1/ins_dec/ins_addr_mis_reg|ins_dec/ins_page_fault_reg.d[1]
CPU1/_al_u7943_o CPU1/_al_u7945|ins_dec/reg11_b0.a[1]
CPU1/_al_u7945_o CPU1/_al_u7172|_al_u7946_placeOpt_3.a[0]
CPU1/_al_u7946_o_placeOpt_3 CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg2_b39|biu/I_biu_cell/TLB/TLB_entry0/reg2_b16.c[0]
CPU1/_al_u8263_o CPU1/_al_u8265.a[1]
CPU1/_al_u8265_o CPU1/biu/I_biu_cell/L1/cache_entry3/reg1_b28|biu/I_biu_cell/L1/cache_entry3/reg1_b51.a[1]
CPU1/biu/I_pa[28] CPU1/biu/I_biu_cell/L1/cache_entry0/reg1_b28|biu/I_biu_cell/L1/cache_entry0/reg1_b27.c[1]
CPU1/_al_u9732_o CPU1/_al_u9815.b[0]
CPU1/_al_u9815_o CPU1/_al_u9828|_al_u9840.c[1]
CPU1/_al_u9828_o CPU1/_al_u9828|_al_u9840.a[0]
CPU1/_al_u9840_o CPU1/biu/I_biu_cell/TLB/TLB_entry2/reg1_b47|biu/I_biu_cell/TLB/TLB_entry2/reg1_b52.d[0]
CPU1/biu/I_biu_cell/TLB/TLB_entry0/n4[0]_en CPU1/biu/I_biu_cell/TLB/TLB_entry0/reg4_b2|biu/I_biu_cell/TLB/TLB_entry0/reg4_b5.ce



Hold check
749 3
Endpoint: CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
751 0.089000 11 3
Timing path: CPU1/exu/reg0_b22.clk->CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
CPU1/exu/reg0_b22.clk
CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
753 0.089000 2.268000 2.357000 1 1
CPU1/data_rd[22] CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l.c[1]

Timing path: CPU1/exu/reg0_b21.clk->CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
CPU1/exu/reg0_b21.clk
CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
779 0.443000 2.268000 2.711000 1 1
CPU1/data_rd[21] CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l.b[1]

Timing path: CPU1/exu/reg0_b20.clk->CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
CPU1/exu/reg0_b20.clk
CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l
805 0.498000 2.268000 2.766000 1 1
CPU1/data_rd[20] CPU1/cu_ru/GPR/SR2/DRAM_inst_r1_c5_l.a[1]


Endpoint: CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
831 0.089000 15 3
Timing path: CPU1/exu/reg0_b22.clk->CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
CPU1/exu/reg0_b22.clk
CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
833 0.089000 2.268000 2.357000 1 1
CPU1/data_rd[22] CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l.c[1]

Timing path: CPU1/exu/reg0_b21.clk->CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
CPU1/exu/reg0_b21.clk
CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
859 0.431000 2.268000 2.699000 1 1
CPU1/data_rd[21] CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l.b[1]

Timing path: CPU1/exu/reg0_b20.clk->CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
CPU1/exu/reg0_b20.clk
CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l
885 0.672000 2.268000 2.940000 1 1
CPU1/data_rd[20] CPU1/cu_ru/GPR/SR1/DRAM_inst_r0_c5_l.a[1]


Endpoint: APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
911 0.132000 6 3
Timing path: APB1/APBSPI/spi_master_top/rfifo/reg1_b0|APB1/APBSPI/spi_master_top/rfifo/reg1_b1.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
APB1/APBSPI/spi_master_top/rfifo/reg1_b0|APB1/APBSPI/spi_master_top/rfifo/reg1_b1.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
913 0.132000 2.080000 2.212000 1 1
APB1/APBSPI/spi_master_top/rfifo/wp[1] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l.b[0]

Timing path: APB1/APBSPI/spi_master_top/reg6_b2.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
APB1/APBSPI/spi_master_top/reg6_b2.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
939 0.316000 2.080000 2.396000 1 1
APB1/APBSPI/spi_master_top/treg[2] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l.d[1]

Timing path: APB1/APBSPI/spi_master_top/rfifo/reg1_b0|APB1/APBSPI/spi_master_top/rfifo/reg1_b1.clk->APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
APB1/APBSPI/spi_master_top/rfifo/reg1_b0|APB1/APBSPI/spi_master_top/rfifo/reg1_b1.clk
APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l
965 0.419000 2.080000 2.499000 1 1
APB1/APBSPI/spi_master_top/rfifo/wp[0] APB1/APBSPI/spi_master_top/rfifo/al_ram_mem_c0_l.a[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  mainclk (100.000MHz)                          22.438ns      44.567MHz        0.399ns      4654   -21888.874ns
	  GCLKIN (50.000MHz)                             2.342ns     426.985MHz        1.610ns        55        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path
Warning: there are 2 clock nets without clock constraints.
	APB1/APB_BRIDGE1/n36
	APB1/APB_BRIDGE1/n38

