// Seed: 1114846685
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  logic id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1
  );
  initial begin : LABEL_0
    $clog2(63);
    ;
    id_3[1] <= 1;
  end
endmodule
