$date
	Tue Oct 11 09:41:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise1_tb $end
$var wire 8 ! D [0:7] $end
$var reg 3 " A [2:0] $end
$var reg 1 # En $end
$var integer 32 $ i [31:0] $end
$scope module test $end
$var wire 3 % A [2:0] $end
$var wire 1 # En $end
$var wire 8 & D [0:7] $end
$scope module d1 $end
$var wire 2 ' A [1:0] $end
$var wire 1 ( En $end
$var reg 4 ) D [0:3] $end
$upscope $end
$scope module d2 $end
$var wire 2 * A [1:0] $end
$var wire 1 + En $end
$var reg 4 , D [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#10
b1 '
b1 *
b1 "
b1 %
b1 $
#20
b10 '
b10 *
b10 "
b10 %
b10 $
#30
b11 '
b11 *
b11 "
b11 %
b11 $
#40
b0 '
b0 *
b100 "
b100 %
b100 $
#50
b1 '
b1 *
b101 "
b101 %
b101 $
#60
b10 '
b10 *
b110 "
b110 %
b110 $
#70
b11 '
b11 *
b111 "
b111 %
b111 $
#80
b1000 )
1(
b10000000 !
b10000000 &
b0 ,
b0 '
b0 *
0+
b0 "
b0 %
1#
b0 $
#90
b1000000 !
b1000000 &
b100 )
b1 '
b1 *
b1 "
b1 %
b1 $
#100
b100000 !
b100000 &
b10 )
b10 '
b10 *
b10 "
b10 %
b10 $
#110
b10000 !
b10000 &
b1 )
b11 '
b11 *
b11 "
b11 %
b11 $
#120
0(
b0 )
b1000 !
b1000 &
b1000 ,
1+
b0 '
b0 *
b100 "
b100 %
b100 $
#130
b100 !
b100 &
b100 ,
b1 '
b1 *
b101 "
b101 %
b101 $
#140
b10 !
b10 &
b10 ,
b10 '
b10 *
b110 "
b110 %
b110 $
#150
b1 !
b1 &
b1 ,
b11 '
b11 *
b111 "
b111 %
b111 $
#160
b1000 $
