// Seed: 450985779
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  assign id_3 = "";
endmodule
