vendor_name = ModelSim
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/ring_counter.vhd
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/d_ff.vhd
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/Waveform.vwf
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/johnson_counter.vhd
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/benja/Desktop/CS256_Assignment_7/db/Assignment_7.cbx.xml
design_name = johnson_counter
instance = comp, \Q[0]~output\, Q[0]~output, johnson_counter, 1
instance = comp, \Q[1]~output\, Q[1]~output, johnson_counter, 1
instance = comp, \Q[2]~output\, Q[2]~output, johnson_counter, 1
instance = comp, \Q[3]~output\, Q[3]~output, johnson_counter, 1
instance = comp, \Clk~input\, Clk~input, johnson_counter, 1
instance = comp, \d_ff3|Q~0\, d_ff3|Q~0, johnson_counter, 1
instance = comp, \d_ff3|Q\, d_ff3|Q, johnson_counter, 1
instance = comp, \d_ff2|Q\, d_ff2|Q, johnson_counter, 1
instance = comp, \d_ff1|Q\, d_ff1|Q, johnson_counter, 1
instance = comp, \d_ff0|Q\, d_ff0|Q, johnson_counter, 1
