#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 26 07:04:08 2021
# Process ID: 2920
# Current directory: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9924 C:\Users\mara0\Documents\ESCOM6\PracticasArquitectura\arquitectura\P5\Archivo de Registros\Archivo de Registros.xpr
# Log file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/vivado.log
# Journal file: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros'
INFO: [Project 1-313] Project file moved from 'D:/Documents/PracticasArqui/arquitectura/P5/Archivo de Registros' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
oopen_project: Time (s): cpu = 00:00:37 ; elapsed = 00:01:37 . Memory (MB): peak = 635.305 ; gain = 84.336uupdate_compile_order -fileset sources_1ereset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr 26 07:28:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 958.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1088.699 ; gain = 395.824
close_design
close_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.520 ; gain = 421.855
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fileReg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fileReg' [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.srcs/sources_1/new/fileReg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'fileReg' (1#1) [C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/Archivo de Registros.srcs/sources_1/new/fileReg.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.871 ; gain = 2.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.035 ; gain = 2.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.035 ; gain = 2.516
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1663.105 ; gain = 143.586
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1663.105 ; gain = 143.586
archive_project C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo/RESULTADO.xpr.zip -temp_dir {C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/.Xil/Vivado-2044-LAPTOP-NA4LU81N} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/.Xil/Vivado-2044-LAPTOP-NA4LU81N' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo de Registros/.Xil/Vivado-2044-LAPTOP-NA4LU81N/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/mara0/Documents/ESCOM6/PracticasArquitectura/arquitectura/P5/Archivo/RESULTADO.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.680 ; gain = 2.762
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 07:47:31 2021...
