// Seed: 1843412616
macromodule module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd62,
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd96,
    parameter id_5 = 32'd81
) (
    input tri1 id_0,
    output supply0 _id_1,
    input wand _id_2,
    output uwire _id_3,
    output tri0 id_4,
    output wor _id_5,
    input supply1 id_6,
    output wire id_7,
    input wor id_8
);
  always_latch @(posedge id_8) deassign id_7;
  assign id_4 = -1;
  logic [{  id_5  {  {  id_2  ,  1 'd0 ,  id_2  ,  id_3  ,  id_2  -  -1  }  }  } : id_1] id_10,
      id_11;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
