 
****************************************
Report : qor
Design : usbf_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:33:25 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          9.70
  Critical Path Slack:           0.03
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.12
  Total Hold Violation:         -3.56
  No. of Hold Violations:       60.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         63
  Hierarchical Port Count:       6367
  Leaf Cell Count:               6911
  Buf/Inv Cell Count:             909
  Buf Cell Count:                  37
  Inv Cell Count:                 872
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5159
  Sequential Cell Count:         1752
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    12816.990268
  Noncombinational Area: 11942.226858
  Buf/Inv Area:           1183.294472
  Total Buffer Area:            75.23
  Total Inverter Area:        1108.07
  Macro/Black Box Area:      0.000000
  Net Area:               4626.160144
  -----------------------------------
  Cell Area:             24759.217125
  Design Area:           29385.377269


  Design Rules
  -----------------------------------
  Total Number of Nets:          8045
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    8.87
  Logic Optimization:                 14.87
  Mapping Optimization:               19.25
  -----------------------------------------
  Overall Compile Time:               50.65
  Overall Compile Wall Clock Time:    51.71

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.12  TNS: 3.56  Number of Violating Paths: 60

  --------------------------------------------------------------------


1
