ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Feb 12, 2022 at 19:40:04 CST
ncverilog
	tb.v
	S1.v
	S2.v
	+define+tb2+FSDB
	+access+r
	+nc64bit
file: tb.v
   `define INFILE_RB1_ini "tb2_RB1_ini.dat"
                                           |
ncvlog: *W,MACRDF (tb.v,10|43): text macro 'INFILE_RB1_ini' redefined - replaced with new definition.
   `define INFILE_RB2_ini "tb2_RB2_ini.dat"
                                           |
ncvlog: *W,MACRDF (tb.v,11|43): text macro 'INFILE_RB2_ini' redefined - replaced with new definition.
   `define INFILE_RB2_ref "tb2_RB2_ref.dat"
                                           |
ncvlog: *W,MACRDF (tb.v,12|43): text macro 'INFILE_RB2_ref' redefined - replaced with new definition.
	module worklib.RB1:v
		errors: 0, warnings: 0
	module worklib.RB2:v
		errors: 0, warnings: 0
	module worklib.tb:v
		errors: 0, warnings: 0
file: S1.v
	module worklib.S1:v
		errors: 0, warnings: 0
file: S2.v
	module worklib.S2:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
        $readmemh(`INFILE_RB1_ini, m1.CELL);
                                         |
ncelab: *W,MEMODR (./tb.v,88|41): $readmem default memory order incompatible with IEEE1364.
        $readmemh(`INFILE_RB2_ini, m2.CELL);
                                         |
ncelab: *W,MEMODR (./tb.v,89|41): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.RB1:v <0x6f97f62e>
			streams:   3, words:  1174
		worklib.RB2:v <0x7f77c87b>
			streams:   3, words:  1350
		worklib.S1:v <0x111593de>
			streams:  12, words:  5957
		worklib.S2:v <0x5928a4de>
			streams:  14, words:  7156
		worklib.tb:v <0x7364e446>
			streams:   7, words: 10483
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:              28      28
		Scalar wires:           11       -
		Vectored wires:          6       -
		Always blocks:          21      21
		Initial blocks:          3       3
		Cont. assignments:       1       2
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SI.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Wait for RB2_done...

  frame[0] = 000 3a845 pass!
  frame[1] = 001 37c01 pass!
  frame[2] = 010 2ac47 pass!
  frame[3] = 011 18764 pass!
  frame[4] = 100 2a3e0 pass!
  frame[5] = 101 08a03 pass!
  frame[6] = 110 33216 pass!
  frame[7] = 111 19732 pass!
  RB2[0] = 3a845 pass!
  RB2[1] = 37c01 pass!
  RB2[2] = 2ac47 pass!
  RB2[3] = 18764 pass!
  RB2[4] = 2a3e0 pass!
  RB2[5] = 08a03 pass!
  RB2[6] = 33216 pass!
  RB2[7] = 19732 pass!
Simulation complete via $finish(1) at time 18250 NS + 0
./tb.v:163             #200 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Feb 12, 2022 at 19:40:04 CST  (total: 00:00:00)
