#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 18 21:53:43 2016
# Process ID: 25770
# Current directory: /media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.runs/synth_1
# Command line: vivado -log resetCircuit.vds -mode batch -messageDb vivado.pb -notrace -source resetCircuit.tcl
# Log file: /media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.runs/synth_1/resetCircuit.vds
# Journal file: /media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source resetCircuit.tcl -notrace
Command: synth_design -top resetCircuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25837 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 979.062 ; gain = 134.918 ; free physical = 4873 ; free virtual = 7288
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'resetCircuit' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:16]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'resetCircuit' (1#1) [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:16]
WARNING: [Synth 8-3917] design resetCircuit has port hamming[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.445 ; gain = 174.301 ; free physical = 4834 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1018.445 ; gain = 174.301 ; free physical = 4834 ; free virtual = 7249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1026.445 ; gain = 182.301 ; free physical = 4834 ; free virtual = 7249
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[7]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[6]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[5]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[4]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[3]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[2]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[1]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'MyAr_reg[0]' [/media/psf/Home/Development/ect_ua/UserRepository/Repository/resetCircuit/resetCircuit.srcs/sources_1/new/resetCircuit.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1034.453 ; gain = 190.309 ; free physical = 4826 ; free virtual = 7241
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resetCircuit 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1121.465 ; gain = 277.320 ; free physical = 4745 ; free virtual = 7160
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design resetCircuit has port hamming[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1129.465 ; gain = 285.320 ; free physical = 4739 ; free virtual = 7154
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1129.465 ; gain = 285.320 ; free physical = 4739 ; free virtual = 7154

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\MyAr_reg[7][3] ' (LD) to '\data_out_reg[31] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[6][3] ' (LD) to '\data_out_reg[27] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[5][3] ' (LD) to '\data_out_reg[23] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[4][3] ' (LD) to '\data_out_reg[19] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[3][3] ' (LD) to '\data_out_reg[15] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[2][3] ' (LD) to '\data_out_reg[11] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[1][3] ' (LD) to '\data_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[0][3] ' (LD) to '\data_out_reg[3] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[7][0] ' (LD) to '\data_out_reg[28] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[6][0] ' (LD) to '\data_out_reg[24] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[5][0] ' (LD) to '\data_out_reg[20] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[4][0] ' (LD) to '\data_out_reg[16] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[3][0] ' (LD) to '\data_out_reg[12] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[2][0] ' (LD) to '\data_out_reg[8] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[1][0] ' (LD) to '\data_out_reg[4] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[0][0] ' (LD) to '\data_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[7][1] ' (LD) to '\data_out_reg[29] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[6][1] ' (LD) to '\data_out_reg[25] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[5][1] ' (LD) to '\data_out_reg[21] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[4][1] ' (LD) to '\data_out_reg[17] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[3][1] ' (LD) to '\data_out_reg[13] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[2][1] ' (LD) to '\data_out_reg[9] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[1][1] ' (LD) to '\data_out_reg[5] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[0][1] ' (LD) to '\data_out_reg[1] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[7][2] ' (LD) to '\data_out_reg[30] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[6][2] ' (LD) to '\data_out_reg[26] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[5][2] ' (LD) to '\data_out_reg[22] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[4][2] ' (LD) to '\data_out_reg[18] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[3][2] ' (LD) to '\data_out_reg[14] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[2][2] ' (LD) to '\data_out_reg[10] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[1][2] ' (LD) to '\data_out_reg[6] '
INFO: [Synth 8-3886] merging instance '\MyAr_reg[0][2] ' (LD) to '\data_out_reg[2] '
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[7][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[6][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[5][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[4][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[3][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[2][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[1][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[0][3] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[7][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[6][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[5][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[4][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[3][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[2][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[1][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[0][0] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[7][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[6][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[5][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[4][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[3][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[2][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[1][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[0][1] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[7][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[6][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[5][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[4][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[3][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[2][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[1][2] ) is unused and will be removed from module resetCircuit.
WARNING: [Synth 8-3332] Sequential element (\MyAr_reg[0][2] ) is unused and will be removed from module resetCircuit.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4718 ; free virtual = 7134
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4718 ; free virtual = 7134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4718 ; free virtual = 7134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4718 ; free virtual = 7134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4718 ; free virtual = 7134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT4  |     3|
|3     |LUT5  |    32|
|4     |LUT6  |     8|
|5     |MUXF7 |     4|
|6     |LD    |    32|
|7     |IBUF  |    37|
|8     |OBUF  |    36|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.488 ; gain = 191.492 ; free physical = 4719 ; free virtual = 7134
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.488 ; gain = 301.344 ; free physical = 4719 ; free virtual = 7134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.492 ; gain = 317.012 ; free physical = 4655 ; free virtual = 7070
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1264.512 ; gain = 0.000 ; free physical = 4654 ; free virtual = 7069
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 21:54:11 2016...
