\hypertarget{structLPC__GPIO__T}{\section{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T Struct Reference}
\label{structLPC__GPIO__T}\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
}


G\-P\-I\-O port (G\-P\-I\-O\-\_\-\-P\-O\-R\-T) for L\-P\-C175x\-\_\-6x, L\-P\-C177x\-\_\-8x and L\-P\-C407x\-\_\-8x.  




{\ttfamily \#include $<$gpio\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}{D\-I\-R}
\item 
uint32\-\_\-t \hyperlink{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}{M\-A\-S\-K}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}{P\-I\-N}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}{S\-E\-T}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}{C\-L\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\-P\-I\-O port (G\-P\-I\-O\-\_\-\-P\-O\-R\-T) for L\-P\-C175x\-\_\-6x, L\-P\-C177x\-\_\-8x and L\-P\-C407x\-\_\-8x. 

\subsection{Field Documentation}
\hypertarget{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!C\-L\-R@{C\-L\-R}}
\index{C\-L\-R@{C\-L\-R}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-C\-L\-R}}\label{structLPC__GPIO__T_aba8161f685588a1ca79702207083e6ab}
Offset 0x001\-C\-: Output Clear register using F\-I\-O\-M\-A\-S\-K \hypertarget{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!D\-I\-R@{D\-I\-R}}
\index{D\-I\-R@{D\-I\-R}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{D\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-D\-I\-R}}\label{structLPC__GPIO__T_a753957fa7e1c261e57255c1db8d62bb7}
Offset 0x0000\-: G\-P\-I\-O Port Direction control register \hypertarget{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!M\-A\-S\-K@{M\-A\-S\-K}}
\index{M\-A\-S\-K@{M\-A\-S\-K}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{M\-A\-S\-K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-M\-A\-S\-K}}\label{structLPC__GPIO__T_a5b0ae096141efd7298aad95ca7b3370e}
Offset 0x0010\-: G\-P\-I\-O Mask register \hypertarget{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!P\-I\-N@{P\-I\-N}}
\index{P\-I\-N@{P\-I\-N}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{P\-I\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-P\-I\-N}}\label{structLPC__GPIO__T_a1311cc8cf63279d1bdfca5d48c6ccf0a}
Offset 0x0014\-: Pin value register using F\-I\-O\-M\-A\-S\-K \hypertarget{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}3\mbox{]}}}\label{structLPC__GPIO__T_a292d7fd1269aebf1bf53d6df324319a3}
\hypertarget{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}{\index{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}!S\-E\-T@{S\-E\-T}}
\index{S\-E\-T@{S\-E\-T}!LPC_GPIO_T@{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T}}
\subsubsection[{S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T\-::\-S\-E\-T}}\label{structLPC__GPIO__T_aaafd15e2c4eb4665f7a546dfeea25954}
Offset 0x0018\-: Output Set register using F\-I\-O\-M\-A\-S\-K 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{gpio__17xx__40xx_8h}{gpio\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
