# RS-Decoder-
Designed a Reed-Solomon Decoder in Verilog with 95% error-correction accuracy, improving processing speed by 40%. Optimized RTL architecture, reducing hardware usage by 25% and uncorrected frame errors by 80%.
