<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_mig_7series_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_hdmi_tx_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_hdmi_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_smartconnect_1_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_smartconnect_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_riscv_0_axi_intc_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_microblaze_riscv_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_riscv_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_microblaze_riscv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_2_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_mdm_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_1_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vga_0_1_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_axi_vga_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_displayModule_0_0_synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/design_1_displayModule_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_hdmi_tx_0_0_synth_1"/>
		<Parent Id="design_1_smartconnect_1_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_riscv_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_microblaze_riscv_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_mdm_2_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_1_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_vga_0_1_synth_1"/>
		<Parent Id="design_1_displayModule_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_hdmi_tx_0_0_synth_1"/>
		<Parent Id="design_1_smartconnect_1_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_microblaze_riscv_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_microblaze_riscv_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_mdm_2_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_1_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_vga_0_1_synth_1"/>
		<Parent Id="design_1_displayModule_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

