|sim_beta
VGA_CLK <= VGA_SYNC:inst4.vga_clk
OSC_50 => clk_div_two:inst9.clock_50Mhz
OSC_50 => wr_memory:inst15.clk_d1
OSC_50 => square:inst1.clk_d1
OSC_50 => sim_logica_game:inst.clk
OSC_50 => register_bank:inst12.clk50
OSC_50 => keytest_h_v2:inst11.clk
OSC_50 => keypad_50_v2:inst8.clk
OSC_50 => start_game:inst22.clk
OSC_50 => protocol_rx:inst20.clk50
OSC_50 => rx_module2:inst19.clk
OSC_50 => gestor_game:inst6.clk
OSC_50 => timer_block:inst18.clk
OSC_50 => random_selector:inst13.clk
OSC_50 => Video_Memory:inst3.wrclock
OSC_50 => tx_module:inst17.clk
OSC_50 => protocol_tx:inst2.clk50
KEY[0] => clk_div_two:inst9.nrst
KEY[0] => square:inst1.nrst
KEY[0] => sim_logica_game:inst.nrst
KEY[0] => register_bank:inst12.nrst
KEY[0] => keytest_h_v2:inst11.nrst
KEY[0] => keypad_50_v2:inst8.nrst
KEY[0] => start_game:inst22.nrst
KEY[0] => protocol_rx:inst20.nrst
KEY[0] => rx_module2:inst19.nrst
KEY[0] => gestor_game:inst6.nrst
KEY[0] => timer_block:inst18.nrst
KEY[0] => random_selector:inst13.nrst
KEY[0] => wr_memory:inst15.nrst
KEY[0] => tx_module:inst17.nrst
KEY[0] => protocol_tx:inst2.nrst
COL[0] => keypad_50_v2:inst8.col[0]
COL[1] => keypad_50_v2:inst8.col[1]
COL[2] => keypad_50_v2:inst8.col[2]
COL[3] => keypad_50_v2:inst8.col[3]
UART_RXD => rx_module2:inst19.rx
VGA_HS <= VGA_SYNC:inst4.vga_hs
VGA_VS <= VGA_SYNC:inst4.vga_vs
VGA_BLANK <= VGA_SYNC:inst4.vga_blank
VGA_SYNC <= VGA_SYNC:inst4.vga_sync
UART_TXD <= tx_module:inst17.tx
HEX0[0] <= hex_disps:inst14.HEX0[0]
HEX0[1] <= hex_disps:inst14.HEX0[1]
HEX0[2] <= hex_disps:inst14.HEX0[2]
HEX0[3] <= hex_disps:inst14.HEX0[3]
HEX0[4] <= hex_disps:inst14.HEX0[4]
HEX0[5] <= hex_disps:inst14.HEX0[5]
HEX0[6] <= hex_disps:inst14.HEX0[6]
HEX1[0] <= hex_disps:inst14.HEX1[0]
HEX1[1] <= hex_disps:inst14.HEX1[1]
HEX1[2] <= hex_disps:inst14.HEX1[2]
HEX1[3] <= hex_disps:inst14.HEX1[3]
HEX1[4] <= hex_disps:inst14.HEX1[4]
HEX1[5] <= hex_disps:inst14.HEX1[5]
HEX1[6] <= hex_disps:inst14.HEX1[6]
HEX2[0] <= hex_disps:inst14.HEX2[0]
HEX2[1] <= hex_disps:inst14.HEX2[1]
HEX2[2] <= hex_disps:inst14.HEX2[2]
HEX2[3] <= hex_disps:inst14.HEX2[3]
HEX2[4] <= hex_disps:inst14.HEX2[4]
HEX2[5] <= hex_disps:inst14.HEX2[5]
HEX2[6] <= hex_disps:inst14.HEX2[6]
HEX3[0] <= hex_disps:inst14.HEX3[0]
HEX3[1] <= hex_disps:inst14.HEX3[1]
HEX3[2] <= hex_disps:inst14.HEX3[2]
HEX3[3] <= hex_disps:inst14.HEX3[3]
HEX3[4] <= hex_disps:inst14.HEX3[4]
HEX3[5] <= hex_disps:inst14.HEX3[5]
HEX3[6] <= hex_disps:inst14.HEX3[6]
HEX4[0] <= hex_disps:inst14.HEX4[0]
HEX4[1] <= hex_disps:inst14.HEX4[1]
HEX4[2] <= hex_disps:inst14.HEX4[2]
HEX4[3] <= hex_disps:inst14.HEX4[3]
HEX4[4] <= hex_disps:inst14.HEX4[4]
HEX4[5] <= hex_disps:inst14.HEX4[5]
HEX4[6] <= hex_disps:inst14.HEX4[6]
HEX5[0] <= hex_disps:inst14.HEX5[0]
HEX5[1] <= hex_disps:inst14.HEX5[1]
HEX5[2] <= hex_disps:inst14.HEX5[2]
HEX5[3] <= hex_disps:inst14.HEX5[3]
HEX5[4] <= hex_disps:inst14.HEX5[4]
HEX5[5] <= hex_disps:inst14.HEX5[5]
HEX5[6] <= hex_disps:inst14.HEX5[6]
HEX6[0] <= hex_disps:inst14.HEX6[0]
HEX6[1] <= hex_disps:inst14.HEX6[1]
HEX6[2] <= hex_disps:inst14.HEX6[2]
HEX6[3] <= hex_disps:inst14.HEX6[3]
HEX6[4] <= hex_disps:inst14.HEX6[4]
HEX6[5] <= hex_disps:inst14.HEX6[5]
HEX6[6] <= hex_disps:inst14.HEX6[6]
HEX7[0] <= hex_disps:inst14.HEX7[0]
HEX7[1] <= hex_disps:inst14.HEX7[1]
HEX7[2] <= hex_disps:inst14.HEX7[2]
HEX7[3] <= hex_disps:inst14.HEX7[3]
HEX7[4] <= hex_disps:inst14.HEX7[4]
HEX7[5] <= hex_disps:inst14.HEX7[5]
HEX7[6] <= hex_disps:inst14.HEX7[6]
LED_GREEN[0] <= start_game:inst22.PLAYING_LED
LED_GREEN[1] <= start_game:inst22.CONFIRMATION_LED
LED_GREEN[6] <= gestor_game:inst6.TIE
LED_GREEN[7] <= gestor_game:inst6.WIN
LED_RED[0] <= gestor_game:inst6.LOSE
ROW[0] <= keypad_50_v2:inst8.row[0]
ROW[1] <= keypad_50_v2:inst8.row[1]
ROW[2] <= keypad_50_v2:inst8.row[2]
ROW[3] <= keypad_50_v2:inst8.row[3]
VGA_B[0] <= VGA_SYNC:inst4.vga_b[0]
VGA_B[1] <= VGA_SYNC:inst4.vga_b[1]
VGA_B[2] <= VGA_SYNC:inst4.vga_b[2]
VGA_B[3] <= VGA_SYNC:inst4.vga_b[3]
VGA_B[4] <= VGA_SYNC:inst4.vga_b[4]
VGA_B[5] <= VGA_SYNC:inst4.vga_b[5]
VGA_B[6] <= VGA_SYNC:inst4.vga_b[6]
VGA_B[7] <= VGA_SYNC:inst4.vga_b[7]
VGA_B[8] <= VGA_SYNC:inst4.vga_b[8]
VGA_B[9] <= VGA_SYNC:inst4.vga_b[9]
VGA_G[0] <= VGA_SYNC:inst4.vga_g[0]
VGA_G[1] <= VGA_SYNC:inst4.vga_g[1]
VGA_G[2] <= VGA_SYNC:inst4.vga_g[2]
VGA_G[3] <= VGA_SYNC:inst4.vga_g[3]
VGA_G[4] <= VGA_SYNC:inst4.vga_g[4]
VGA_G[5] <= VGA_SYNC:inst4.vga_g[5]
VGA_G[6] <= VGA_SYNC:inst4.vga_g[6]
VGA_G[7] <= VGA_SYNC:inst4.vga_g[7]
VGA_G[8] <= VGA_SYNC:inst4.vga_g[8]
VGA_G[9] <= VGA_SYNC:inst4.vga_g[9]
VGA_R[0] <= VGA_SYNC:inst4.vga_r[0]
VGA_R[1] <= VGA_SYNC:inst4.vga_r[1]
VGA_R[2] <= VGA_SYNC:inst4.vga_r[2]
VGA_R[3] <= VGA_SYNC:inst4.vga_r[3]
VGA_R[4] <= VGA_SYNC:inst4.vga_r[4]
VGA_R[5] <= VGA_SYNC:inst4.vga_r[5]
VGA_R[6] <= VGA_SYNC:inst4.vga_r[6]
VGA_R[7] <= VGA_SYNC:inst4.vga_r[7]
VGA_R[8] <= VGA_SYNC:inst4.vga_r[8]
VGA_R[9] <= VGA_SYNC:inst4.vga_r[9]


|sim_beta|VGA_SYNC:inst4
clock_25Mhz => vga_g[0]~reg0.CLK
clock_25Mhz => vga_g[1]~reg0.CLK
clock_25Mhz => vga_g[2]~reg0.CLK
clock_25Mhz => vga_g[3]~reg0.CLK
clock_25Mhz => vga_g[4]~reg0.CLK
clock_25Mhz => vga_g[5]~reg0.CLK
clock_25Mhz => vga_g[6]~reg0.CLK
clock_25Mhz => vga_g[7]~reg0.CLK
clock_25Mhz => vga_g[8]~reg0.CLK
clock_25Mhz => vga_g[9]~reg0.CLK
clock_25Mhz => vga_b[0]~reg0.CLK
clock_25Mhz => vga_b[1]~reg0.CLK
clock_25Mhz => vga_b[2]~reg0.CLK
clock_25Mhz => vga_b[3]~reg0.CLK
clock_25Mhz => vga_b[4]~reg0.CLK
clock_25Mhz => vga_b[5]~reg0.CLK
clock_25Mhz => vga_b[6]~reg0.CLK
clock_25Mhz => vga_b[7]~reg0.CLK
clock_25Mhz => vga_b[8]~reg0.CLK
clock_25Mhz => vga_b[9]~reg0.CLK
clock_25Mhz => vga_r[0]~reg0.CLK
clock_25Mhz => vga_r[1]~reg0.CLK
clock_25Mhz => vga_r[2]~reg0.CLK
clock_25Mhz => vga_r[3]~reg0.CLK
clock_25Mhz => vga_r[4]~reg0.CLK
clock_25Mhz => vga_r[5]~reg0.CLK
clock_25Mhz => vga_r[6]~reg0.CLK
clock_25Mhz => vga_r[7]~reg0.CLK
clock_25Mhz => vga_r[8]~reg0.CLK
clock_25Mhz => vga_r[9]~reg0.CLK
clock_25Mhz => vga_vs~reg0.CLK
clock_25Mhz => vga_hs~reg0.CLK
clock_25Mhz => extra_out.CLK
clock_25Mhz => blue_out.CLK
clock_25Mhz => green_out.CLK
clock_25Mhz => red_out.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
clock_25Mhz => vga_clk.DATAIN
color_in[0] => blue_out.IN1
color_in[1] => green_out.IN1
color_in[2] => red_out.IN1
color_in[3] => extra_out.IN1
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= vga_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= vga_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= vga_g[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= vga_g[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= <VCC>
vga_sync <= video_on.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clock_25Mhz.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|clk_video:inst5
inclk => clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.inclk[0]
outclk <= clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.outclk


|sim_beta|clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|sim_beta|clk_div_two:inst9
clock_50Mhz => clk_int.CLK
nrst => clk_int.ACLR
clock_25MHz <= clk_int.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|Video_Memory:inst3
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdaddress[14] => altsyncram:altsyncram_component.address_b[14]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_q9l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q9l1:auto_generated.data_a[0]
data_a[1] => altsyncram_q9l1:auto_generated.data_a[1]
data_a[2] => altsyncram_q9l1:auto_generated.data_a[2]
data_a[3] => altsyncram_q9l1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
address_a[0] => altsyncram_q9l1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9l1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9l1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9l1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9l1:auto_generated.address_a[4]
address_a[5] => altsyncram_q9l1:auto_generated.address_a[5]
address_a[6] => altsyncram_q9l1:auto_generated.address_a[6]
address_a[7] => altsyncram_q9l1:auto_generated.address_a[7]
address_a[8] => altsyncram_q9l1:auto_generated.address_a[8]
address_a[9] => altsyncram_q9l1:auto_generated.address_a[9]
address_a[10] => altsyncram_q9l1:auto_generated.address_a[10]
address_a[11] => altsyncram_q9l1:auto_generated.address_a[11]
address_a[12] => altsyncram_q9l1:auto_generated.address_a[12]
address_a[13] => altsyncram_q9l1:auto_generated.address_a[13]
address_a[14] => altsyncram_q9l1:auto_generated.address_a[14]
address_b[0] => altsyncram_q9l1:auto_generated.address_b[0]
address_b[1] => altsyncram_q9l1:auto_generated.address_b[1]
address_b[2] => altsyncram_q9l1:auto_generated.address_b[2]
address_b[3] => altsyncram_q9l1:auto_generated.address_b[3]
address_b[4] => altsyncram_q9l1:auto_generated.address_b[4]
address_b[5] => altsyncram_q9l1:auto_generated.address_b[5]
address_b[6] => altsyncram_q9l1:auto_generated.address_b[6]
address_b[7] => altsyncram_q9l1:auto_generated.address_b[7]
address_b[8] => altsyncram_q9l1:auto_generated.address_b[8]
address_b[9] => altsyncram_q9l1:auto_generated.address_b[9]
address_b[10] => altsyncram_q9l1:auto_generated.address_b[10]
address_b[11] => altsyncram_q9l1:auto_generated.address_b[11]
address_b[12] => altsyncram_q9l1:auto_generated.address_b[12]
address_b[13] => altsyncram_q9l1:auto_generated.address_b[13]
address_b[14] => altsyncram_q9l1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9l1:auto_generated.clock0
clock1 => altsyncram_q9l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_b[0] <= altsyncram_q9l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_q9l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_q9l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_q9l1:auto_generated.q_b[3]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated
address_a[0] => altsyncram_cel1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cel1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cel1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cel1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cel1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cel1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cel1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cel1:altsyncram1.address_b[7]
address_a[8] => altsyncram_cel1:altsyncram1.address_b[8]
address_a[9] => altsyncram_cel1:altsyncram1.address_b[9]
address_a[10] => altsyncram_cel1:altsyncram1.address_b[10]
address_a[11] => altsyncram_cel1:altsyncram1.address_b[11]
address_a[12] => altsyncram_cel1:altsyncram1.address_b[12]
address_a[13] => altsyncram_cel1:altsyncram1.address_b[13]
address_a[14] => altsyncram_cel1:altsyncram1.address_b[14]
address_b[0] => altsyncram_cel1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cel1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cel1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cel1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cel1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cel1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cel1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cel1:altsyncram1.address_a[7]
address_b[8] => altsyncram_cel1:altsyncram1.address_a[8]
address_b[9] => altsyncram_cel1:altsyncram1.address_a[9]
address_b[10] => altsyncram_cel1:altsyncram1.address_a[10]
address_b[11] => altsyncram_cel1:altsyncram1.address_a[11]
address_b[12] => altsyncram_cel1:altsyncram1.address_a[12]
address_b[13] => altsyncram_cel1:altsyncram1.address_a[13]
address_b[14] => altsyncram_cel1:altsyncram1.address_a[14]
clock0 => altsyncram_cel1:altsyncram1.clock1
clock1 => altsyncram_cel1:altsyncram1.clock0
data_a[0] => altsyncram_cel1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cel1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cel1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cel1:altsyncram1.data_b[3]
q_b[0] <= altsyncram_cel1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cel1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cel1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cel1:altsyncram1.q_a[3]
wren_a => altsyncram_cel1:altsyncram1.clocken1
wren_a => altsyncram_cel1:altsyncram1.wren_b


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_9oa:decode4.data[0]
address_b[12] => decode_9oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_9oa:decode4.data[1]
address_b[13] => decode_9oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_9oa:decode4.data[2]
address_b[14] => decode_9oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a4.PORTADATAIN
data_a[0] => ram_block2a8.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[0] => ram_block2a20.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a28.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a5.PORTADATAIN
data_a[1] => ram_block2a9.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a17.PORTADATAIN
data_a[1] => ram_block2a21.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[1] => ram_block2a29.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a6.PORTADATAIN
data_a[2] => ram_block2a10.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a18.PORTADATAIN
data_a[2] => ram_block2a22.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[2] => ram_block2a30.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[3] => ram_block2a7.PORTADATAIN
data_a[3] => ram_block2a11.PORTADATAIN
data_a[3] => ram_block2a15.PORTADATAIN
data_a[3] => ram_block2a19.PORTADATAIN
data_a[3] => ram_block2a23.PORTADATAIN
data_a[3] => ram_block2a27.PORTADATAIN
data_a[3] => ram_block2a31.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a4.PORTBDATAIN
data_b[0] => ram_block2a8.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a16.PORTBDATAIN
data_b[0] => ram_block2a20.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a28.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a5.PORTBDATAIN
data_b[1] => ram_block2a9.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a17.PORTBDATAIN
data_b[1] => ram_block2a21.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[1] => ram_block2a29.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a6.PORTBDATAIN
data_b[2] => ram_block2a10.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a18.PORTBDATAIN
data_b[2] => ram_block2a22.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[2] => ram_block2a30.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[3] => ram_block2a7.PORTBDATAIN
data_b[3] => ram_block2a11.PORTBDATAIN
data_b[3] => ram_block2a15.PORTBDATAIN
data_b[3] => ram_block2a19.PORTBDATAIN
data_b[3] => ram_block2a23.PORTBDATAIN
data_b[3] => ram_block2a27.PORTBDATAIN
data_b[3] => ram_block2a31.PORTBDATAIN
q_a[0] <= mux_lib:mux5.result[0]
q_a[1] <= mux_lib:mux5.result[1]
q_a[2] <= mux_lib:mux5.result[2]
q_a[3] <= mux_lib:mux5.result[3]
q_b[0] <= mux_lib:mux6.result[0]
q_b[1] <= mux_lib:mux6.result[1]
q_b[2] <= mux_lib:mux6.result[2]
q_b[3] <= mux_lib:mux6.result[3]
wren_a => decode_9oa:decode3.enable
wren_b => decode_9oa:decode4.enable


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|decode_9oa:decode3
data[0] => w_anode465w[1].IN0
data[0] => w_anode482w[1].IN1
data[0] => w_anode492w[1].IN0
data[0] => w_anode502w[1].IN1
data[0] => w_anode512w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[1] => w_anode465w[2].IN0
data[1] => w_anode482w[2].IN0
data[1] => w_anode492w[2].IN1
data[1] => w_anode502w[2].IN1
data[1] => w_anode512w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[2] => w_anode465w[3].IN0
data[2] => w_anode482w[3].IN0
data[2] => w_anode492w[3].IN0
data[2] => w_anode502w[3].IN0
data[2] => w_anode512w[3].IN1
data[2] => w_anode522w[3].IN1
data[2] => w_anode532w[3].IN1
data[2] => w_anode542w[3].IN1
enable => w_anode465w[1].IN0
enable => w_anode482w[1].IN0
enable => w_anode492w[1].IN0
enable => w_anode502w[1].IN0
enable => w_anode512w[1].IN0
enable => w_anode522w[1].IN0
enable => w_anode532w[1].IN0
enable => w_anode542w[1].IN0
eq[0] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode482w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode492w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode502w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode532w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode542w[3].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|decode_9oa:decode4
data[0] => w_anode465w[1].IN0
data[0] => w_anode482w[1].IN1
data[0] => w_anode492w[1].IN0
data[0] => w_anode502w[1].IN1
data[0] => w_anode512w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[1] => w_anode465w[2].IN0
data[1] => w_anode482w[2].IN0
data[1] => w_anode492w[2].IN1
data[1] => w_anode502w[2].IN1
data[1] => w_anode512w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[2] => w_anode465w[3].IN0
data[2] => w_anode482w[3].IN0
data[2] => w_anode492w[3].IN0
data[2] => w_anode502w[3].IN0
data[2] => w_anode512w[3].IN1
data[2] => w_anode522w[3].IN1
data[2] => w_anode532w[3].IN1
data[2] => w_anode542w[3].IN1
enable => w_anode465w[1].IN0
enable => w_anode482w[1].IN0
enable => w_anode492w[1].IN0
enable => w_anode502w[1].IN0
enable => w_anode512w[1].IN0
enable => w_anode522w[1].IN0
enable => w_anode532w[1].IN0
enable => w_anode542w[1].IN0
eq[0] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode482w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode492w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode502w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode532w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode542w[3].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|decode_9oa:decode_a
data[0] => w_anode465w[1].IN0
data[0] => w_anode482w[1].IN1
data[0] => w_anode492w[1].IN0
data[0] => w_anode502w[1].IN1
data[0] => w_anode512w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[1] => w_anode465w[2].IN0
data[1] => w_anode482w[2].IN0
data[1] => w_anode492w[2].IN1
data[1] => w_anode502w[2].IN1
data[1] => w_anode512w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[2] => w_anode465w[3].IN0
data[2] => w_anode482w[3].IN0
data[2] => w_anode492w[3].IN0
data[2] => w_anode502w[3].IN0
data[2] => w_anode512w[3].IN1
data[2] => w_anode522w[3].IN1
data[2] => w_anode532w[3].IN1
data[2] => w_anode542w[3].IN1
enable => w_anode465w[1].IN0
enable => w_anode482w[1].IN0
enable => w_anode492w[1].IN0
enable => w_anode502w[1].IN0
enable => w_anode512w[1].IN0
enable => w_anode522w[1].IN0
enable => w_anode532w[1].IN0
enable => w_anode542w[1].IN0
eq[0] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode482w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode492w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode502w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode532w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode542w[3].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|decode_9oa:decode_b
data[0] => w_anode465w[1].IN0
data[0] => w_anode482w[1].IN1
data[0] => w_anode492w[1].IN0
data[0] => w_anode502w[1].IN1
data[0] => w_anode512w[1].IN0
data[0] => w_anode522w[1].IN1
data[0] => w_anode532w[1].IN0
data[0] => w_anode542w[1].IN1
data[1] => w_anode465w[2].IN0
data[1] => w_anode482w[2].IN0
data[1] => w_anode492w[2].IN1
data[1] => w_anode502w[2].IN1
data[1] => w_anode512w[2].IN0
data[1] => w_anode522w[2].IN0
data[1] => w_anode532w[2].IN1
data[1] => w_anode542w[2].IN1
data[2] => w_anode465w[3].IN0
data[2] => w_anode482w[3].IN0
data[2] => w_anode492w[3].IN0
data[2] => w_anode502w[3].IN0
data[2] => w_anode512w[3].IN1
data[2] => w_anode522w[3].IN1
data[2] => w_anode532w[3].IN1
data[2] => w_anode542w[3].IN1
enable => w_anode465w[1].IN0
enable => w_anode482w[1].IN0
enable => w_anode492w[1].IN0
enable => w_anode502w[1].IN0
enable => w_anode512w[1].IN0
enable => w_anode522w[1].IN0
enable => w_anode532w[1].IN0
enable => w_anode542w[1].IN0
eq[0] <= w_anode465w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode482w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode492w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode502w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode532w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode542w[3].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|sim_beta|Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|sim_beta|wr_memory:inst15
clk_d1 => data[0]~reg0.CLK
clk_d1 => data[1]~reg0.CLK
clk_d1 => data[2]~reg0.CLK
clk_d1 => data[3]~reg0.CLK
clk_d1 => address_t[0].CLK
clk_d1 => address_t[1].CLK
clk_d1 => address_t[2].CLK
clk_d1 => address_t[3].CLK
clk_d1 => address_t[4].CLK
clk_d1 => address_t[5].CLK
clk_d1 => address_t[6].CLK
clk_d1 => address_t[7].CLK
clk_d1 => address_t[8].CLK
clk_d1 => address_t[9].CLK
clk_d1 => address_t[10].CLK
clk_d1 => address_t[11].CLK
clk_d1 => address_t[12].CLK
clk_d1 => address_t[13].CLK
clk_d1 => address_t[14].CLK
clk_d1 => i[0].CLK
clk_d1 => i[1].CLK
clk_d1 => i[2].CLK
clk_d1 => i[3].CLK
clk_d1 => i[4].CLK
clk_d1 => j[0].CLK
clk_d1 => j[1].CLK
clk_d1 => j[2].CLK
clk_d1 => j[3].CLK
clk_d1 => j[4].CLK
clk_d1 => st_write~8.DATAIN
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
nrst => st_write~10.DATAIN
nrst => data[0]~reg0.ENA
nrst => j[4].ENA
nrst => j[3].ENA
nrst => j[2].ENA
nrst => j[1].ENA
nrst => j[0].ENA
nrst => i[4].ENA
nrst => i[3].ENA
nrst => i[2].ENA
nrst => i[1].ENA
nrst => i[0].ENA
nrst => address_t[14].ENA
nrst => address_t[13].ENA
nrst => address_t[12].ENA
nrst => address_t[11].ENA
nrst => address_t[10].ENA
nrst => address_t[9].ENA
nrst => address_t[8].ENA
nrst => address_t[7].ENA
nrst => address_t[6].ENA
nrst => address_t[5].ENA
nrst => address_t[4].ENA
nrst => address_t[3].ENA
nrst => address_t[2].ENA
nrst => address_t[1].ENA
nrst => address_t[0].ENA
nrst => data[3]~reg0.ENA
nrst => data[2]~reg0.ENA
nrst => data[1]~reg0.ENA
x_t[0] => address_t.DATAB
x_t[0] => Selector30.IN3
x_t[1] => address_t.DATAB
x_t[1] => Selector29.IN3
x_t[2] => address_t.DATAB
x_t[2] => Selector28.IN3
x_t[3] => address_t.DATAB
x_t[3] => Selector27.IN3
x_t[4] => address_t.DATAB
x_t[4] => Selector26.IN3
x_t[5] => address_t.DATAB
x_t[5] => Selector25.IN3
x_t[6] => address_t.DATAB
x_t[6] => Selector24.IN3
x_t[7] => address_t.DATAB
x_t[7] => Selector23.IN3
y_t[0] => Selector22.IN3
y_t[1] => Selector21.IN3
y_t[2] => Selector20.IN3
y_t[3] => Selector19.IN3
y_t[4] => Selector18.IN3
y_t[5] => Selector17.IN3
y_t[6] => Selector16.IN3
color_t[0] => data.DATAB
color_t[1] => data.DATAB
color_t[2] => data.DATAB
color_t[3] => data.DATAB
we <= we.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_memo[0] <= address_t[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= address_t[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= address_t[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= address_t[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= address_t[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= address_t[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= address_t[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= address_t[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= address_t[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= address_t[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= address_t[10].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= address_t[11].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= address_t[12].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= address_t[13].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= address_t[14].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|square:inst1
clk_d1 => LG15_INT[0].CLK
clk_d1 => LG15_INT[1].CLK
clk_d1 => LG15_INT[2].CLK
clk_d1 => LG15_INT[3].CLK
clk_d1 => LG14_INT[0].CLK
clk_d1 => LG14_INT[1].CLK
clk_d1 => LG14_INT[2].CLK
clk_d1 => LG14_INT[3].CLK
clk_d1 => LG13_INT[0].CLK
clk_d1 => LG13_INT[1].CLK
clk_d1 => LG13_INT[2].CLK
clk_d1 => LG13_INT[3].CLK
clk_d1 => LG12_INT[0].CLK
clk_d1 => LG12_INT[1].CLK
clk_d1 => LG12_INT[2].CLK
clk_d1 => LG12_INT[3].CLK
clk_d1 => LG11_INT[0].CLK
clk_d1 => LG11_INT[1].CLK
clk_d1 => LG11_INT[2].CLK
clk_d1 => LG11_INT[3].CLK
clk_d1 => LG10_INT[0].CLK
clk_d1 => LG10_INT[1].CLK
clk_d1 => LG10_INT[2].CLK
clk_d1 => LG10_INT[3].CLK
clk_d1 => LG9_INT[0].CLK
clk_d1 => LG9_INT[1].CLK
clk_d1 => LG9_INT[2].CLK
clk_d1 => LG9_INT[3].CLK
clk_d1 => LG8_INT[0].CLK
clk_d1 => LG8_INT[1].CLK
clk_d1 => LG8_INT[2].CLK
clk_d1 => LG8_INT[3].CLK
clk_d1 => LG7_INT[0].CLK
clk_d1 => LG7_INT[1].CLK
clk_d1 => LG7_INT[2].CLK
clk_d1 => LG7_INT[3].CLK
clk_d1 => LG6_INT[0].CLK
clk_d1 => LG6_INT[1].CLK
clk_d1 => LG6_INT[2].CLK
clk_d1 => LG6_INT[3].CLK
clk_d1 => LG5_INT[0].CLK
clk_d1 => LG5_INT[1].CLK
clk_d1 => LG5_INT[2].CLK
clk_d1 => LG5_INT[3].CLK
clk_d1 => LG4_INT[0].CLK
clk_d1 => LG4_INT[1].CLK
clk_d1 => LG4_INT[2].CLK
clk_d1 => LG4_INT[3].CLK
clk_d1 => LG3_INT[0].CLK
clk_d1 => LG3_INT[1].CLK
clk_d1 => LG3_INT[2].CLK
clk_d1 => LG3_INT[3].CLK
clk_d1 => LG2_INT[0].CLK
clk_d1 => LG2_INT[1].CLK
clk_d1 => LG2_INT[2].CLK
clk_d1 => LG2_INT[3].CLK
clk_d1 => LG1_INT[0].CLK
clk_d1 => LG1_INT[1].CLK
clk_d1 => LG1_INT[2].CLK
clk_d1 => LG1_INT[3].CLK
clk_d1 => color_t[0]~reg0.CLK
clk_d1 => color_t[1]~reg0.CLK
clk_d1 => color_t[2]~reg0.CLK
clk_d1 => color_t[3]~reg0.CLK
clk_d1 => LG0_INT[0].CLK
clk_d1 => LG0_INT[1].CLK
clk_d1 => LG0_INT[2].CLK
clk_d1 => LG0_INT[3].CLK
clk_d1 => y_t[0]~reg0.CLK
clk_d1 => y_t[1]~reg0.CLK
clk_d1 => y_t[2]~reg0.CLK
clk_d1 => y_t[3]~reg0.CLK
clk_d1 => y_t[4]~reg0.CLK
clk_d1 => y_t[5]~reg0.CLK
clk_d1 => y_t[6]~reg0.CLK
clk_d1 => x_t[0]~reg0.CLK
clk_d1 => x_t[1]~reg0.CLK
clk_d1 => x_t[2]~reg0.CLK
clk_d1 => x_t[3]~reg0.CLK
clk_d1 => x_t[4]~reg0.CLK
clk_d1 => x_t[5]~reg0.CLK
clk_d1 => x_t[6]~reg0.CLK
clk_d1 => x_t[7]~reg0.CLK
clk_d1 => st_square~50.DATAIN
nrst => st_square~52.DATAIN
nrst => x_t[7]~reg0.ENA
nrst => x_t[6]~reg0.ENA
nrst => x_t[5]~reg0.ENA
nrst => x_t[4]~reg0.ENA
nrst => x_t[3]~reg0.ENA
nrst => x_t[2]~reg0.ENA
nrst => x_t[1]~reg0.ENA
nrst => x_t[0]~reg0.ENA
nrst => y_t[6]~reg0.ENA
nrst => y_t[5]~reg0.ENA
nrst => y_t[4]~reg0.ENA
nrst => y_t[3]~reg0.ENA
nrst => y_t[2]~reg0.ENA
nrst => y_t[1]~reg0.ENA
nrst => y_t[0]~reg0.ENA
nrst => LG0_INT[3].ENA
nrst => LG0_INT[2].ENA
nrst => LG0_INT[1].ENA
nrst => LG0_INT[0].ENA
nrst => color_t[3]~reg0.ENA
nrst => color_t[2]~reg0.ENA
nrst => color_t[1]~reg0.ENA
nrst => color_t[0]~reg0.ENA
nrst => LG1_INT[3].ENA
nrst => LG1_INT[2].ENA
nrst => LG1_INT[1].ENA
nrst => LG1_INT[0].ENA
nrst => LG2_INT[3].ENA
nrst => LG2_INT[2].ENA
nrst => LG2_INT[1].ENA
nrst => LG2_INT[0].ENA
nrst => LG3_INT[3].ENA
nrst => LG3_INT[2].ENA
nrst => LG3_INT[1].ENA
nrst => LG3_INT[0].ENA
nrst => LG4_INT[3].ENA
nrst => LG4_INT[2].ENA
nrst => LG4_INT[1].ENA
nrst => LG4_INT[0].ENA
nrst => LG5_INT[3].ENA
nrst => LG5_INT[2].ENA
nrst => LG5_INT[1].ENA
nrst => LG5_INT[0].ENA
nrst => LG6_INT[3].ENA
nrst => LG6_INT[2].ENA
nrst => LG6_INT[1].ENA
nrst => LG6_INT[0].ENA
nrst => LG7_INT[3].ENA
nrst => LG7_INT[2].ENA
nrst => LG7_INT[1].ENA
nrst => LG7_INT[0].ENA
nrst => LG8_INT[3].ENA
nrst => LG8_INT[2].ENA
nrst => LG8_INT[1].ENA
nrst => LG8_INT[0].ENA
nrst => LG9_INT[3].ENA
nrst => LG9_INT[2].ENA
nrst => LG9_INT[1].ENA
nrst => LG9_INT[0].ENA
nrst => LG10_INT[3].ENA
nrst => LG10_INT[2].ENA
nrst => LG10_INT[1].ENA
nrst => LG10_INT[0].ENA
nrst => LG11_INT[3].ENA
nrst => LG11_INT[2].ENA
nrst => LG11_INT[1].ENA
nrst => LG11_INT[0].ENA
nrst => LG12_INT[3].ENA
nrst => LG12_INT[2].ENA
nrst => LG12_INT[1].ENA
nrst => LG12_INT[0].ENA
nrst => LG13_INT[3].ENA
nrst => LG13_INT[2].ENA
nrst => LG13_INT[1].ENA
nrst => LG13_INT[0].ENA
nrst => LG14_INT[3].ENA
nrst => LG14_INT[2].ENA
nrst => LG14_INT[1].ENA
nrst => LG14_INT[0].ENA
nrst => LG15_INT[3].ENA
nrst => LG15_INT[2].ENA
nrst => LG15_INT[1].ENA
nrst => LG15_INT[0].ENA
Sync[0] => count.OUTPUTSELECT
Sync[0] => process_0.IN1
Sync[0] => process_0.IN1
Sync[0] => process_0.IN1
Sync[0] => LG0_INT.OUTPUTSELECT
Sync[0] => LG0_INT.OUTPUTSELECT
Sync[0] => LG0_INT.OUTPUTSELECT
Sync[0] => LG0_INT.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => count.OUTPUTSELECT
Sync[1] => process_0.IN1
Sync[1] => process_0.IN1
Sync[1] => process_0.IN1
Sync[1] => LG1_INT.OUTPUTSELECT
Sync[1] => LG1_INT.OUTPUTSELECT
Sync[1] => LG1_INT.OUTPUTSELECT
Sync[1] => LG1_INT.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => count.OUTPUTSELECT
Sync[2] => process_0.IN1
Sync[2] => process_0.IN1
Sync[2] => process_0.IN1
Sync[2] => LG2_INT.OUTPUTSELECT
Sync[2] => LG2_INT.OUTPUTSELECT
Sync[2] => LG2_INT.OUTPUTSELECT
Sync[2] => LG2_INT.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => count.OUTPUTSELECT
Sync[3] => process_0.IN1
Sync[3] => process_0.IN1
Sync[3] => process_0.IN1
Sync[3] => LG3_INT.OUTPUTSELECT
Sync[3] => LG3_INT.OUTPUTSELECT
Sync[3] => LG3_INT.OUTPUTSELECT
Sync[3] => LG3_INT.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => count.OUTPUTSELECT
Sync[4] => process_0.IN1
Sync[4] => process_0.IN1
Sync[4] => process_0.IN1
Sync[4] => LG4_INT.OUTPUTSELECT
Sync[4] => LG4_INT.OUTPUTSELECT
Sync[4] => LG4_INT.OUTPUTSELECT
Sync[4] => LG4_INT.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => count.OUTPUTSELECT
Sync[5] => process_0.IN1
Sync[5] => process_0.IN1
Sync[5] => process_0.IN1
Sync[5] => LG5_INT.OUTPUTSELECT
Sync[5] => LG5_INT.OUTPUTSELECT
Sync[5] => LG5_INT.OUTPUTSELECT
Sync[5] => LG5_INT.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => count.OUTPUTSELECT
Sync[6] => process_0.IN1
Sync[6] => process_0.IN1
Sync[6] => process_0.IN1
Sync[6] => LG6_INT.OUTPUTSELECT
Sync[6] => LG6_INT.OUTPUTSELECT
Sync[6] => LG6_INT.OUTPUTSELECT
Sync[6] => LG6_INT.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => count.OUTPUTSELECT
Sync[7] => process_0.IN1
Sync[7] => process_0.IN1
Sync[7] => process_0.IN1
Sync[7] => LG7_INT.OUTPUTSELECT
Sync[7] => LG7_INT.OUTPUTSELECT
Sync[7] => LG7_INT.OUTPUTSELECT
Sync[7] => LG7_INT.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => count.OUTPUTSELECT
Sync[8] => process_0.IN1
Sync[8] => process_0.IN1
Sync[8] => process_0.IN1
Sync[8] => LG8_INT.OUTPUTSELECT
Sync[8] => LG8_INT.OUTPUTSELECT
Sync[8] => LG8_INT.OUTPUTSELECT
Sync[8] => LG8_INT.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => count.OUTPUTSELECT
Sync[9] => process_0.IN1
Sync[9] => process_0.IN1
Sync[9] => process_0.IN1
Sync[9] => LG9_INT.OUTPUTSELECT
Sync[9] => LG9_INT.OUTPUTSELECT
Sync[9] => LG9_INT.OUTPUTSELECT
Sync[9] => LG9_INT.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => count.OUTPUTSELECT
Sync[10] => process_0.IN1
Sync[10] => process_0.IN1
Sync[10] => process_0.IN1
Sync[10] => LG10_INT.OUTPUTSELECT
Sync[10] => LG10_INT.OUTPUTSELECT
Sync[10] => LG10_INT.OUTPUTSELECT
Sync[10] => LG10_INT.OUTPUTSELECT
Sync[11] => count.OUTPUTSELECT
Sync[11] => count.OUTPUTSELECT
Sync[11] => count.OUTPUTSELECT
Sync[11] => count.OUTPUTSELECT
Sync[11] => count.OUTPUTSELECT
Sync[11] => process_0.IN1
Sync[11] => process_0.IN1
Sync[11] => process_0.IN1
Sync[11] => LG11_INT.OUTPUTSELECT
Sync[11] => LG11_INT.OUTPUTSELECT
Sync[11] => LG11_INT.OUTPUTSELECT
Sync[11] => LG11_INT.OUTPUTSELECT
Sync[12] => count.OUTPUTSELECT
Sync[12] => count.OUTPUTSELECT
Sync[12] => count.OUTPUTSELECT
Sync[12] => count.OUTPUTSELECT
Sync[12] => process_0.IN1
Sync[12] => process_0.IN1
Sync[12] => process_0.IN1
Sync[12] => LG12_INT.OUTPUTSELECT
Sync[12] => LG12_INT.OUTPUTSELECT
Sync[12] => LG12_INT.OUTPUTSELECT
Sync[12] => LG12_INT.OUTPUTSELECT
Sync[13] => count.OUTPUTSELECT
Sync[13] => count.OUTPUTSELECT
Sync[13] => count.OUTPUTSELECT
Sync[13] => process_0.IN1
Sync[13] => process_0.IN1
Sync[13] => process_0.IN1
Sync[13] => LG13_INT.OUTPUTSELECT
Sync[13] => LG13_INT.OUTPUTSELECT
Sync[13] => LG13_INT.OUTPUTSELECT
Sync[13] => LG13_INT.OUTPUTSELECT
Sync[14] => count.OUTPUTSELECT
Sync[14] => count.OUTPUTSELECT
Sync[14] => process_0.IN1
Sync[14] => process_0.IN1
Sync[14] => process_0.IN1
Sync[14] => LG14_INT.OUTPUTSELECT
Sync[14] => LG14_INT.OUTPUTSELECT
Sync[14] => LG14_INT.OUTPUTSELECT
Sync[14] => LG14_INT.OUTPUTSELECT
Sync[15] => Add0.IN2
Sync[15] => count.DATAA
Sync[15] => process_0.IN1
Sync[15] => process_0.IN1
Sync[15] => process_0.IN1
Sync[15] => LG15_INT.OUTPUTSELECT
Sync[15] => LG15_INT.OUTPUTSELECT
Sync[15] => LG15_INT.OUTPUTSELECT
Sync[15] => LG15_INT.OUTPUTSELECT
Sync_value_card1[0] => LG0_INT.DATAB
Sync_value_card1[0] => LG1_INT.DATAB
Sync_value_card1[0] => LG2_INT.DATAB
Sync_value_card1[0] => LG3_INT.DATAB
Sync_value_card1[0] => LG4_INT.DATAB
Sync_value_card1[0] => LG5_INT.DATAB
Sync_value_card1[0] => LG6_INT.DATAB
Sync_value_card1[0] => LG7_INT.DATAB
Sync_value_card1[0] => LG8_INT.DATAB
Sync_value_card1[0] => LG9_INT.DATAB
Sync_value_card1[0] => LG10_INT.DATAB
Sync_value_card1[0] => LG11_INT.DATAB
Sync_value_card1[0] => LG12_INT.DATAB
Sync_value_card1[0] => LG13_INT.DATAB
Sync_value_card1[0] => LG14_INT.DATAB
Sync_value_card1[0] => LG15_INT.DATAB
Sync_value_card1[1] => LG0_INT.DATAB
Sync_value_card1[1] => LG1_INT.DATAB
Sync_value_card1[1] => LG2_INT.DATAB
Sync_value_card1[1] => LG3_INT.DATAB
Sync_value_card1[1] => LG4_INT.DATAB
Sync_value_card1[1] => LG5_INT.DATAB
Sync_value_card1[1] => LG6_INT.DATAB
Sync_value_card1[1] => LG7_INT.DATAB
Sync_value_card1[1] => LG8_INT.DATAB
Sync_value_card1[1] => LG9_INT.DATAB
Sync_value_card1[1] => LG10_INT.DATAB
Sync_value_card1[1] => LG11_INT.DATAB
Sync_value_card1[1] => LG12_INT.DATAB
Sync_value_card1[1] => LG13_INT.DATAB
Sync_value_card1[1] => LG14_INT.DATAB
Sync_value_card1[1] => LG15_INT.DATAB
Sync_value_card1[2] => LG0_INT.DATAB
Sync_value_card1[2] => LG1_INT.DATAB
Sync_value_card1[2] => LG2_INT.DATAB
Sync_value_card1[2] => LG3_INT.DATAB
Sync_value_card1[2] => LG4_INT.DATAB
Sync_value_card1[2] => LG5_INT.DATAB
Sync_value_card1[2] => LG6_INT.DATAB
Sync_value_card1[2] => LG7_INT.DATAB
Sync_value_card1[2] => LG8_INT.DATAB
Sync_value_card1[2] => LG9_INT.DATAB
Sync_value_card1[2] => LG10_INT.DATAB
Sync_value_card1[2] => LG11_INT.DATAB
Sync_value_card1[2] => LG12_INT.DATAB
Sync_value_card1[2] => LG13_INT.DATAB
Sync_value_card1[2] => LG14_INT.DATAB
Sync_value_card1[2] => LG15_INT.DATAB
Sync_value_card2[0] => LG0_INT.DATAB
Sync_value_card2[0] => LG1_INT.DATAB
Sync_value_card2[0] => LG2_INT.DATAB
Sync_value_card2[0] => LG3_INT.DATAB
Sync_value_card2[0] => LG4_INT.DATAB
Sync_value_card2[0] => LG5_INT.DATAB
Sync_value_card2[0] => LG6_INT.DATAB
Sync_value_card2[0] => LG7_INT.DATAB
Sync_value_card2[0] => LG8_INT.DATAB
Sync_value_card2[0] => LG9_INT.DATAB
Sync_value_card2[0] => LG10_INT.DATAB
Sync_value_card2[0] => LG11_INT.DATAB
Sync_value_card2[0] => LG12_INT.DATAB
Sync_value_card2[0] => LG13_INT.DATAB
Sync_value_card2[0] => LG14_INT.DATAB
Sync_value_card2[0] => LG15_INT.DATAB
Sync_value_card2[1] => LG0_INT.DATAB
Sync_value_card2[1] => LG1_INT.DATAB
Sync_value_card2[1] => LG2_INT.DATAB
Sync_value_card2[1] => LG3_INT.DATAB
Sync_value_card2[1] => LG4_INT.DATAB
Sync_value_card2[1] => LG5_INT.DATAB
Sync_value_card2[1] => LG6_INT.DATAB
Sync_value_card2[1] => LG7_INT.DATAB
Sync_value_card2[1] => LG8_INT.DATAB
Sync_value_card2[1] => LG9_INT.DATAB
Sync_value_card2[1] => LG10_INT.DATAB
Sync_value_card2[1] => LG11_INT.DATAB
Sync_value_card2[1] => LG12_INT.DATAB
Sync_value_card2[1] => LG13_INT.DATAB
Sync_value_card2[1] => LG14_INT.DATAB
Sync_value_card2[1] => LG15_INT.DATAB
Sync_value_card2[2] => LG0_INT.DATAB
Sync_value_card2[2] => LG1_INT.DATAB
Sync_value_card2[2] => LG2_INT.DATAB
Sync_value_card2[2] => LG3_INT.DATAB
Sync_value_card2[2] => LG4_INT.DATAB
Sync_value_card2[2] => LG5_INT.DATAB
Sync_value_card2[2] => LG6_INT.DATAB
Sync_value_card2[2] => LG7_INT.DATAB
Sync_value_card2[2] => LG8_INT.DATAB
Sync_value_card2[2] => LG9_INT.DATAB
Sync_value_card2[2] => LG10_INT.DATAB
Sync_value_card2[2] => LG11_INT.DATAB
Sync_value_card2[2] => LG12_INT.DATAB
Sync_value_card2[2] => LG13_INT.DATAB
Sync_value_card2[2] => LG14_INT.DATAB
Sync_value_card2[2] => LG15_INT.DATAB
x_t[0] <= x_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[1] <= x_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[2] <= x_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[3] <= x_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[4] <= x_t[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[5] <= x_t[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[6] <= x_t[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[7] <= x_t[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[0] <= y_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[1] <= y_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[2] <= y_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[3] <= y_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[4] <= y_t[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[5] <= y_t[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[6] <= y_t[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[0] <= color_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[1] <= color_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[2] <= color_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[3] <= color_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start <= start.DB_MAX_OUTPUT_PORT_TYPE
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
leds[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1].DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2].DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3].DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= leds[4].DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= leds[5].DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= leds[6].DB_MAX_OUTPUT_PORT_TYPE
leds[7] <= leds[7].DB_MAX_OUTPUT_PORT_TYPE
leds[8] <= leds[8].DB_MAX_OUTPUT_PORT_TYPE
leds[9] <= leds[9].DB_MAX_OUTPUT_PORT_TYPE
leds[10] <= leds[10].DB_MAX_OUTPUT_PORT_TYPE
leds[11] <= leds[11].DB_MAX_OUTPUT_PORT_TYPE
leds[12] <= leds[12].DB_MAX_OUTPUT_PORT_TYPE
leds[13] <= leds[13].DB_MAX_OUTPUT_PORT_TYPE
leds[14] <= leds[14].DB_MAX_OUTPUT_PORT_TYPE
leds[15] <= leds[15].DB_MAX_OUTPUT_PORT_TYPE
sweep <= sweep.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|sim_logica_game:inst
Incorrect <= Game_Module:inst2.Incorrect
clk => Game_Module:inst2.clk
clk => Boards_Memory:inst8.clk
clk => Board_status_Memory:inst4.clk
nrst => Game_Module:inst2.nrst
nrst => Boards_Memory:inst8.nrst
nrst => Board_status_Memory:inst4.nrst
correct <= Game_Module:inst2.correct
counter_taulell[0] => Boards_Memory:inst8.counter_taulell[0]
counter_taulell[0] => Game_Module:inst2.counter_taulell[0]
counter_taulell[1] => Boards_Memory:inst8.counter_taulell[1]
counter_taulell[1] => Game_Module:inst2.counter_taulell[1]
counter_taulell[2] => Boards_Memory:inst8.counter_taulell[2]
counter_taulell[2] => Game_Module:inst2.counter_taulell[2]
done => Game_Module:inst2.can_read
sweep => Game_Module:inst2.sweep
keycode[0] => Game_Module:inst2.keycode_in[0]
keycode[1] => Game_Module:inst2.keycode_in[1]
keycode[2] => Game_Module:inst2.keycode_in[2]
keycode[3] => Game_Module:inst2.keycode_in[3]
keycode[4] => Game_Module:inst2.keycode_in[4]
keycode[5] => Game_Module:inst2.keycode_in[5]
keycode[6] => Game_Module:inst2.keycode_in[6]
keycode[7] => Game_Module:inst2.keycode_in[7]
card[0] <= Boards_Memory:inst8.card[0]
card[1] <= Boards_Memory:inst8.card[1]
card[2] <= Boards_Memory:inst8.card[2]
new_card[0] <= Boards_Memory:inst8.new_card[0]
new_card[1] <= Boards_Memory:inst8.new_card[1]
new_card[2] <= Boards_Memory:inst8.new_card[2]
SYNC[0] <= Board_status_Memory:inst4.SYNC[0]
SYNC[1] <= Board_status_Memory:inst4.SYNC[1]
SYNC[2] <= Board_status_Memory:inst4.SYNC[2]
SYNC[3] <= Board_status_Memory:inst4.SYNC[3]
SYNC[4] <= Board_status_Memory:inst4.SYNC[4]
SYNC[5] <= Board_status_Memory:inst4.SYNC[5]
SYNC[6] <= Board_status_Memory:inst4.SYNC[6]
SYNC[7] <= Board_status_Memory:inst4.SYNC[7]
SYNC[8] <= Board_status_Memory:inst4.SYNC[8]
SYNC[9] <= Board_status_Memory:inst4.SYNC[9]
SYNC[10] <= Board_status_Memory:inst4.SYNC[10]
SYNC[11] <= Board_status_Memory:inst4.SYNC[11]
SYNC[12] <= Board_status_Memory:inst4.SYNC[12]
SYNC[13] <= Board_status_Memory:inst4.SYNC[13]
SYNC[14] <= Board_status_Memory:inst4.SYNC[14]
SYNC[15] <= Board_status_Memory:inst4.SYNC[15]
SYNC_value_c1[0] <= Board_status_Memory:inst4.SYNC_value_c1[0]
SYNC_value_c1[1] <= Board_status_Memory:inst4.SYNC_value_c1[1]
SYNC_value_c1[2] <= Board_status_Memory:inst4.SYNC_value_c1[2]
SYNC_value_c2[0] <= Board_status_Memory:inst4.SYNC_value_c2[0]
SYNC_value_c2[1] <= Board_status_Memory:inst4.SYNC_value_c2[1]
SYNC_value_c2[2] <= Board_status_Memory:inst4.SYNC_value_c2[2]


|sim_beta|sim_logica_game:inst|Game_Module:inst2
clk => keycode_int[0].CLK
clk => keycode_int[1].CLK
clk => keycode_int[2].CLK
clk => keycode_int[3].CLK
clk => keycode_int[4].CLK
clk => keycode_int[5].CLK
clk => keycode_int[6].CLK
clk => keycode_int[7].CLK
clk => card_2_int[0].CLK
clk => card_2_int[1].CLK
clk => card_2_int[2].CLK
clk => card_1_int[0].CLK
clk => card_1_int[1].CLK
clk => card_1_int[2].CLK
clk => keycode_out[0]~reg0.CLK
clk => keycode_out[1]~reg0.CLK
clk => keycode_out[2]~reg0.CLK
clk => keycode_out[3]~reg0.CLK
clk => keycode_out[4]~reg0.CLK
clk => keycode_out[5]~reg0.CLK
clk => keycode_out[6]~reg0.CLK
clk => keycode_out[7]~reg0.CLK
clk => consult~reg0.CLK
clk => correct~reg0.CLK
clk => Incorrect~reg0.CLK
clk => Card_2_sent~reg0.CLK
clk => Card_1_sent~reg0.CLK
clk => Hide~reg0.CLK
clk => current_state~11.DATAIN
nrst => keycode_int[0].ACLR
nrst => keycode_int[1].ACLR
nrst => keycode_int[2].ACLR
nrst => keycode_int[3].ACLR
nrst => keycode_int[4].ACLR
nrst => keycode_int[5].ACLR
nrst => keycode_int[6].ACLR
nrst => keycode_int[7].ACLR
nrst => card_2_int[0].ACLR
nrst => card_2_int[1].ACLR
nrst => card_2_int[2].ACLR
nrst => card_1_int[0].ACLR
nrst => card_1_int[1].ACLR
nrst => card_1_int[2].ACLR
nrst => keycode_out[0]~reg0.ACLR
nrst => keycode_out[1]~reg0.ACLR
nrst => keycode_out[2]~reg0.ACLR
nrst => keycode_out[3]~reg0.ACLR
nrst => keycode_out[4]~reg0.ACLR
nrst => keycode_out[5]~reg0.ACLR
nrst => keycode_out[6]~reg0.ACLR
nrst => keycode_out[7]~reg0.ACLR
nrst => consult~reg0.ACLR
nrst => correct~reg0.ACLR
nrst => Incorrect~reg0.ACLR
nrst => Card_2_sent~reg0.ACLR
nrst => Card_1_sent~reg0.ACLR
nrst => Hide~reg0.ACLR
nrst => current_state~13.DATAIN
read_card => card_1_int.OUTPUTSELECT
read_card => card_1_int.OUTPUTSELECT
read_card => card_1_int.OUTPUTSELECT
read_card => Card_1_sent.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_card => current_state.OUTPUTSELECT
read_new_card => card_2_int.OUTPUTSELECT
read_new_card => card_2_int.OUTPUTSELECT
read_new_card => card_2_int.OUTPUTSELECT
read_new_card => Card_2_sent.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
read_new_card => current_state.OUTPUTSELECT
keycode_in[0] => Equal0.IN15
keycode_in[0] => keycode_out.DATAB
keycode_in[0] => Equal1.IN7
keycode_in[0] => keycode_out.DATAB
keycode_in[1] => Equal0.IN14
keycode_in[1] => keycode_out.DATAB
keycode_in[1] => Equal1.IN6
keycode_in[1] => keycode_out.DATAB
keycode_in[2] => Equal0.IN13
keycode_in[2] => keycode_out.DATAB
keycode_in[2] => Equal1.IN5
keycode_in[2] => keycode_out.DATAB
keycode_in[3] => Equal0.IN12
keycode_in[3] => keycode_out.DATAB
keycode_in[3] => Equal1.IN4
keycode_in[3] => keycode_out.DATAB
keycode_in[4] => Equal0.IN11
keycode_in[4] => keycode_out.DATAB
keycode_in[4] => Equal1.IN3
keycode_in[4] => keycode_out.DATAB
keycode_in[5] => Equal0.IN10
keycode_in[5] => keycode_out.DATAB
keycode_in[5] => Equal1.IN2
keycode_in[5] => keycode_out.DATAB
keycode_in[6] => Equal0.IN9
keycode_in[6] => keycode_out.DATAB
keycode_in[6] => Equal1.IN1
keycode_in[6] => keycode_out.DATAB
keycode_in[7] => Equal0.IN8
keycode_in[7] => keycode_out.DATAB
keycode_in[7] => Equal1.IN0
keycode_in[7] => keycode_out.DATAB
can_read => process_0.IN1
can_read => process_0.IN1
keycode_out[0] <= keycode_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[1] <= keycode_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[2] <= keycode_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[3] <= keycode_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[4] <= keycode_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[5] <= keycode_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[6] <= keycode_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode_out[7] <= keycode_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_taulell[0] => ~NO_FANOUT~
counter_taulell[1] => ~NO_FANOUT~
counter_taulell[2] => ~NO_FANOUT~
consult <= consult~reg0.DB_MAX_OUTPUT_PORT_TYPE
card[0] => card_1_int.DATAB
card[1] => card_1_int.DATAB
card[2] => card_1_int.DATAB
new_card[0] => card_2_int.DATAB
new_card[1] => card_2_int.DATAB
new_card[2] => card_2_int.DATAB
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
sweep => current_state.OUTPUTSELECT
Hide <= Hide~reg0.DB_MAX_OUTPUT_PORT_TYPE
card_1[0] <= card_1_int[0].DB_MAX_OUTPUT_PORT_TYPE
card_1[1] <= card_1_int[1].DB_MAX_OUTPUT_PORT_TYPE
card_1[2] <= card_1_int[2].DB_MAX_OUTPUT_PORT_TYPE
card_2[0] <= card_2_int[0].DB_MAX_OUTPUT_PORT_TYPE
card_2[1] <= card_2_int[1].DB_MAX_OUTPUT_PORT_TYPE
card_2[2] <= card_2_int[2].DB_MAX_OUTPUT_PORT_TYPE
Card_1_sent <= Card_1_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
Card_2_sent <= Card_2_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
Incorrect <= Incorrect~reg0.DB_MAX_OUTPUT_PORT_TYPE
correct <= correct~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => current_state.OUTPUTSELECT
delay_done => Selector0.IN1


|sim_beta|sim_logica_game:inst|Boards_Memory:inst8
clk => keycode_anterior[0].CLK
clk => keycode_anterior[1].CLK
clk => keycode_anterior[2].CLK
clk => keycode_anterior[3].CLK
clk => keycode_anterior[4].CLK
clk => keycode_anterior[5].CLK
clk => keycode_anterior[6].CLK
clk => keycode_anterior[7].CLK
clk => current_counter_taulell[0].CLK
clk => current_counter_taulell[1].CLK
clk => current_counter_taulell[2].CLK
clk => col_int[0].CLK
clk => col_int[1].CLK
clk => col_int[2].CLK
clk => col_int[3].CLK
clk => row_int[0].CLK
clk => row_int[1].CLK
clk => row_int[2].CLK
clk => row_int[3].CLK
clk => read_new_card~reg0.CLK
clk => read_card~reg0.CLK
clk => new_card[0]~reg0.CLK
clk => new_card[1]~reg0.CLK
clk => new_card[2]~reg0.CLK
clk => card[0]~reg0.CLK
clk => card[1]~reg0.CLK
clk => card[2]~reg0.CLK
clk => col_2[0].CLK
clk => col_2[1].CLK
clk => col_2[2].CLK
clk => col_2[3].CLK
clk => col_2[4].CLK
clk => col_2[5].CLK
clk => col_2[6].CLK
clk => col_2[7].CLK
clk => col_2[8].CLK
clk => col_2[9].CLK
clk => col_2[10].CLK
clk => col_2[11].CLK
clk => col_2[12].CLK
clk => col_2[13].CLK
clk => col_2[14].CLK
clk => col_2[15].CLK
clk => col_2[16].CLK
clk => col_2[17].CLK
clk => col_2[18].CLK
clk => col_2[19].CLK
clk => col_2[20].CLK
clk => col_2[21].CLK
clk => col_2[22].CLK
clk => col_2[23].CLK
clk => col_2[24].CLK
clk => col_2[25].CLK
clk => col_2[26].CLK
clk => col_2[27].CLK
clk => col_2[28].CLK
clk => col_2[29].CLK
clk => col_2[30].CLK
clk => col_2[31].CLK
clk => row_2[0].CLK
clk => row_2[1].CLK
clk => row_2[2].CLK
clk => row_2[3].CLK
clk => row_2[4].CLK
clk => row_2[5].CLK
clk => row_2[6].CLK
clk => row_2[7].CLK
clk => row_2[8].CLK
clk => row_2[9].CLK
clk => row_2[10].CLK
clk => row_2[11].CLK
clk => row_2[12].CLK
clk => row_2[13].CLK
clk => row_2[14].CLK
clk => row_2[15].CLK
clk => row_2[16].CLK
clk => row_2[17].CLK
clk => row_2[18].CLK
clk => row_2[19].CLK
clk => row_2[20].CLK
clk => row_2[21].CLK
clk => row_2[22].CLK
clk => row_2[23].CLK
clk => row_2[24].CLK
clk => row_2[25].CLK
clk => row_2[26].CLK
clk => row_2[27].CLK
clk => row_2[28].CLK
clk => row_2[29].CLK
clk => row_2[30].CLK
clk => row_2[31].CLK
clk => current_state~8.DATAIN
nrst => read_new_card~reg0.ACLR
nrst => read_card~reg0.ACLR
nrst => new_card[0]~reg0.ACLR
nrst => new_card[1]~reg0.ACLR
nrst => new_card[2]~reg0.ACLR
nrst => card[0]~reg0.ACLR
nrst => card[1]~reg0.ACLR
nrst => card[2]~reg0.ACLR
nrst => col_2[0].ACLR
nrst => col_2[1].ACLR
nrst => col_2[2].ACLR
nrst => col_2[3].ACLR
nrst => col_2[4].ACLR
nrst => col_2[5].ACLR
nrst => col_2[6].ACLR
nrst => col_2[7].ACLR
nrst => col_2[8].ACLR
nrst => col_2[9].ACLR
nrst => col_2[10].ACLR
nrst => col_2[11].ACLR
nrst => col_2[12].ACLR
nrst => col_2[13].ACLR
nrst => col_2[14].ACLR
nrst => col_2[15].ACLR
nrst => col_2[16].ACLR
nrst => col_2[17].ACLR
nrst => col_2[18].ACLR
nrst => col_2[19].ACLR
nrst => col_2[20].ACLR
nrst => col_2[21].ACLR
nrst => col_2[22].ACLR
nrst => col_2[23].ACLR
nrst => col_2[24].ACLR
nrst => col_2[25].ACLR
nrst => col_2[26].ACLR
nrst => col_2[27].ACLR
nrst => col_2[28].ACLR
nrst => col_2[29].ACLR
nrst => col_2[30].ACLR
nrst => col_2[31].ACLR
nrst => row_2[0].ACLR
nrst => row_2[1].ACLR
nrst => row_2[2].ACLR
nrst => row_2[3].ACLR
nrst => row_2[4].ACLR
nrst => row_2[5].ACLR
nrst => row_2[6].ACLR
nrst => row_2[7].ACLR
nrst => row_2[8].ACLR
nrst => row_2[9].ACLR
nrst => row_2[10].ACLR
nrst => row_2[11].ACLR
nrst => row_2[12].ACLR
nrst => row_2[13].ACLR
nrst => row_2[14].ACLR
nrst => row_2[15].ACLR
nrst => row_2[16].ACLR
nrst => row_2[17].ACLR
nrst => row_2[18].ACLR
nrst => row_2[19].ACLR
nrst => row_2[20].ACLR
nrst => row_2[21].ACLR
nrst => row_2[22].ACLR
nrst => row_2[23].ACLR
nrst => row_2[24].ACLR
nrst => row_2[25].ACLR
nrst => row_2[26].ACLR
nrst => row_2[27].ACLR
nrst => row_2[28].ACLR
nrst => row_2[29].ACLR
nrst => row_2[30].ACLR
nrst => row_2[31].ACLR
nrst => current_state~10.DATAIN
nrst => keycode_anterior[0].ENA
nrst => row_int[3].ENA
nrst => row_int[2].ENA
nrst => row_int[1].ENA
nrst => row_int[0].ENA
nrst => col_int[3].ENA
nrst => col_int[2].ENA
nrst => col_int[1].ENA
nrst => col_int[0].ENA
nrst => current_counter_taulell[2].ENA
nrst => current_counter_taulell[1].ENA
nrst => current_counter_taulell[0].ENA
nrst => keycode_anterior[7].ENA
nrst => keycode_anterior[6].ENA
nrst => keycode_anterior[5].ENA
nrst => keycode_anterior[4].ENA
nrst => keycode_anterior[3].ENA
nrst => keycode_anterior[2].ENA
nrst => keycode_anterior[1].ENA
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
consult => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
incorrect => current_state.OUTPUTSELECT
keycode[0] => Equal0.IN15
keycode[0] => keycode_anterior.DATAB
keycode[0] => col_int.DATAB
keycode[0] => Equal3.IN7
keycode[0] => col_int.DATAB
keycode[1] => Equal0.IN14
keycode[1] => keycode_anterior.DATAB
keycode[1] => col_int.DATAB
keycode[1] => Equal3.IN6
keycode[1] => col_int.DATAB
keycode[2] => Equal0.IN13
keycode[2] => keycode_anterior.DATAB
keycode[2] => col_int.DATAB
keycode[2] => Equal3.IN5
keycode[2] => col_int.DATAB
keycode[3] => Equal0.IN12
keycode[3] => keycode_anterior.DATAB
keycode[3] => col_int.DATAB
keycode[3] => Equal3.IN4
keycode[3] => col_int.DATAB
keycode[4] => Equal0.IN11
keycode[4] => keycode_anterior.DATAB
keycode[4] => row_int.DATAB
keycode[4] => Equal3.IN3
keycode[4] => row_int.DATAB
keycode[5] => Equal0.IN10
keycode[5] => keycode_anterior.DATAB
keycode[5] => row_int.DATAB
keycode[5] => Equal3.IN2
keycode[5] => row_int.DATAB
keycode[6] => Equal0.IN9
keycode[6] => keycode_anterior.DATAB
keycode[6] => row_int.DATAB
keycode[6] => Equal3.IN1
keycode[6] => row_int.DATAB
keycode[7] => Equal0.IN8
keycode[7] => keycode_anterior.DATAB
keycode[7] => row_int.DATAB
keycode[7] => Equal3.IN0
keycode[7] => row_int.DATAB
counter_taulell[0] => current_counter_taulell.DATAB
counter_taulell[0] => Selector89.IN0
counter_taulell[1] => current_counter_taulell.DATAB
counter_taulell[1] => Selector88.IN0
counter_taulell[2] => current_counter_taulell.DATAB
counter_taulell[2] => Selector87.IN0
read_card <= read_card~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_new_card <= read_new_card~reg0.DB_MAX_OUTPUT_PORT_TYPE
card[0] <= card[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
card[1] <= card[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
card[2] <= card[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_card[0] <= new_card[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_card[1] <= new_card[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_card[2] <= new_card[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|sim_logica_game:inst|Board_status_Memory:inst4
clk => delay_counter[0].CLK
clk => delay_counter[1].CLK
clk => delay_counter[2].CLK
clk => delay_counter[3].CLK
clk => delay_counter[4].CLK
clk => delay_counter[5].CLK
clk => delay_counter[6].CLK
clk => delay_counter[7].CLK
clk => delay_counter[8].CLK
clk => delay_counter[9].CLK
clk => delay_counter[10].CLK
clk => delay_counter[11].CLK
clk => delay_counter[12].CLK
clk => delay_counter[13].CLK
clk => delay_counter[14].CLK
clk => delay_counter[15].CLK
clk => delay_counter[16].CLK
clk => delay_counter[17].CLK
clk => delay_counter[18].CLK
clk => delay_counter[19].CLK
clk => delay_counter[20].CLK
clk => delay_counter[21].CLK
clk => delay_counter[22].CLK
clk => delay_counter[23].CLK
clk => delay_counter[24].CLK
clk => delay_counter[25].CLK
clk => delay_counter[26].CLK
clk => Card_2_bit_position[0].CLK
clk => Card_2_bit_position[1].CLK
clk => Card_2_bit_position[2].CLK
clk => Card_2_bit_position[3].CLK
clk => Card_2_bit_position[4].CLK
clk => Card_1_bit_position[0].CLK
clk => Card_1_bit_position[1].CLK
clk => Card_1_bit_position[2].CLK
clk => Card_1_bit_position[3].CLK
clk => Card_1_bit_position[4].CLK
clk => delay_done~reg0.CLK
clk => SYNC_value_c2[0]~reg0.CLK
clk => SYNC_value_c2[1]~reg0.CLK
clk => SYNC_value_c2[2]~reg0.CLK
clk => SYNC_value_c1[0]~reg0.CLK
clk => SYNC_value_c1[1]~reg0.CLK
clk => SYNC_value_c1[2]~reg0.CLK
clk => SYNC[0]~reg0.CLK
clk => SYNC[1]~reg0.CLK
clk => SYNC[2]~reg0.CLK
clk => SYNC[3]~reg0.CLK
clk => SYNC[4]~reg0.CLK
clk => SYNC[5]~reg0.CLK
clk => SYNC[6]~reg0.CLK
clk => SYNC[7]~reg0.CLK
clk => SYNC[8]~reg0.CLK
clk => SYNC[9]~reg0.CLK
clk => SYNC[10]~reg0.CLK
clk => SYNC[11]~reg0.CLK
clk => SYNC[12]~reg0.CLK
clk => SYNC[13]~reg0.CLK
clk => SYNC[14]~reg0.CLK
clk => SYNC[15]~reg0.CLK
clk => Card_2_number[0].CLK
clk => Card_2_number[1].CLK
clk => Card_2_number[2].CLK
clk => Card_2_number[3].CLK
clk => Card_2_number[4].CLK
clk => Card_2_number[5].CLK
clk => Card_2_number[6].CLK
clk => Card_2_number[7].CLK
clk => Card_2_number[8].CLK
clk => Card_2_number[9].CLK
clk => Card_2_number[10].CLK
clk => Card_2_number[11].CLK
clk => Card_2_number[12].CLK
clk => Card_2_number[13].CLK
clk => Card_2_number[14].CLK
clk => Card_2_number[15].CLK
clk => Card_1_number[0].CLK
clk => Card_1_number[1].CLK
clk => Card_1_number[2].CLK
clk => Card_1_number[3].CLK
clk => Card_1_number[4].CLK
clk => Card_1_number[5].CLK
clk => Card_1_number[6].CLK
clk => Card_1_number[7].CLK
clk => Card_1_number[8].CLK
clk => Card_1_number[9].CLK
clk => Card_1_number[10].CLK
clk => Card_1_number[11].CLK
clk => Card_1_number[12].CLK
clk => Card_1_number[13].CLK
clk => Card_1_number[14].CLK
clk => Card_1_number[15].CLK
clk => hide_int.CLK
clk => current_state~10.DATAIN
nrst => current_state~12.DATAIN
nrst => delay_counter[0].ENA
nrst => hide_int.ENA
nrst => Card_1_number[15].ENA
nrst => Card_1_number[14].ENA
nrst => Card_1_number[13].ENA
nrst => Card_1_number[12].ENA
nrst => Card_1_number[11].ENA
nrst => Card_1_number[10].ENA
nrst => Card_1_number[9].ENA
nrst => Card_1_number[8].ENA
nrst => Card_1_number[7].ENA
nrst => Card_1_number[6].ENA
nrst => Card_1_number[5].ENA
nrst => Card_1_number[4].ENA
nrst => Card_1_number[3].ENA
nrst => Card_1_number[2].ENA
nrst => Card_1_number[1].ENA
nrst => Card_1_number[0].ENA
nrst => Card_2_number[15].ENA
nrst => Card_2_number[14].ENA
nrst => Card_2_number[13].ENA
nrst => Card_2_number[12].ENA
nrst => Card_2_number[11].ENA
nrst => Card_2_number[10].ENA
nrst => Card_2_number[9].ENA
nrst => Card_2_number[8].ENA
nrst => Card_2_number[7].ENA
nrst => Card_2_number[6].ENA
nrst => Card_2_number[5].ENA
nrst => Card_2_number[4].ENA
nrst => Card_2_number[3].ENA
nrst => Card_2_number[2].ENA
nrst => Card_2_number[1].ENA
nrst => Card_2_number[0].ENA
nrst => SYNC[15]~reg0.ENA
nrst => SYNC[14]~reg0.ENA
nrst => SYNC[13]~reg0.ENA
nrst => SYNC[12]~reg0.ENA
nrst => SYNC[11]~reg0.ENA
nrst => SYNC[10]~reg0.ENA
nrst => SYNC[9]~reg0.ENA
nrst => SYNC[8]~reg0.ENA
nrst => SYNC[7]~reg0.ENA
nrst => SYNC[6]~reg0.ENA
nrst => SYNC[5]~reg0.ENA
nrst => SYNC[4]~reg0.ENA
nrst => SYNC[3]~reg0.ENA
nrst => SYNC[2]~reg0.ENA
nrst => SYNC[1]~reg0.ENA
nrst => SYNC[0]~reg0.ENA
nrst => SYNC_value_c1[2]~reg0.ENA
nrst => SYNC_value_c1[1]~reg0.ENA
nrst => SYNC_value_c1[0]~reg0.ENA
nrst => SYNC_value_c2[2]~reg0.ENA
nrst => SYNC_value_c2[1]~reg0.ENA
nrst => SYNC_value_c2[0]~reg0.ENA
nrst => delay_done~reg0.ENA
nrst => Card_1_bit_position[4].ENA
nrst => Card_1_bit_position[3].ENA
nrst => Card_1_bit_position[2].ENA
nrst => Card_1_bit_position[1].ENA
nrst => Card_1_bit_position[0].ENA
nrst => Card_2_bit_position[4].ENA
nrst => Card_2_bit_position[3].ENA
nrst => Card_2_bit_position[2].ENA
nrst => Card_2_bit_position[1].ENA
nrst => Card_2_bit_position[0].ENA
nrst => delay_counter[26].ENA
nrst => delay_counter[25].ENA
nrst => delay_counter[24].ENA
nrst => delay_counter[23].ENA
nrst => delay_counter[22].ENA
nrst => delay_counter[21].ENA
nrst => delay_counter[20].ENA
nrst => delay_counter[19].ENA
nrst => delay_counter[18].ENA
nrst => delay_counter[17].ENA
nrst => delay_counter[16].ENA
nrst => delay_counter[15].ENA
nrst => delay_counter[14].ENA
nrst => delay_counter[13].ENA
nrst => delay_counter[12].ENA
nrst => delay_counter[11].ENA
nrst => delay_counter[10].ENA
nrst => delay_counter[9].ENA
nrst => delay_counter[8].ENA
nrst => delay_counter[7].ENA
nrst => delay_counter[6].ENA
nrst => delay_counter[5].ENA
nrst => delay_counter[4].ENA
nrst => delay_counter[3].ENA
nrst => delay_counter[2].ENA
nrst => delay_counter[1].ENA
Hide => hide_int.OUTPUTSELECT
correct => SYNC_value_c1.OUTPUTSELECT
correct => SYNC_value_c1.OUTPUTSELECT
correct => SYNC_value_c1.OUTPUTSELECT
correct => SYNC_value_c2.OUTPUTSELECT
correct => SYNC_value_c2.OUTPUTSELECT
correct => SYNC_value_c2.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
correct => current_state.OUTPUTSELECT
Card_1_sent => process_0.IN0
Card_2_sent => current_state.DATAA
Card_2_sent => process_0.IN1
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux0.IN255
Card_2_sent => current_state.DATAA
Card_2_sent => process_0.IN1
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux1.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux2.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux3.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux4.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux5.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux6.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux7.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux8.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux9.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux10.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux11.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux12.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux13.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux14.IN255
Card_2_sent => Card_2_number.OUTPUTSELECT
Card_2_sent => Mux15.IN255
Card_1[0] => SYNC_value_c1.DATAB
Card_1[1] => SYNC_value_c1.DATAB
Card_1[2] => SYNC_value_c1.DATAB
Card_2[0] => SYNC_value_c2.DATAB
Card_2[1] => SYNC_value_c2.DATAB
Card_2[2] => SYNC_value_c2.DATAB
keycode[0] => Mux0.IN263
keycode[0] => Mux1.IN263
keycode[0] => Mux2.IN263
keycode[0] => Mux3.IN263
keycode[0] => Mux4.IN263
keycode[0] => Mux5.IN263
keycode[0] => Mux6.IN263
keycode[0] => Mux7.IN263
keycode[0] => Mux8.IN263
keycode[0] => Mux9.IN263
keycode[0] => Mux10.IN263
keycode[0] => Mux11.IN263
keycode[0] => Mux12.IN263
keycode[0] => Mux13.IN263
keycode[0] => Mux14.IN263
keycode[0] => Mux15.IN263
keycode[0] => Mux16.IN23
keycode[0] => Mux17.IN23
keycode[0] => Mux18.IN23
keycode[0] => Mux19.IN23
keycode[0] => Mux20.IN23
keycode[0] => Mux21.IN23
keycode[0] => Mux22.IN23
keycode[0] => Mux23.IN23
keycode[0] => Mux24.IN23
keycode[0] => Mux25.IN23
keycode[0] => Mux26.IN23
keycode[0] => Mux27.IN23
keycode[0] => Mux28.IN23
keycode[0] => Mux29.IN23
keycode[0] => Mux30.IN23
keycode[0] => Mux31.IN23
keycode[0] => Equal0.IN15
keycode[0] => Equal1.IN15
keycode[0] => Equal2.IN15
keycode[0] => Equal3.IN15
keycode[0] => Equal4.IN15
keycode[0] => Equal5.IN15
keycode[0] => Equal6.IN15
keycode[0] => Equal7.IN15
keycode[0] => Equal8.IN15
keycode[0] => Equal9.IN15
keycode[0] => Equal10.IN15
keycode[0] => Equal11.IN15
keycode[0] => Equal12.IN15
keycode[0] => Equal13.IN15
keycode[0] => Equal14.IN15
keycode[0] => Equal15.IN15
keycode[0] => Mux32.IN263
keycode[0] => Mux33.IN263
keycode[0] => Mux34.IN263
keycode[0] => Mux35.IN263
keycode[0] => Mux36.IN263
keycode[0] => Mux37.IN263
keycode[0] => Mux38.IN263
keycode[0] => Mux39.IN263
keycode[0] => Mux40.IN263
keycode[0] => Mux41.IN263
keycode[0] => Mux42.IN263
keycode[0] => Mux43.IN263
keycode[0] => Mux44.IN263
keycode[0] => Mux45.IN263
keycode[0] => Mux46.IN263
keycode[0] => Mux47.IN263
keycode[1] => Mux0.IN262
keycode[1] => Mux1.IN262
keycode[1] => Mux2.IN262
keycode[1] => Mux3.IN262
keycode[1] => Mux4.IN262
keycode[1] => Mux5.IN262
keycode[1] => Mux6.IN262
keycode[1] => Mux7.IN262
keycode[1] => Mux8.IN262
keycode[1] => Mux9.IN262
keycode[1] => Mux10.IN262
keycode[1] => Mux11.IN262
keycode[1] => Mux12.IN262
keycode[1] => Mux13.IN262
keycode[1] => Mux14.IN262
keycode[1] => Mux15.IN262
keycode[1] => Mux16.IN22
keycode[1] => Mux17.IN22
keycode[1] => Mux18.IN22
keycode[1] => Mux19.IN22
keycode[1] => Mux20.IN22
keycode[1] => Mux21.IN22
keycode[1] => Mux22.IN22
keycode[1] => Mux23.IN22
keycode[1] => Mux24.IN22
keycode[1] => Mux25.IN22
keycode[1] => Mux26.IN22
keycode[1] => Mux27.IN22
keycode[1] => Mux28.IN22
keycode[1] => Mux29.IN22
keycode[1] => Mux30.IN22
keycode[1] => Mux31.IN22
keycode[1] => Equal0.IN14
keycode[1] => Equal1.IN14
keycode[1] => Equal2.IN14
keycode[1] => Equal3.IN14
keycode[1] => Equal4.IN14
keycode[1] => Equal5.IN14
keycode[1] => Equal6.IN14
keycode[1] => Equal7.IN14
keycode[1] => Equal8.IN14
keycode[1] => Equal9.IN14
keycode[1] => Equal10.IN14
keycode[1] => Equal11.IN14
keycode[1] => Equal12.IN14
keycode[1] => Equal13.IN14
keycode[1] => Equal14.IN14
keycode[1] => Equal15.IN14
keycode[1] => Mux32.IN262
keycode[1] => Mux33.IN262
keycode[1] => Mux34.IN262
keycode[1] => Mux35.IN262
keycode[1] => Mux36.IN262
keycode[1] => Mux37.IN262
keycode[1] => Mux38.IN262
keycode[1] => Mux39.IN262
keycode[1] => Mux40.IN262
keycode[1] => Mux41.IN262
keycode[1] => Mux42.IN262
keycode[1] => Mux43.IN262
keycode[1] => Mux44.IN262
keycode[1] => Mux45.IN262
keycode[1] => Mux46.IN262
keycode[1] => Mux47.IN262
keycode[2] => Mux0.IN261
keycode[2] => Mux1.IN261
keycode[2] => Mux2.IN261
keycode[2] => Mux3.IN261
keycode[2] => Mux4.IN261
keycode[2] => Mux5.IN261
keycode[2] => Mux6.IN261
keycode[2] => Mux7.IN261
keycode[2] => Mux8.IN261
keycode[2] => Mux9.IN261
keycode[2] => Mux10.IN261
keycode[2] => Mux11.IN261
keycode[2] => Mux12.IN261
keycode[2] => Mux13.IN261
keycode[2] => Mux14.IN261
keycode[2] => Mux15.IN261
keycode[2] => Mux16.IN21
keycode[2] => Mux17.IN21
keycode[2] => Mux18.IN21
keycode[2] => Mux19.IN21
keycode[2] => Mux20.IN21
keycode[2] => Mux21.IN21
keycode[2] => Mux22.IN21
keycode[2] => Mux23.IN21
keycode[2] => Mux24.IN21
keycode[2] => Mux25.IN21
keycode[2] => Mux26.IN21
keycode[2] => Mux27.IN21
keycode[2] => Mux28.IN21
keycode[2] => Mux29.IN21
keycode[2] => Mux30.IN21
keycode[2] => Mux31.IN21
keycode[2] => Equal0.IN13
keycode[2] => Equal1.IN13
keycode[2] => Equal2.IN13
keycode[2] => Equal3.IN13
keycode[2] => Equal4.IN13
keycode[2] => Equal5.IN13
keycode[2] => Equal6.IN13
keycode[2] => Equal7.IN13
keycode[2] => Equal8.IN13
keycode[2] => Equal9.IN13
keycode[2] => Equal10.IN13
keycode[2] => Equal11.IN13
keycode[2] => Equal12.IN13
keycode[2] => Equal13.IN13
keycode[2] => Equal14.IN13
keycode[2] => Equal15.IN13
keycode[2] => Mux32.IN261
keycode[2] => Mux33.IN261
keycode[2] => Mux34.IN261
keycode[2] => Mux35.IN261
keycode[2] => Mux36.IN261
keycode[2] => Mux37.IN261
keycode[2] => Mux38.IN261
keycode[2] => Mux39.IN261
keycode[2] => Mux40.IN261
keycode[2] => Mux41.IN261
keycode[2] => Mux42.IN261
keycode[2] => Mux43.IN261
keycode[2] => Mux44.IN261
keycode[2] => Mux45.IN261
keycode[2] => Mux46.IN261
keycode[2] => Mux47.IN261
keycode[3] => Mux0.IN260
keycode[3] => Mux1.IN260
keycode[3] => Mux2.IN260
keycode[3] => Mux3.IN260
keycode[3] => Mux4.IN260
keycode[3] => Mux5.IN260
keycode[3] => Mux6.IN260
keycode[3] => Mux7.IN260
keycode[3] => Mux8.IN260
keycode[3] => Mux9.IN260
keycode[3] => Mux10.IN260
keycode[3] => Mux11.IN260
keycode[3] => Mux12.IN260
keycode[3] => Mux13.IN260
keycode[3] => Mux14.IN260
keycode[3] => Mux15.IN260
keycode[3] => Mux16.IN20
keycode[3] => Mux17.IN20
keycode[3] => Mux18.IN20
keycode[3] => Mux19.IN20
keycode[3] => Mux20.IN20
keycode[3] => Mux21.IN20
keycode[3] => Mux22.IN20
keycode[3] => Mux23.IN20
keycode[3] => Mux24.IN20
keycode[3] => Mux25.IN20
keycode[3] => Mux26.IN20
keycode[3] => Mux27.IN20
keycode[3] => Mux28.IN20
keycode[3] => Mux29.IN20
keycode[3] => Mux30.IN20
keycode[3] => Mux31.IN20
keycode[3] => Equal0.IN12
keycode[3] => Equal1.IN12
keycode[3] => Equal2.IN12
keycode[3] => Equal3.IN12
keycode[3] => Equal4.IN12
keycode[3] => Equal5.IN12
keycode[3] => Equal6.IN12
keycode[3] => Equal7.IN12
keycode[3] => Equal8.IN12
keycode[3] => Equal9.IN12
keycode[3] => Equal10.IN12
keycode[3] => Equal11.IN12
keycode[3] => Equal12.IN12
keycode[3] => Equal13.IN12
keycode[3] => Equal14.IN12
keycode[3] => Equal15.IN12
keycode[3] => Mux32.IN260
keycode[3] => Mux33.IN260
keycode[3] => Mux34.IN260
keycode[3] => Mux35.IN260
keycode[3] => Mux36.IN260
keycode[3] => Mux37.IN260
keycode[3] => Mux38.IN260
keycode[3] => Mux39.IN260
keycode[3] => Mux40.IN260
keycode[3] => Mux41.IN260
keycode[3] => Mux42.IN260
keycode[3] => Mux43.IN260
keycode[3] => Mux44.IN260
keycode[3] => Mux45.IN260
keycode[3] => Mux46.IN260
keycode[3] => Mux47.IN260
keycode[4] => Mux0.IN259
keycode[4] => Mux1.IN259
keycode[4] => Mux2.IN259
keycode[4] => Mux3.IN259
keycode[4] => Mux4.IN259
keycode[4] => Mux5.IN259
keycode[4] => Mux6.IN259
keycode[4] => Mux7.IN259
keycode[4] => Mux8.IN259
keycode[4] => Mux9.IN259
keycode[4] => Mux10.IN259
keycode[4] => Mux11.IN259
keycode[4] => Mux12.IN259
keycode[4] => Mux13.IN259
keycode[4] => Mux14.IN259
keycode[4] => Mux15.IN259
keycode[4] => Mux16.IN19
keycode[4] => Mux17.IN19
keycode[4] => Mux18.IN19
keycode[4] => Mux19.IN19
keycode[4] => Mux20.IN19
keycode[4] => Mux21.IN19
keycode[4] => Mux22.IN19
keycode[4] => Mux23.IN19
keycode[4] => Mux24.IN19
keycode[4] => Mux25.IN19
keycode[4] => Mux26.IN19
keycode[4] => Mux27.IN19
keycode[4] => Mux28.IN19
keycode[4] => Mux29.IN19
keycode[4] => Mux30.IN19
keycode[4] => Mux31.IN19
keycode[4] => Equal0.IN11
keycode[4] => Equal1.IN11
keycode[4] => Equal2.IN11
keycode[4] => Equal3.IN11
keycode[4] => Equal4.IN11
keycode[4] => Equal5.IN11
keycode[4] => Equal6.IN11
keycode[4] => Equal7.IN11
keycode[4] => Equal8.IN11
keycode[4] => Equal9.IN11
keycode[4] => Equal10.IN11
keycode[4] => Equal11.IN11
keycode[4] => Equal12.IN11
keycode[4] => Equal13.IN11
keycode[4] => Equal14.IN11
keycode[4] => Equal15.IN11
keycode[4] => Mux32.IN259
keycode[4] => Mux33.IN259
keycode[4] => Mux34.IN259
keycode[4] => Mux35.IN259
keycode[4] => Mux36.IN259
keycode[4] => Mux37.IN259
keycode[4] => Mux38.IN259
keycode[4] => Mux39.IN259
keycode[4] => Mux40.IN259
keycode[4] => Mux41.IN259
keycode[4] => Mux42.IN259
keycode[4] => Mux43.IN259
keycode[4] => Mux44.IN259
keycode[4] => Mux45.IN259
keycode[4] => Mux46.IN259
keycode[4] => Mux47.IN259
keycode[5] => Mux0.IN258
keycode[5] => Mux1.IN258
keycode[5] => Mux2.IN258
keycode[5] => Mux3.IN258
keycode[5] => Mux4.IN258
keycode[5] => Mux5.IN258
keycode[5] => Mux6.IN258
keycode[5] => Mux7.IN258
keycode[5] => Mux8.IN258
keycode[5] => Mux9.IN258
keycode[5] => Mux10.IN258
keycode[5] => Mux11.IN258
keycode[5] => Mux12.IN258
keycode[5] => Mux13.IN258
keycode[5] => Mux14.IN258
keycode[5] => Mux15.IN258
keycode[5] => Mux16.IN18
keycode[5] => Mux17.IN18
keycode[5] => Mux18.IN18
keycode[5] => Mux19.IN18
keycode[5] => Mux20.IN18
keycode[5] => Mux21.IN18
keycode[5] => Mux22.IN18
keycode[5] => Mux23.IN18
keycode[5] => Mux24.IN18
keycode[5] => Mux25.IN18
keycode[5] => Mux26.IN18
keycode[5] => Mux27.IN18
keycode[5] => Mux28.IN18
keycode[5] => Mux29.IN18
keycode[5] => Mux30.IN18
keycode[5] => Mux31.IN18
keycode[5] => Equal0.IN10
keycode[5] => Equal1.IN10
keycode[5] => Equal2.IN10
keycode[5] => Equal3.IN10
keycode[5] => Equal4.IN10
keycode[5] => Equal5.IN10
keycode[5] => Equal6.IN10
keycode[5] => Equal7.IN10
keycode[5] => Equal8.IN10
keycode[5] => Equal9.IN10
keycode[5] => Equal10.IN10
keycode[5] => Equal11.IN10
keycode[5] => Equal12.IN10
keycode[5] => Equal13.IN10
keycode[5] => Equal14.IN10
keycode[5] => Equal15.IN10
keycode[5] => Mux32.IN258
keycode[5] => Mux33.IN258
keycode[5] => Mux34.IN258
keycode[5] => Mux35.IN258
keycode[5] => Mux36.IN258
keycode[5] => Mux37.IN258
keycode[5] => Mux38.IN258
keycode[5] => Mux39.IN258
keycode[5] => Mux40.IN258
keycode[5] => Mux41.IN258
keycode[5] => Mux42.IN258
keycode[5] => Mux43.IN258
keycode[5] => Mux44.IN258
keycode[5] => Mux45.IN258
keycode[5] => Mux46.IN258
keycode[5] => Mux47.IN258
keycode[6] => Mux0.IN257
keycode[6] => Mux1.IN257
keycode[6] => Mux2.IN257
keycode[6] => Mux3.IN257
keycode[6] => Mux4.IN257
keycode[6] => Mux5.IN257
keycode[6] => Mux6.IN257
keycode[6] => Mux7.IN257
keycode[6] => Mux8.IN257
keycode[6] => Mux9.IN257
keycode[6] => Mux10.IN257
keycode[6] => Mux11.IN257
keycode[6] => Mux12.IN257
keycode[6] => Mux13.IN257
keycode[6] => Mux14.IN257
keycode[6] => Mux15.IN257
keycode[6] => Mux16.IN17
keycode[6] => Mux17.IN17
keycode[6] => Mux18.IN17
keycode[6] => Mux19.IN17
keycode[6] => Mux20.IN17
keycode[6] => Mux21.IN17
keycode[6] => Mux22.IN17
keycode[6] => Mux23.IN17
keycode[6] => Mux24.IN17
keycode[6] => Mux25.IN17
keycode[6] => Mux26.IN17
keycode[6] => Mux27.IN17
keycode[6] => Mux28.IN17
keycode[6] => Mux29.IN17
keycode[6] => Mux30.IN17
keycode[6] => Mux31.IN17
keycode[6] => Equal0.IN9
keycode[6] => Equal1.IN9
keycode[6] => Equal2.IN9
keycode[6] => Equal3.IN9
keycode[6] => Equal4.IN9
keycode[6] => Equal5.IN9
keycode[6] => Equal6.IN9
keycode[6] => Equal7.IN9
keycode[6] => Equal8.IN9
keycode[6] => Equal9.IN9
keycode[6] => Equal10.IN9
keycode[6] => Equal11.IN9
keycode[6] => Equal12.IN9
keycode[6] => Equal13.IN9
keycode[6] => Equal14.IN9
keycode[6] => Equal15.IN9
keycode[6] => Mux32.IN257
keycode[6] => Mux33.IN257
keycode[6] => Mux34.IN257
keycode[6] => Mux35.IN257
keycode[6] => Mux36.IN257
keycode[6] => Mux37.IN257
keycode[6] => Mux38.IN257
keycode[6] => Mux39.IN257
keycode[6] => Mux40.IN257
keycode[6] => Mux41.IN257
keycode[6] => Mux42.IN257
keycode[6] => Mux43.IN257
keycode[6] => Mux44.IN257
keycode[6] => Mux45.IN257
keycode[6] => Mux46.IN257
keycode[6] => Mux47.IN257
keycode[7] => Mux0.IN256
keycode[7] => Mux1.IN256
keycode[7] => Mux2.IN256
keycode[7] => Mux3.IN256
keycode[7] => Mux4.IN256
keycode[7] => Mux5.IN256
keycode[7] => Mux6.IN256
keycode[7] => Mux7.IN256
keycode[7] => Mux8.IN256
keycode[7] => Mux9.IN256
keycode[7] => Mux10.IN256
keycode[7] => Mux11.IN256
keycode[7] => Mux12.IN256
keycode[7] => Mux13.IN256
keycode[7] => Mux14.IN256
keycode[7] => Mux15.IN256
keycode[7] => Mux16.IN16
keycode[7] => Mux17.IN16
keycode[7] => Mux18.IN16
keycode[7] => Mux19.IN16
keycode[7] => Mux20.IN16
keycode[7] => Mux21.IN16
keycode[7] => Mux22.IN16
keycode[7] => Mux23.IN16
keycode[7] => Mux24.IN16
keycode[7] => Mux25.IN16
keycode[7] => Mux26.IN16
keycode[7] => Mux27.IN16
keycode[7] => Mux28.IN16
keycode[7] => Mux29.IN16
keycode[7] => Mux30.IN16
keycode[7] => Mux31.IN16
keycode[7] => Equal0.IN8
keycode[7] => Equal1.IN8
keycode[7] => Equal2.IN8
keycode[7] => Equal3.IN8
keycode[7] => Equal4.IN8
keycode[7] => Equal5.IN8
keycode[7] => Equal6.IN8
keycode[7] => Equal7.IN8
keycode[7] => Equal8.IN8
keycode[7] => Equal9.IN8
keycode[7] => Equal10.IN8
keycode[7] => Equal11.IN8
keycode[7] => Equal12.IN8
keycode[7] => Equal13.IN8
keycode[7] => Equal14.IN8
keycode[7] => Equal15.IN8
keycode[7] => Mux32.IN256
keycode[7] => Mux33.IN256
keycode[7] => Mux34.IN256
keycode[7] => Mux35.IN256
keycode[7] => Mux36.IN256
keycode[7] => Mux37.IN256
keycode[7] => Mux38.IN256
keycode[7] => Mux39.IN256
keycode[7] => Mux40.IN256
keycode[7] => Mux41.IN256
keycode[7] => Mux42.IN256
keycode[7] => Mux43.IN256
keycode[7] => Mux44.IN256
keycode[7] => Mux45.IN256
keycode[7] => Mux46.IN256
keycode[7] => Mux47.IN256
SYNC[0] <= SYNC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[1] <= SYNC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[2] <= SYNC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[3] <= SYNC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[4] <= SYNC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[5] <= SYNC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[6] <= SYNC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[7] <= SYNC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[8] <= SYNC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[9] <= SYNC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[10] <= SYNC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[11] <= SYNC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[12] <= SYNC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[13] <= SYNC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[14] <= SYNC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC[15] <= SYNC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c1[0] <= SYNC_value_c1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c1[1] <= SYNC_value_c1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c1[2] <= SYNC_value_c1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c2[0] <= SYNC_value_c2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c2[1] <= SYNC_value_c2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC_value_c2[2] <= SYNC_value_c2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay_done <= delay_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|register_bank:inst12
clk50 => filxcol[0].CLK
clk50 => filxcol[1].CLK
clk50 => filxcol[2].CLK
clk50 => filxcol[3].CLK
clk50 => filxcol[4].CLK
clk50 => filxcol[5].CLK
clk50 => filxcol[6].CLK
clk50 => filxcol[7].CLK
clk50 => state~11.DATAIN
nrst => filxcol[0].ACLR
nrst => filxcol[1].ACLR
nrst => filxcol[2].ACLR
nrst => filxcol[3].ACLR
nrst => filxcol[4].ACLR
nrst => filxcol[5].ACLR
nrst => filxcol[6].ACLR
nrst => filxcol[7].ACLR
nrst => state~13.DATAIN
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => filxcol.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => state.OUTPUTSELECT
ast => Selector5.IN9
ast => Selector4.IN7
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => state.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
new_code => filxcol.OUTPUTSELECT
keycode[0] => filxcol.DATAB
keycode[0] => filxcol.DATAB
keycode[1] => filxcol.DATAB
keycode[1] => filxcol.DATAB
keycode[2] => filxcol.DATAB
keycode[2] => filxcol.DATAB
keycode[3] => filxcol.DATAB
keycode[3] => filxcol.DATAB
filxcol_def[0] <= filxcol[0].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[1] <= filxcol[1].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[2] <= filxcol[2].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[3] <= filxcol[3].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[4] <= filxcol[4].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[5] <= filxcol[5].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[6] <= filxcol[6].DB_MAX_OUTPUT_PORT_TYPE
filxcol_def[7] <= filxcol[7].DB_MAX_OUTPUT_PORT_TYPE
key_read <= key_read.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|keytest_h_v2:inst11
clk => new_code_int.CLK
clk => keycode_int[0].CLK
clk => keycode_int[1].CLK
clk => keycode_int[2].CLK
clk => keycode_int[3].CLK
nrst => new_code_int.ACLR
nrst => keycode_int[0].ACLR
nrst => keycode_int[1].ACLR
nrst => keycode_int[2].ACLR
nrst => keycode_int[3].ACLR
key => new_code_int.OUTPUTSELECT
key => keycode_int[3].ENA
key => keycode_int[2].ENA
key => keycode_int[1].ENA
key => keycode_int[0].ENA
bcd <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ast <= ast.DB_MAX_OUTPUT_PORT_TYPE
hash <= hash.DB_MAX_OUTPUT_PORT_TYPE
A <= A.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
D <= D.DB_MAX_OUTPUT_PORT_TYPE
new_code <= new_code_int.DB_MAX_OUTPUT_PORT_TYPE
code_read => new_code_int.OUTPUTSELECT
keycode_kt[0] => keycode_int[0].DATAIN
keycode_kt[1] => keycode_int[1].DATAIN
keycode_kt[2] => keycode_int[2].DATAIN
keycode_kt[3] => keycode_int[3].DATAIN
keycode[0] <= keycode_int[0].DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode_int[1].DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode_int[2].DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode_int[3].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|keypad_50_v2:inst8
clk => keycode[0]~reg0.CLK
clk => keycode[1]~reg0.CLK
clk => keycode[2]~reg0.CLK
clk => keycode[3]~reg0.CLK
clk => q_wait[0].CLK
clk => q_wait[1].CLK
clk => q_wait[2].CLK
clk => q_wait[3].CLK
clk => q_wait[4].CLK
clk => q_wait[5].CLK
clk => q_wait[6].CLK
clk => q_wait[7].CLK
clk => q_wait[8].CLK
clk => q_wait[9].CLK
clk => colq[0].CLK
clk => colq[1].CLK
clk => colq[2].CLK
clk => colq[3].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => current_state~10.DATAIN
nrst => regs[15][0].ACLR
nrst => regs[15][1].ACLR
nrst => regs[15][2].ACLR
nrst => regs[15][3].ACLR
nrst => regs[14][0].ACLR
nrst => regs[14][1].ACLR
nrst => regs[14][2].ACLR
nrst => regs[14][3].ACLR
nrst => regs[13][0].ACLR
nrst => regs[13][1].ACLR
nrst => regs[13][2].ACLR
nrst => regs[13][3].ACLR
nrst => regs[12][0].ACLR
nrst => regs[12][1].ACLR
nrst => regs[12][2].ACLR
nrst => regs[12][3].ACLR
nrst => regs[11][0].ACLR
nrst => regs[11][1].ACLR
nrst => regs[11][2].ACLR
nrst => regs[11][3].ACLR
nrst => regs[10][0].ACLR
nrst => regs[10][1].ACLR
nrst => regs[10][2].ACLR
nrst => regs[10][3].ACLR
nrst => regs[9][0].ACLR
nrst => regs[9][1].ACLR
nrst => regs[9][2].ACLR
nrst => regs[9][3].ACLR
nrst => regs[8][0].ACLR
nrst => regs[8][1].ACLR
nrst => regs[8][2].ACLR
nrst => regs[8][3].ACLR
nrst => regs[7][0].ACLR
nrst => regs[7][1].ACLR
nrst => regs[7][2].ACLR
nrst => regs[7][3].ACLR
nrst => regs[6][0].ACLR
nrst => regs[6][1].ACLR
nrst => regs[6][2].ACLR
nrst => regs[6][3].ACLR
nrst => regs[5][0].ACLR
nrst => regs[5][1].ACLR
nrst => regs[5][2].ACLR
nrst => regs[5][3].ACLR
nrst => regs[4][0].ACLR
nrst => regs[4][1].ACLR
nrst => regs[4][2].ACLR
nrst => regs[4][3].ACLR
nrst => regs[3][0].ACLR
nrst => regs[3][1].ACLR
nrst => regs[3][2].ACLR
nrst => regs[3][3].ACLR
nrst => regs[2][0].ACLR
nrst => regs[2][1].ACLR
nrst => regs[2][2].ACLR
nrst => regs[2][3].ACLR
nrst => regs[1][0].ACLR
nrst => regs[1][1].ACLR
nrst => regs[1][2].ACLR
nrst => regs[1][3].ACLR
nrst => regs[0][0].ACLR
nrst => regs[0][1].ACLR
nrst => regs[0][2].ACLR
nrst => regs[0][3].ACLR
nrst => q_wait[0].ACLR
nrst => q_wait[1].ACLR
nrst => q_wait[2].ACLR
nrst => q_wait[3].ACLR
nrst => q_wait[4].ACLR
nrst => q_wait[5].ACLR
nrst => q_wait[6].ACLR
nrst => q_wait[7].ACLR
nrst => q_wait[8].ACLR
nrst => q_wait[9].ACLR
nrst => current_state~12.DATAIN
nrst => colq[3].ENA
nrst => colq[2].ENA
nrst => colq[1].ENA
nrst => colq[0].ENA
nrst => keycode[3]~reg0.ENA
nrst => keycode[2]~reg0.ENA
nrst => keycode[1]~reg0.ENA
nrst => keycode[0]~reg0.ENA
key <= key.DB_MAX_OUTPUT_PORT_TYPE
keycode[0] <= keycode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
col[0] => regs[0][0].DATAIN
col[1] => regs[0][1].DATAIN
col[2] => regs[0][2].DATAIN
col[3] => regs[0][3].DATAIN


|sim_beta|start_game:inst22
clk => delay_counter[0].CLK
clk => delay_counter[1].CLK
clk => delay_counter[2].CLK
clk => delay_counter[3].CLK
clk => delay_counter[4].CLK
clk => delay_counter[5].CLK
clk => delay_counter[6].CLK
clk => delay_counter[7].CLK
clk => delay_counter[8].CLK
clk => delay_counter[9].CLK
clk => delay_counter[10].CLK
clk => delay_counter[11].CLK
clk => delay_counter[12].CLK
clk => delay_counter[13].CLK
clk => delay_counter[14].CLK
clk => delay_counter[15].CLK
clk => delay_counter[16].CLK
clk => delay_counter[17].CLK
clk => RDY~reg0.CLK
clk => state~12.DATAIN
nrst => state~14.DATAIN
nrst => RDY~reg0.ENA
nrst => delay_counter[17].ENA
nrst => delay_counter[16].ENA
nrst => delay_counter[15].ENA
nrst => delay_counter[14].ENA
nrst => delay_counter[13].ENA
nrst => delay_counter[12].ENA
nrst => delay_counter[11].ENA
nrst => delay_counter[10].ENA
nrst => delay_counter[9].ENA
nrst => delay_counter[8].ENA
nrst => delay_counter[7].ENA
nrst => delay_counter[6].ENA
nrst => delay_counter[5].ENA
nrst => delay_counter[4].ENA
nrst => delay_counter[3].ENA
nrst => delay_counter[2].ENA
nrst => delay_counter[1].ENA
nrst => delay_counter[0].ENA
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => state.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
hash_key => delay_counter.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
confirm => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
key_read <= key_read.DB_MAX_OUTPUT_PORT_TYPE
RDY <= RDY~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_game <= init_game.DB_MAX_OUTPUT_PORT_TYPE
acknow <= acknow.DB_MAX_OUTPUT_PORT_TYPE
PLAYING_LED <= PLAYING_LED.DB_MAX_OUTPUT_PORT_TYPE
CONFIRMATION_LED <= CONFIRMATION_LED.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|protocol_rx:inst20
clk50 => new_frame~reg0.CLK
clk50 => DT_RECEIVED~reg0.CLK
clk50 => DONE_RECEIVED~reg0.CLK
clk50 => RDY_RECEIVED~reg0.CLK
clk50 => num_pairs[0]~reg0.CLK
clk50 => num_pairs[1]~reg0.CLK
clk50 => num_pairs[2]~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => state~12.DATAIN
nrst => new_frame~reg0.ACLR
nrst => DT_RECEIVED~reg0.ACLR
nrst => DONE_RECEIVED~reg0.ACLR
nrst => RDY_RECEIVED~reg0.ACLR
nrst => state~14.DATAIN
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
nrst => num_pairs[2]~reg0.ENA
nrst => num_pairs[1]~reg0.ENA
nrst => num_pairs[0]~reg0.ENA
RDY_RECEIVED <= RDY_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
DONE_RECEIVED <= DONE_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
DT_RECEIVED <= DT_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] => frame_type.DATAB
rx_data[0] => num_pairs.DATAB
rx_data[1] => frame_type.DATAB
rx_data[1] => num_pairs.DATAB
rx_data[2] => frame_type.DATAB
rx_data[2] => num_pairs.DATAB
rx_data[3] => frame_type.DATAB
rx_data[4] => frame_type.DATAB
rx_data[5] => frame_type.DATAB
rx_data[6] => frame_type.DATAB
rx_data[7] => frame_type.DATAB
num_pairs[0] <= num_pairs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_pairs[1] <= num_pairs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_pairs[2] <= num_pairs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read <= data_read.DB_MAX_OUTPUT_PORT_TYPE
new_frame <= new_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
frame_read => RDY_RECEIVED.OUTPUTSELECT
frame_read => new_frame.OUTPUTSELECT
frame_read => DONE_RECEIVED.OUTPUTSELECT
frame_read => DT_RECEIVED.OUTPUTSELECT


|sim_beta|rx_module2:inst19
clk => rx_new_internal.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => rx_data_lost~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => baud[3].CLK
clk => baud[4].CLK
clk => baud[5].CLK
clk => baud[6].CLK
clk => baud[7].CLK
clk => baud[8].CLK
clk => baud[9].CLK
clk => baud[10].CLK
clk => baud[11].CLK
clk => baud[12].CLK
clk => state~5.DATAIN
nrst => rx_data_lost~reg0.ACLR
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => baud[3].ACLR
nrst => baud[4].ACLR
nrst => baud[5].ACLR
nrst => baud[6].ACLR
nrst => baud[7].ACLR
nrst => baud[8].ACLR
nrst => baud[9].ACLR
nrst => baud[10].ACLR
nrst => baud[11].ACLR
nrst => baud[12].ACLR
nrst => rx_new_internal.ACLR
nrst => state~7.DATAIN
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
nrst => bit_count[0].ENA
nrst => rx_data[7]~reg0.ENA
nrst => rx_data[6]~reg0.ENA
nrst => rx_data[5]~reg0.ENA
nrst => rx_data[4]~reg0.ENA
nrst => rx_data[3]~reg0.ENA
nrst => rx_data[2]~reg0.ENA
nrst => rx_data[1]~reg0.ENA
nrst => rx_data[0]~reg0.ENA
rx => state.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => state.DATAB
data_read => rx_new_internal.OUTPUTSELECT
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new <= rx_new_internal.DB_MAX_OUTPUT_PORT_TYPE
rx_data_lost <= rx_data_lost~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|gestor_game:inst6
clk => prev_correct.CLK
clk => num_pairs_in_fetch[0].CLK
clk => num_pairs_in_fetch[1].CLK
clk => num_pairs_in_fetch[2].CLK
clk => TX_DT~reg0.CLK
clk => delay_counter[0].CLK
clk => delay_counter[1].CLK
clk => delay_counter[2].CLK
clk => delay_counter[3].CLK
clk => delay_counter[4].CLK
clk => delay_counter[5].CLK
clk => delay_counter[6].CLK
clk => delay_counter[7].CLK
clk => delay_counter[8].CLK
clk => delay_counter[9].CLK
clk => delay_counter[10].CLK
clk => delay_counter[11].CLK
clk => delay_counter[12].CLK
clk => delay_counter[13].CLK
clk => delay_counter[14].CLK
clk => delay_counter[15].CLK
clk => delay_counter[16].CLK
clk => delay_counter[17].CLK
clk => delay_counter[18].CLK
clk => delay_counter[19].CLK
clk => delay_counter[20].CLK
clk => delay_counter[21].CLK
clk => delay_counter[22].CLK
clk => delay_counter[23].CLK
clk => delay_counter[24].CLK
clk => delay_counter[25].CLK
clk => delay_counter[26].CLK
clk => delay_counter[27].CLK
clk => num_pairs[0].CLK
clk => num_pairs[1].CLK
clk => num_pairs[2].CLK
clk => match_result[0]~reg0.CLK
clk => match_result[1]~reg0.CLK
clk => match_result[2]~reg0.CLK
clk => TIE~reg0.CLK
clk => WIN~reg0.CLK
clk => LOSE~reg0.CLK
clk => acknow~reg0.CLK
clk => TX_done~reg0.CLK
clk => counter_taulell_fetch[0].CLK
clk => counter_taulell_fetch[1].CLK
clk => counter_taulell_fetch[2].CLK
clk => stop_timer~reg0.CLK
clk => state~9.DATAIN
nrst => state~11.DATAIN
nrst => stop_timer~reg0.ENA
nrst => counter_taulell_fetch[2].ENA
nrst => counter_taulell_fetch[1].ENA
nrst => counter_taulell_fetch[0].ENA
nrst => TX_done~reg0.ENA
nrst => acknow~reg0.ENA
nrst => LOSE~reg0.ENA
nrst => WIN~reg0.ENA
nrst => TIE~reg0.ENA
nrst => match_result[2]~reg0.ENA
nrst => match_result[1]~reg0.ENA
nrst => match_result[0]~reg0.ENA
nrst => num_pairs[2].ENA
nrst => num_pairs[1].ENA
nrst => num_pairs[0].ENA
nrst => delay_counter[27].ENA
nrst => delay_counter[26].ENA
nrst => delay_counter[25].ENA
nrst => delay_counter[24].ENA
nrst => delay_counter[23].ENA
nrst => delay_counter[22].ENA
nrst => delay_counter[21].ENA
nrst => delay_counter[20].ENA
nrst => delay_counter[19].ENA
nrst => delay_counter[18].ENA
nrst => delay_counter[17].ENA
nrst => delay_counter[16].ENA
nrst => delay_counter[15].ENA
nrst => delay_counter[14].ENA
nrst => delay_counter[13].ENA
nrst => delay_counter[12].ENA
nrst => delay_counter[11].ENA
nrst => delay_counter[10].ENA
nrst => delay_counter[9].ENA
nrst => delay_counter[8].ENA
nrst => delay_counter[7].ENA
nrst => delay_counter[6].ENA
nrst => delay_counter[5].ENA
nrst => delay_counter[4].ENA
nrst => delay_counter[3].ENA
nrst => delay_counter[2].ENA
nrst => delay_counter[1].ENA
nrst => delay_counter[0].ENA
nrst => TX_DT~reg0.ENA
nrst => num_pairs_in_fetch[2].ENA
nrst => num_pairs_in_fetch[1].ENA
nrst => num_pairs_in_fetch[0].ENA
nrst => prev_correct.ENA
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
init_game => state.OUTPUTSELECT
correct => process_0.IN1
correct => prev_correct.DATAIN
DT_RECEIVED => num_pairs_in_fetch.OUTPUTSELECT
DT_RECEIVED => num_pairs_in_fetch.OUTPUTSELECT
DT_RECEIVED => num_pairs_in_fetch.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
DT_RECEIVED => state.OUTPUTSELECT
num_pairs_in[0] => num_pairs_in_fetch.DATAB
num_pairs_in[1] => num_pairs_in_fetch.DATAB
num_pairs_in[2] => num_pairs_in_fetch.DATAB
DONE_RECEIVED => match_result.OUTPUTSELECT
DONE_RECEIVED => match_result.OUTPUTSELECT
DONE_RECEIVED => match_result.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => state.OUTPUTSELECT
DONE_RECEIVED => acknow.OUTPUTSELECT
DONE_RECEIVED => LOSE.OUTPUTSELECT
ninety_sec => match_result.OUTPUTSELECT
ninety_sec => match_result.OUTPUTSELECT
ninety_sec => match_result.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => state.OUTPUTSELECT
ninety_sec => TX_DT.OUTPUTSELECT
ninety_sec => acknow.OUTPUTSELECT
ninety_sec => LOSE.OUTPUTSELECT
counter_taulell_in[0] => Selector3.IN2
counter_taulell_in[1] => Selector2.IN2
counter_taulell_in[2] => Selector1.IN2
counter_taulell_out[0] <= counter_taulell_fetch[0].DB_MAX_OUTPUT_PORT_TYPE
counter_taulell_out[1] <= counter_taulell_fetch[1].DB_MAX_OUTPUT_PORT_TYPE
counter_taulell_out[2] <= counter_taulell_fetch[2].DB_MAX_OUTPUT_PORT_TYPE
new_game <= new_game.DB_MAX_OUTPUT_PORT_TYPE
stop_timer <= stop_timer~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_DT <= TX_DT~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_done <= TX_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
acknow <= acknow~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_pairs_out[0] <= num_pairs[0].DB_MAX_OUTPUT_PORT_TYPE
num_pairs_out[1] <= num_pairs[1].DB_MAX_OUTPUT_PORT_TYPE
num_pairs_out[2] <= num_pairs[2].DB_MAX_OUTPUT_PORT_TYPE
match_result[0] <= match_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
match_result[1] <= match_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
match_result[2] <= match_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_game <= end_game.DB_MAX_OUTPUT_PORT_TYPE
TIE <= TIE~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN <= WIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOSE <= LOSE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|timer_block:inst18
clk => current_state.CLK
clk => stop_timer~reg0.CLK
nrst => current_state.ACLR
nrst => stop_timer~reg0.ACLR
stop_timer_player => current_state.OUTPUTSELECT
stop_timer_player => stop_timer.DATAA
init_game => current_state.OUTPUTSELECT
stop_timer <= stop_timer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|random_selector:inst13
clk => num_tauler[0]~reg0.CLK
clk => num_tauler[1]~reg0.CLK
clk => num_tauler[2]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
nrst => num_tauler[0]~reg0.ACLR
nrst => num_tauler[1]~reg0.ACLR
nrst => num_tauler[2]~reg0.ACLR
nrst => counter[0].ACLR
nrst => counter[1].ACLR
nrst => counter[2].ACLR
num_tauler[0] <= num_tauler[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_tauler[1] <= num_tauler[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_tauler[2] <= num_tauler[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|add_generator:inst7
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => adr_memo[8].DATAIN
pixel_row[3] => adr_memo[9].DATAIN
pixel_row[4] => adr_memo[10].DATAIN
pixel_row[5] => adr_memo[11].DATAIN
pixel_row[6] => adr_memo[12].DATAIN
pixel_row[7] => adr_memo[13].DATAIN
pixel_row[8] => adr_memo[14].DATAIN
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => adr_memo[0].DATAIN
pixel_column[3] => adr_memo[1].DATAIN
pixel_column[4] => adr_memo[2].DATAIN
pixel_column[5] => adr_memo[3].DATAIN
pixel_column[6] => adr_memo[4].DATAIN
pixel_column[7] => adr_memo[5].DATAIN
pixel_column[8] => adr_memo[6].DATAIN
pixel_column[9] => adr_memo[7].DATAIN
adr_memo[0] <= pixel_column[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= pixel_column[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= pixel_column[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= pixel_column[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= pixel_column[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= pixel_column[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= pixel_column[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= pixel_column[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= pixel_row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= pixel_row[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= pixel_row[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= pixel_row[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= pixel_row[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= pixel_row[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= pixel_row[8].DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|tx_module:inst17
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => tx_empty~reg0.CLK
clk => tx~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => baud[3].CLK
clk => baud[4].CLK
clk => baud[5].CLK
clk => baud[6].CLK
clk => baud[7].CLK
clk => baud[8].CLK
clk => baud[9].CLK
clk => baud[10].CLK
clk => baud[11].CLK
clk => baud[12].CLK
clk => state~5.DATAIN
nrst => tx_empty~reg0.PRESET
nrst => tx~reg0.PRESET
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => baud[3].ACLR
nrst => baud[4].ACLR
nrst => baud[5].ACLR
nrst => baud[6].ACLR
nrst => baud[7].ACLR
nrst => baud[8].ACLR
nrst => baud[9].ACLR
nrst => baud[10].ACLR
nrst => baud[11].ACLR
nrst => baud[12].ACLR
nrst => state~7.DATAIN
nrst => bit_count[0].ENA
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => tx_empty~reg0.DATAIN
tx_data[0] => Mux0.IN7
tx_data[1] => Mux0.IN6
tx_data[2] => Mux0.IN5
tx_data[3] => Mux0.IN4
tx_data[4] => Mux0.IN3
tx_data[5] => Mux0.IN2
tx_data[6] => Mux0.IN1
tx_data[7] => Mux0.IN0
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|protocol_tx:inst2
clk50 => tx_data[0]~reg0.CLK
clk50 => tx_data[1]~reg0.CLK
clk50 => tx_data[2]~reg0.CLK
clk50 => tx_data[3]~reg0.CLK
clk50 => tx_data[4]~reg0.CLK
clk50 => tx_data[5]~reg0.CLK
clk50 => tx_data[6]~reg0.CLK
clk50 => tx_data[7]~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => num_pairs_i[0].CLK
clk50 => num_pairs_i[1].CLK
clk50 => num_pairs_i[2].CLK
clk50 => ready_to_TX~reg0.CLK
clk50 => state~13.DATAIN
nrst => ready_to_TX~reg0.PRESET
nrst => state~15.DATAIN
nrst => num_pairs_i[2].ENA
nrst => num_pairs_i[1].ENA
nrst => num_pairs_i[0].ENA
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
nrst => tx_data[7]~reg0.ENA
nrst => tx_data[6]~reg0.ENA
nrst => tx_data[5]~reg0.ENA
nrst => tx_data[4]~reg0.ENA
nrst => tx_data[3]~reg0.ENA
nrst => tx_data[2]~reg0.ENA
nrst => tx_data[1]~reg0.ENA
nrst => tx_data[0]~reg0.ENA
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => num_pairs_i.OUTPUTSELECT
SEND_RDY => num_pairs_i.OUTPUTSELECT
SEND_RDY => num_pairs_i.OUTPUTSELECT
SEND_RDY => Selector1.IN5
SEND_DONE => state.OUTPUTSELECT
SEND_DONE => state.OUTPUTSELECT
SEND_DONE => state.DATAA
SEND_DONE => num_pairs_i.OUTPUTSELECT
SEND_DONE => num_pairs_i.OUTPUTSELECT
SEND_DONE => num_pairs_i.OUTPUTSELECT
SEND_DT => state.DATAA
SEND_DT => num_pairs_i.OUTPUTSELECT
SEND_DT => num_pairs_i.OUTPUTSELECT
SEND_DT => num_pairs_i.OUTPUTSELECT
SEND_DT => state.DATAA
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_pairs[0] => num_pairs_i.DATAB
num_pairs[1] => num_pairs_i.DATAB
num_pairs[2] => num_pairs_i.DATAB
ready_to_TX <= ready_to_TX~reg0.DB_MAX_OUTPUT_PORT_TYPE
send <= send.DB_MAX_OUTPUT_PORT_TYPE
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT


|sim_beta|hex_disps:inst14
filxcol[0] => BCD7seg:display0.num[0]
filxcol[1] => BCD7seg:display0.num[1]
filxcol[2] => BCD7seg:display0.num[2]
filxcol[3] => BCD7seg:display0.num[3]
filxcol[4] => BCD7seg:display2.num[0]
filxcol[5] => BCD7seg:display2.num[1]
filxcol[6] => BCD7seg:display2.num[2]
filxcol[7] => BCD7seg:display2.num[3]
HEX0[0] <= BCD7seg:display0.HEX[0]
HEX0[1] <= BCD7seg:display0.HEX[1]
HEX0[2] <= BCD7seg:display0.HEX[2]
HEX0[3] <= BCD7seg:display0.HEX[3]
HEX0[4] <= BCD7seg:display0.HEX[4]
HEX0[5] <= BCD7seg:display0.HEX[5]
HEX0[6] <= BCD7seg:display0.HEX[6]
HEX1[0] <= BCD7seg:display1.HEX[0]
HEX1[1] <= BCD7seg:display1.HEX[1]
HEX1[2] <= BCD7seg:display1.HEX[2]
HEX1[3] <= BCD7seg:display1.HEX[3]
HEX1[4] <= BCD7seg:display1.HEX[4]
HEX1[5] <= BCD7seg:display1.HEX[5]
HEX1[6] <= BCD7seg:display1.HEX[6]
HEX2[0] <= BCD7seg:display2.HEX[0]
HEX2[1] <= BCD7seg:display2.HEX[1]
HEX2[2] <= BCD7seg:display2.HEX[2]
HEX2[3] <= BCD7seg:display2.HEX[3]
HEX2[4] <= BCD7seg:display2.HEX[4]
HEX2[5] <= BCD7seg:display2.HEX[5]
HEX2[6] <= BCD7seg:display2.HEX[6]
HEX3[0] <= BCD7seg:display3.HEX[0]
HEX3[1] <= BCD7seg:display3.HEX[1]
HEX3[2] <= BCD7seg:display3.HEX[2]
HEX3[3] <= BCD7seg:display3.HEX[3]
HEX3[4] <= BCD7seg:display3.HEX[4]
HEX3[5] <= BCD7seg:display3.HEX[5]
HEX3[6] <= BCD7seg:display3.HEX[6]
HEX4[0] <= BCD7seg:display4.HEX[0]
HEX4[1] <= BCD7seg:display4.HEX[1]
HEX4[2] <= BCD7seg:display4.HEX[2]
HEX4[3] <= BCD7seg:display4.HEX[3]
HEX4[4] <= BCD7seg:display4.HEX[4]
HEX4[5] <= BCD7seg:display4.HEX[5]
HEX4[6] <= BCD7seg:display4.HEX[6]
HEX5[0] <= BCD7seg:display5.HEX[0]
HEX5[1] <= BCD7seg:display5.HEX[1]
HEX5[2] <= BCD7seg:display5.HEX[2]
HEX5[3] <= BCD7seg:display5.HEX[3]
HEX5[4] <= BCD7seg:display5.HEX[4]
HEX5[5] <= BCD7seg:display5.HEX[5]
HEX5[6] <= BCD7seg:display5.HEX[6]
HEX6[0] <= BCD7seg:display6.HEX[0]
HEX6[1] <= BCD7seg:display6.HEX[1]
HEX6[2] <= BCD7seg:display6.HEX[2]
HEX6[3] <= BCD7seg:display6.HEX[3]
HEX6[4] <= BCD7seg:display6.HEX[4]
HEX6[5] <= BCD7seg:display6.HEX[5]
HEX6[6] <= BCD7seg:display6.HEX[6]
HEX7[0] <= BCD7seg:display7.HEX[0]
HEX7[1] <= BCD7seg:display7.HEX[1]
HEX7[2] <= BCD7seg:display7.HEX[2]
HEX7[3] <= BCD7seg:display7.HEX[3]
HEX7[4] <= BCD7seg:display7.HEX[4]
HEX7[5] <= BCD7seg:display7.HEX[5]
HEX7[6] <= BCD7seg:display7.HEX[6]


|sim_beta|hex_disps:inst14|BCD7seg:display0
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display1
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display2
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display3
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display4
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display5
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display6
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|sim_beta|hex_disps:inst14|BCD7seg:display7
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


