{"top":"global.TestShiftRegister",
"namespaces":{
  "global":{
    "modules":{
      "Register":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "Register_comb_inst0":{
            "modref":"global.Register_comb"
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["self.I","Register_comb_inst0.I"],
          ["reg_P_inst0.in","Register_comb_inst0.O0"],
          ["self.O","Register_comb_inst0.O1"],
          ["reg_P_inst0.out","Register_comb_inst0.self_value_O"],
          ["self.CLK","reg_P_inst0.clk"]
        ]
      },
      "Register_comb":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["self_value_O",["Array",2,"BitIn"]],
          ["O0",["Array",2,"Bit"]],
          ["O1",["Array",2,"Bit"]]
        ]],
        "connections":[
          ["self.O0","self.I"],
          ["self.self_value_O","self.O1"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "Register_comb_inst0":{
            "modref":"global.Register_comb"
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h1"]}
          }
        },
        "connections":[
          ["self.I","Register_comb_inst0.I"],
          ["reg_P_inst0.in","Register_comb_inst0.O0"],
          ["self.O","Register_comb_inst0.O1"],
          ["reg_P_inst0.out","Register_comb_inst0.self_value_O"],
          ["self.CLK","reg_P_inst0.clk"]
        ]
      },
      "TestShiftRegister":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "Register_inst0":{
            "modref":"global.Register"
          },
          "Register_inst1":{
            "modref":"global.Register_unq1"
          },
          "TestShiftRegister_comb_inst0":{
            "modref":"global.TestShiftRegister_comb"
          }
        },
        "connections":[
          ["self.CLK","Register_inst0.CLK"],
          ["TestShiftRegister_comb_inst0.O0","Register_inst0.I"],
          ["TestShiftRegister_comb_inst0.self_x_O","Register_inst0.O"],
          ["self.CLK","Register_inst1.CLK"],
          ["TestShiftRegister_comb_inst0.O1","Register_inst1.I"],
          ["TestShiftRegister_comb_inst0.self_y_O","Register_inst1.O"],
          ["self.I","TestShiftRegister_comb_inst0.I"],
          ["self.O","TestShiftRegister_comb_inst0.O2"]
        ]
      },
      "TestShiftRegister_comb":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["self_x_O",["Array",2,"BitIn"]],
          ["self_y_O",["Array",2,"BitIn"]],
          ["O0",["Array",2,"Bit"]],
          ["O1",["Array",2,"Bit"]],
          ["O2",["Array",2,"Bit"]]
        ]],
        "connections":[
          ["self.O0","self.I"],
          ["self.self_x_O","self.O1"],
          ["self.self_y_O","self.O2"]
        ]
      }
    }
  }
}
}
