

================================================================
== Vitis HLS Report for 'unpack'
================================================================
* Date:           Fri Jan  9 19:34:45 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- unpack_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      29|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      90|    -|
|Register         |        -|    -|     143|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     143|     119|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_108_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_condition_146                  |       and|   0|  0|   1|           1|           1|
    |icmp_ln69_fu_102_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  29|          27|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|   11|         22|
    |ch0_in_blk_n                 |   9|          2|    1|          2|
    |ch1_in_blk_n                 |   9|          2|    1|          2|
    |ch2_in_blk_n                 |   9|          2|    1|          2|
    |ch3_in_blk_n                 |   9|          2|    1|          2|
    |i_fu_56                      |   9|          2|   11|         22|
    |real_start                   |   9|          2|    1|          2|
    |stream_compute_to_fft_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  90|         20|   30|         60|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_56                  |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_2_reg_173            |  32|   0|   32|          0|
    |tmp_3_reg_178            |  32|   0|   32|          0|
    |tmp_s_reg_163            |  32|   0|   32|          0|
    |trunc_ln73_reg_168       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 143|   0|  143|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|                 unpack|  return value|
|stream_compute_to_fft_dout            |   in|  128|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_num_data_valid  |   in|   13|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_fifo_cap        |   in|   13|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_empty_n         |   in|    1|     ap_fifo|  stream_compute_to_fft|       pointer|
|stream_compute_to_fft_read            |  out|    1|     ap_fifo|  stream_compute_to_fft|       pointer|
|ch0_in_din                            |  out|   32|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_num_data_valid                 |   in|    3|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_fifo_cap                       |   in|    3|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_full_n                         |   in|    1|     ap_fifo|                 ch0_in|       pointer|
|ch0_in_write                          |  out|    1|     ap_fifo|                 ch0_in|       pointer|
|ch1_in_din                            |  out|   32|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_num_data_valid                 |   in|    3|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_fifo_cap                       |   in|    3|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_full_n                         |   in|    1|     ap_fifo|                 ch1_in|       pointer|
|ch1_in_write                          |  out|    1|     ap_fifo|                 ch1_in|       pointer|
|ch2_in_din                            |  out|   32|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_num_data_valid                 |   in|    3|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_fifo_cap                       |   in|    3|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_full_n                         |   in|    1|     ap_fifo|                 ch2_in|       pointer|
|ch2_in_write                          |  out|    1|     ap_fifo|                 ch2_in|       pointer|
|ch3_in_din                            |  out|   32|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_num_data_valid                 |   in|    3|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_fifo_cap                       |   in|    3|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_full_n                         |   in|    1|     ap_fifo|                 ch3_in|       pointer|
|ch3_in_write                          |  out|    1|     ap_fifo|                 ch3_in|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_in, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch2_in, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch1_in, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch0_in, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln69 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 11 'store' 'store_ln69' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 12 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp_eq  i11 %i_3, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 14 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%i_4 = add i11 %i_3, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 15 'add' 'i_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc.split, void %for.end" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 16 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.41ns)   --->   "%stream_compute_to_fft_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:71]   --->   Operation 17 'read' 'stream_compute_to_fft_read' <Predicate = (!icmp_ln69)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 96, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:71]   --->   Operation 18 'partselect' 'tmp_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i128 %stream_compute_to_fft_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:73]   --->   Operation 19 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 32, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:74]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %stream_compute_to_fft_read, i32 64, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:75]   --->   Operation 21 'partselect' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln69 = store i11 %i_4, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 22 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:78]   --->   Operation 31 'ret' 'ret_ln78' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:70]   --->   Operation 23 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 25 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.40ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch0_in, i32 %trunc_ln73" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:73]   --->   Operation 26 'write' 'write_ln73' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (3.40ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch1_in, i32 %tmp_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:74]   --->   Operation 27 'write' 'write_ln74' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (3.40ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch2_in, i32 %tmp_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:75]   --->   Operation 28 'write' 'write_ln75' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (3.40ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ch3_in, i32 %tmp_s" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:76]   --->   Operation 29 'write' 'write_ln76' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69]   --->   Operation 30 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_compute_to_fft]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch0_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch1_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch2_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch3_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 010]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
specinterface_ln0          (specinterface    ) [ 000]
store_ln69                 (store            ) [ 000]
br_ln69                    (br               ) [ 000]
i_3                        (load             ) [ 000]
icmp_ln69                  (icmp             ) [ 010]
i_4                        (add              ) [ 000]
br_ln69                    (br               ) [ 000]
stream_compute_to_fft_read (read             ) [ 000]
tmp_s                      (partselect       ) [ 011]
trunc_ln73                 (trunc            ) [ 011]
tmp_2                      (partselect       ) [ 011]
tmp_3                      (partselect       ) [ 011]
store_ln69                 (store            ) [ 000]
specpipeline_ln70          (specpipeline     ) [ 000]
speclooptripcount_ln69     (speclooptripcount) [ 000]
specloopname_ln69          (specloopname     ) [ 000]
write_ln73                 (write            ) [ 000]
write_ln74                 (write            ) [ 000]
write_ln75                 (write            ) [ 000]
write_ln76                 (write            ) [ 000]
br_ln69                    (br               ) [ 000]
ret_ln78                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_compute_to_fft">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_compute_to_fft"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch0_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch0_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch1_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch1_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch2_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch2_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch3_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch3_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stream_compute_to_fft_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_compute_to_fft_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln73_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln74_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln75_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln76_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln69_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_3_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln69_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="0" index="3" bw="8" slack="0"/>
<pin id="119" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln73_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="7" slack="0"/>
<pin id="133" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln69_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="tmp_s_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="168" class="1005" name="trunc_ln73_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln73 "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_3_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="54" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="60" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="60" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="60" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="108" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="56" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="166"><net_src comp="114" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="171"><net_src comp="124" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="176"><net_src comp="128" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="181"><net_src comp="138" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_compute_to_fft | {}
	Port: ch0_in | {2 }
	Port: ch1_in | {2 }
	Port: ch2_in | {2 }
	Port: ch3_in | {2 }
 - Input state : 
	Port: unpack : stream_compute_to_fft | {1 }
  - Chain level:
	State 1
		store_ln69 : 1
		i_3 : 1
		icmp_ln69 : 2
		i_4 : 2
		br_ln69 : 3
		store_ln69 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln69_fu_102           |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|    add   |               i_4_fu_108              |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|   read   | stream_compute_to_fft_read_read_fu_60 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         write_ln73_write_fu_66        |    0    |    0    |
|   write  |         write_ln74_write_fu_73        |    0    |    0    |
|          |         write_ln75_write_fu_80        |    0    |    0    |
|          |         write_ln76_write_fu_87        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_s_fu_114             |    0    |    0    |
|partselect|              tmp_2_fu_128             |    0    |    0    |
|          |              tmp_3_fu_138             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln73_fu_124           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    22   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_153    |   11   |
|   tmp_2_reg_173  |   32   |
|   tmp_3_reg_178  |   32   |
|   tmp_s_reg_163  |   32   |
|trunc_ln73_reg_168|   32   |
+------------------+--------+
|       Total      |   139  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   139  |    -   |
+-----------+--------+--------+
|   Total   |   139  |   22   |
+-----------+--------+--------+
