{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677797571031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677797571032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 14:52:50 2023 " "Processing started: Thu Mar 02 14:52:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677797571032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677797571032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lot_counter -c lot_counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lot_counter -c lot_counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677797571032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677797571827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677797571827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_FSM " "Found entity 1: sensor_FSM" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/sensor_fsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/sensor_fsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_FSM_tb " "Found entity 1: sensor_FSM_tb" {  } { { "simulation/modelsim/sensor_FSM_tb.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/simulation/modelsim/sensor_FSM_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_ones.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_ones " "Found entity 1: BCD_ones" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_tens.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_tens.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_tens " "Found entity 1: BCD_tens" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/bcd_ones_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/bcd_ones_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_ones_tb " "Found entity 1: BCD_ones_tb" {  } { { "simulation/modelsim/BCD_ones_tb.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/simulation/modelsim/BCD_ones_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/bcd_tens_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/bcd_tens_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_tens_tb " "Found entity 1: BCD_tens_tb" {  } { { "simulation/modelsim/BCD_tens_tb.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/simulation/modelsim/BCD_tens_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ones Ones lot_counter.v(22) " "Verilog HDL Declaration information at lot_counter.v(22): object \"ones\" differs only in case from object \"Ones\" in the same scope" {  } { { "lot_counter.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1677797593231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tens Tens lot_counter.v(24) " "Verilog HDL Declaration information at lot_counter.v(24): object \"tens\" differs only in case from object \"Tens\" in the same scope" {  } { { "lot_counter.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1677797593231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lot_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_counter " "Found entity 1: lot_counter" {  } { { "lot_counter.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/seg_7.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/lot_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/lot_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_counter_tb " "Found entity 1: lot_counter_tb" {  } { { "simulation/modelsim/lot_counter_tb.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/simulation/modelsim/lot_counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677797593240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677797593240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lot_counter " "Elaborating entity \"lot_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677797593348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_FSM sensor_FSM:FSM " "Elaborating entity \"sensor_FSM\" for hierarchy \"sensor_FSM:FSM\"" {  } { { "lot_counter.v" "FSM" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677797593351 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leaving sensor_FSM.v(140) " "Verilog HDL Always Construct warning at sensor_FSM.v(140): variable \"leaving\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593357 "|lot_counter|sensor_FSM:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entering sensor_FSM.v(142) " "Verilog HDL Always Construct warning at sensor_FSM.v(142): variable \"entering\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593357 "|lot_counter|sensor_FSM:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decrement sensor_FSM.v(138) " "Verilog HDL Always Construct warning at sensor_FSM.v(138): inferring latch(es) for variable \"decrement\", which holds its previous value in one or more paths through the always construct" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677797593357 "|lot_counter|sensor_FSM:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment sensor_FSM.v(138) " "Verilog HDL Always Construct warning at sensor_FSM.v(138): inferring latch(es) for variable \"increment\", which holds its previous value in one or more paths through the always construct" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677797593357 "|lot_counter|sensor_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment sensor_FSM.v(138) " "Inferred latch for \"increment\" at sensor_FSM.v(138)" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593358 "|lot_counter|sensor_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrement sensor_FSM.v(138) " "Inferred latch for \"decrement\" at sensor_FSM.v(138)" {  } { { "sensor_FSM.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/sensor_FSM.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593358 "|lot_counter|sensor_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_ones BCD_ones:Ones " "Elaborating entity \"BCD_ones\" for hierarchy \"BCD_ones:Ones\"" {  } { { "lot_counter.v" "Ones" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677797593399 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_ones.v(54) " "Verilog HDL Always Construct warning at BCD_ones.v(54): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_ones.v(62) " "Verilog HDL Always Construct warning at BCD_ones.v(62): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_ones.v(62) " "Verilog HDL assignment warning at BCD_ones.v(62): truncated value with size 32 to match size of target (4)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_ones.v(68) " "Verilog HDL Always Construct warning at BCD_ones.v(68): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_ones.v(76) " "Verilog HDL Always Construct warning at BCD_ones.v(76): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_ones.v(76) " "Verilog HDL assignment warning at BCD_ones.v(76): truncated value with size 32 to match size of target (4)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677797593400 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_ones.v(82) " "Verilog HDL Always Construct warning at BCD_ones.v(82): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593401 "|lot_counter|BCD_ones:Ones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num BCD_ones.v(42) " "Verilog HDL Always Construct warning at BCD_ones.v(42): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677797593401 "|lot_counter|BCD_ones:Ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] BCD_ones.v(52) " "Inferred latch for \"num\[0\]\" at BCD_ones.v(52)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593401 "|lot_counter|BCD_ones:Ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] BCD_ones.v(52) " "Inferred latch for \"num\[1\]\" at BCD_ones.v(52)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593401 "|lot_counter|BCD_ones:Ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] BCD_ones.v(52) " "Inferred latch for \"num\[2\]\" at BCD_ones.v(52)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593401 "|lot_counter|BCD_ones:Ones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] BCD_ones.v(52) " "Inferred latch for \"num\[3\]\" at BCD_ones.v(52)" {  } { { "BCD_ones.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_ones.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593407 "|lot_counter|BCD_ones:Ones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_tens BCD_tens:Tens " "Elaborating entity \"BCD_tens\" for hierarchy \"BCD_tens:Tens\"" {  } { { "lot_counter.v" "Tens" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677797593409 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_tens.v(42) " "Verilog HDL Always Construct warning at BCD_tens.v(42): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593416 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_tens.v(45) " "Verilog HDL Always Construct warning at BCD_tens.v(45): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593416 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_tens.v(45) " "Verilog HDL assignment warning at BCD_tens.v(45): truncated value with size 32 to match size of target (4)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677797593416 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_tens.v(50) " "Verilog HDL Always Construct warning at BCD_tens.v(50): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593416 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_tens.v(53) " "Verilog HDL Always Construct warning at BCD_tens.v(53): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593417 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD_tens.v(53) " "Verilog HDL assignment warning at BCD_tens.v(53): truncated value with size 32 to match size of target (4)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1677797593417 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num BCD_tens.v(57) " "Verilog HDL Always Construct warning at BCD_tens.v(57): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1677797593417 "|lot_counter|BCD_tens:Tens"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num BCD_tens.v(32) " "Verilog HDL Always Construct warning at BCD_tens.v(32): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1677797593418 "|lot_counter|BCD_tens:Tens"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] BCD_tens.v(40) " "Inferred latch for \"num\[0\]\" at BCD_tens.v(40)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593418 "|lot_counter|BCD_tens:Tens"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] BCD_tens.v(40) " "Inferred latch for \"num\[1\]\" at BCD_tens.v(40)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593418 "|lot_counter|BCD_tens:Tens"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] BCD_tens.v(40) " "Inferred latch for \"num\[2\]\" at BCD_tens.v(40)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593418 "|lot_counter|BCD_tens:Tens"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] BCD_tens.v(40) " "Inferred latch for \"num\[3\]\" at BCD_tens.v(40)" {  } { { "BCD_tens.v" "" { Text "C:/Users/carib/CST 231/Midterm/Q2/BCD_tens.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1677797593418 "|lot_counter|BCD_tens:Tens"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:display_ones " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:display_ones\"" {  } { { "lot_counter.v" "display_ones" { Text "C:/Users/carib/CST 231/Midterm/Q2/lot_counter.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677797593419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carib/CST 231/Midterm/Q2/output_files/lot_counter.map.smsg " "Generated suppressed messages file C:/Users/carib/CST 231/Midterm/Q2/output_files/lot_counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1677797593621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677797593650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 14:53:13 2023 " "Processing ended: Thu Mar 02 14:53:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677797593650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677797593650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677797593650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677797593650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677797744004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677797744015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 14:55:43 2023 " "Processing started: Thu Mar 02 14:55:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677797744015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797744015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lot_counter -c lot_counter --netlist_type=sgate " "Command: quartus_npp lot_counter -c lot_counter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797744015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1677797744510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677797745548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 14:55:45 2023 " "Processing ended: Thu Mar 02 14:55:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677797745548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677797745548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677797745548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797745548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677797802110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677797802120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 14:56:41 2023 " "Processing started: Thu Mar 02 14:56:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677797802120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797802120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lot_counter -c lot_counter --netlist_type=sm_process " "Command: quartus_npp lot_counter -c lot_counter --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797802121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1677797802530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677797802567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 14:56:42 2023 " "Processing ended: Thu Mar 02 14:56:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677797802567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677797802567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677797802567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677797802567 ""}
