<profile>

<section name = "Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'" level="0">
<item name = "Date">Mon May 27 19:22:01 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">axi_port_fixed_point</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_9_1">6, 6, 3, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 174, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln9_fu_258_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln9_fu_252_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="or_ln14_fu_391_p2">or, 0, 0, 4, 4, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 3, 6</column>
<column name="i_fu_100">9, 2, 3, 6</column>
<column name="in_r_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_1_reg_418">3, 0, 3, 0</column>
<column name="i_1_reg_418_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="i_fu_100">3, 0, 3, 0</column>
<column name="tmp_1_reg_432">16, 0, 16, 0</column>
<column name="tmp_2_reg_437">16, 0, 16, 0</column>
<column name="tmp_3_reg_442">16, 0, 16, 0</column>
<column name="tmp_4_reg_447">16, 0, 16, 0</column>
<column name="tmp_5_reg_452">16, 0, 16, 0</column>
<column name="tmp_6_reg_457">16, 0, 16, 0</column>
<column name="tmp_7_reg_462">16, 0, 16, 0</column>
<column name="tmp_8_reg_467">16, 0, 16, 0</column>
<column name="tmp_9_reg_472">16, 0, 16, 0</column>
<column name="tmp_reg_427">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_9_1, return value</column>
<column name="m_axi_in_r_AWVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLEN">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WDATA">out, 256, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WSTRB">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WLAST">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLEN">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RDATA">in, 256, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RLAST">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RFIFONUM">in, 9, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BUSER">in, 1, m_axi, in_r, pointer</column>
<column name="sext_ln9">in, 59, ap_none, sext_ln9, scalar</column>
<column name="data_buf_address0">out, 4, ap_memory, data_buf, array</column>
<column name="data_buf_ce0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_we0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_d0">out, 16, ap_memory, data_buf, array</column>
<column name="data_buf_address1">out, 4, ap_memory, data_buf, array</column>
<column name="data_buf_ce1">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_we1">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_d1">out, 16, ap_memory, data_buf, array</column>
<column name="data_buf_1_address0">out, 4, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_ce0">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_we0">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_d0">out, 16, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_address1">out, 4, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_ce1">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_we1">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_d1">out, 16, ap_memory, data_buf_1, array</column>
<column name="data_buf_2_address0">out, 4, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_ce0">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_we0">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_d0">out, 16, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_address1">out, 4, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_ce1">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_we1">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_d1">out, 16, ap_memory, data_buf_2, array</column>
<column name="data_buf_3_address0">out, 4, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_ce0">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_we0">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_d0">out, 16, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_address1">out, 4, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_ce1">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_we1">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_d1">out, 16, ap_memory, data_buf_3, array</column>
<column name="data_buf_4_address0">out, 4, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_ce0">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_we0">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_d0">out, 16, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_address1">out, 4, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_ce1">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_we1">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_d1">out, 16, ap_memory, data_buf_4, array</column>
</table>
</item>
</section>
</profile>
