// Seed: 1394644031
module module_0 ();
  always @(posedge 1 or posedge id_1) $display;
  reg  id_2;
  wire id_3, id_4 = 1;
  wire id_5;
  final begin
    id_2 <= 1 - 1;
  end
  wand id_6 = 1'b0;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3
);
  always_latch begin
    id_0 = id_2;
  end
  uwire id_5 = id_3;
  module_0(); timeunit 1ps;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3
);
  supply1 id_5 = id_3;
  id_6(
      .id_0(1), .id_1(|1), .id_2(), .id_3(id_1), .id_4(id_5)
  );
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0();
endmodule
