-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_tx_pkg_arbiter_512_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_mem_read_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    s_axis_mem_read_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    s_axis_mem_read_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    s_axis_mem_read_data_internal_empty_n : IN STD_LOGIC;
    s_axis_mem_read_data_internal_read : OUT STD_LOGIC;
    tx_pkgInfoFifo_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    tx_pkgInfoFifo_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    tx_pkgInfoFifo_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    tx_pkgInfoFifo_empty_n : IN STD_LOGIC;
    tx_pkgInfoFifo_read : OUT STD_LOGIC;
    tx_rethMerge2rethShift_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    tx_rethMerge2rethShift_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rethMerge2rethShift_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rethMerge2rethShift_full_n : IN STD_LOGIC;
    tx_rethMerge2rethShift_write : OUT STD_LOGIC;
    tx_split2aethShift_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    tx_split2aethShift_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_split2aethShift_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_split2aethShift_full_n : IN STD_LOGIC;
    tx_split2aethShift_write : OUT STD_LOGIC;
    tx_rawPayFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    tx_rawPayFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rawPayFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rawPayFifo_full_n : IN STD_LOGIC;
    tx_rawPayFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_tx_pkg_arbiter_512_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_58_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op29_read_state1 : BOOLEAN;
    signal ap_predicate_op42_read_state1 : BOOLEAN;
    signal ap_predicate_op55_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_72_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op68_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_load_reg_244 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_reg_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op79_write_state2 : BOOLEAN;
    signal tmp_i_170_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op81_write_state2 : BOOLEAN;
    signal tmp_4_i_reg_262 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal wordCounter_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tx_pkgInfoFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal s_axis_mem_read_data_internal_blk_n : STD_LOGIC;
    signal tx_split2aethShift_blk_n : STD_LOGIC;
    signal tx_rethMerge2rethShift_blk_n : STD_LOGIC;
    signal tx_rawPayFifo_blk_n : STD_LOGIC;
    signal grp_fu_132_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal reg_142 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln1712_1_fu_230_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1709_fu_194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1712_1_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1712_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1712_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1712_fu_216_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                state <= select_ln1712_1_fu_230_p3;
            elsif ((((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_126_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_126_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (grp_fu_126_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                state <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    wordCounter_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                wordCounter_V <= ap_const_lv8_0;
            elsif ((((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                wordCounter_V <= grp_fu_115_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_142 <= grp_fu_132_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_load_reg_244 <= state;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_4_i_reg_262 <= grp_nbreadreq_fu_58_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_5_i_reg_248 <= grp_nbreadreq_fu_58_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_170_reg_255 <= grp_nbreadreq_fu_58_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_mem_read_data_internal_empty_n, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, tx_pkgInfoFifo_empty_n, ap_predicate_op68_read_state1, ap_done_reg, tx_rethMerge2rethShift_full_n, ap_predicate_op79_write_state2, tx_split2aethShift_full_n, ap_predicate_op81_write_state2, tx_rawPayFifo_full_n, ap_predicate_op83_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op68_read_state1 = ap_const_boolean_1) and (tx_pkgInfoFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op55_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (tx_rethMerge2rethShift_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state2 = ap_const_boolean_1) and (tx_rawPayFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (tx_split2aethShift_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_mem_read_data_internal_empty_n, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, tx_pkgInfoFifo_empty_n, ap_predicate_op68_read_state1, ap_done_reg, tx_rethMerge2rethShift_full_n, ap_predicate_op79_write_state2, tx_split2aethShift_full_n, ap_predicate_op81_write_state2, tx_rawPayFifo_full_n, ap_predicate_op83_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op68_read_state1 = ap_const_boolean_1) and (tx_pkgInfoFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op55_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (tx_rethMerge2rethShift_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state2 = ap_const_boolean_1) and (tx_rawPayFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (tx_split2aethShift_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_mem_read_data_internal_empty_n, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, tx_pkgInfoFifo_empty_n, ap_predicate_op68_read_state1, ap_done_reg, tx_rethMerge2rethShift_full_n, ap_predicate_op79_write_state2, tx_split2aethShift_full_n, ap_predicate_op81_write_state2, tx_rawPayFifo_full_n, ap_predicate_op83_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op68_read_state1 = ap_const_boolean_1) and (tx_pkgInfoFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op55_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (tx_rethMerge2rethShift_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state2 = ap_const_boolean_1) and (tx_rawPayFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (tx_split2aethShift_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(s_axis_mem_read_data_internal_empty_n, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, tx_pkgInfoFifo_empty_n, ap_predicate_op68_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op68_read_state1 = ap_const_boolean_1) and (tx_pkgInfoFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op55_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)) or ((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (s_axis_mem_read_data_internal_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_rethMerge2rethShift_full_n, ap_predicate_op79_write_state2, tx_split2aethShift_full_n, ap_predicate_op81_write_state2, tx_rawPayFifo_full_n, ap_predicate_op83_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (tx_rethMerge2rethShift_full_n = ap_const_logic_0)) or ((ap_predicate_op83_write_state2 = ap_const_boolean_1) and (tx_rawPayFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (tx_split2aethShift_full_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op29_read_state1_assign_proc : process(grp_nbreadreq_fu_58_p3, state)
    begin
                ap_predicate_op29_read_state1 <= ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_2));
    end process;


    ap_predicate_op42_read_state1_assign_proc : process(grp_nbreadreq_fu_58_p3, state)
    begin
                ap_predicate_op42_read_state1 <= ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_1));
    end process;


    ap_predicate_op55_read_state1_assign_proc : process(grp_nbreadreq_fu_58_p3, state)
    begin
                ap_predicate_op55_read_state1 <= ((grp_nbreadreq_fu_58_p3 = ap_const_lv1_1) and (state = ap_const_lv2_3));
    end process;


    ap_predicate_op68_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_72_p3, state)
    begin
                ap_predicate_op68_read_state1 <= ((tmp_i_nbreadreq_fu_72_p3 = ap_const_lv1_1) and (state = ap_const_lv2_0));
    end process;


    ap_predicate_op79_write_state2_assign_proc : process(state_load_reg_244, tmp_5_i_reg_248)
    begin
                ap_predicate_op79_write_state2 <= ((tmp_5_i_reg_248 = ap_const_lv1_1) and (state_load_reg_244 = ap_const_lv2_2));
    end process;


    ap_predicate_op81_write_state2_assign_proc : process(state_load_reg_244, tmp_i_170_reg_255)
    begin
                ap_predicate_op81_write_state2 <= ((state_load_reg_244 = ap_const_lv2_1) and (tmp_i_170_reg_255 = ap_const_lv1_1));
    end process;


    ap_predicate_op83_write_state2_assign_proc : process(state_load_reg_244, tmp_4_i_reg_262)
    begin
                ap_predicate_op83_write_state2 <= ((state_load_reg_244 = ap_const_lv2_3) and (tmp_4_i_reg_262 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_107_p3 <= s_axis_mem_read_data_internal_dout(576 downto 576);
    grp_fu_115_p2 <= std_logic_vector(unsigned(wordCounter_V) + unsigned(ap_const_lv8_1));
    grp_fu_120_p2 <= "1" when (grp_fu_115_p2 = ap_const_lv8_40) else "0";
    grp_fu_126_p2 <= (grp_fu_120_p2 or grp_fu_107_p3);
    
    grp_fu_132_p4_proc : process(s_axis_mem_read_data_internal_dout, grp_fu_126_p2)
    begin
        grp_fu_132_p4 <= s_axis_mem_read_data_internal_dout;
        grp_fu_132_p4(576) <= grp_fu_126_p2(0);
    end process;

    grp_nbreadreq_fu_58_p3 <= (0=>(s_axis_mem_read_data_internal_empty_n), others=>'-');
    icmp_ln1712_1_fu_210_p2 <= "1" when (trunc_ln1709_fu_194_p1 = ap_const_lv32_0) else "0";
    icmp_ln1712_fu_204_p2 <= "1" when (trunc_ln1709_fu_194_p1 = ap_const_lv32_1) else "0";
    or_ln1712_fu_224_p2 <= (icmp_ln1712_fu_204_p2 or icmp_ln1712_1_fu_210_p2);

    s_axis_mem_read_data_internal_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, s_axis_mem_read_data_internal_empty_n, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op55_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op42_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            s_axis_mem_read_data_internal_blk_n <= s_axis_mem_read_data_internal_empty_n;
        else 
            s_axis_mem_read_data_internal_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_mem_read_data_internal_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op29_read_state1, ap_predicate_op42_read_state1, ap_predicate_op55_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op55_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op42_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            s_axis_mem_read_data_internal_read <= ap_const_logic_1;
        else 
            s_axis_mem_read_data_internal_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1712_1_fu_230_p3 <= 
        select_ln1712_fu_216_p3 when (or_ln1712_fu_224_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln1712_fu_216_p3 <= 
        ap_const_lv2_1 when (icmp_ln1712_1_fu_210_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_i_nbreadreq_fu_72_p3 <= (0=>(tx_pkgInfoFifo_empty_n), others=>'-');
    trunc_ln1709_fu_194_p1 <= tx_pkgInfoFifo_dout(32 - 1 downto 0);

    tx_pkgInfoFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_pkgInfoFifo_empty_n, ap_predicate_op68_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op68_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_pkgInfoFifo_blk_n <= tx_pkgInfoFifo_empty_n;
        else 
            tx_pkgInfoFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_pkgInfoFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op68_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op68_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_pkgInfoFifo_read <= ap_const_logic_1;
        else 
            tx_pkgInfoFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_rawPayFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_rawPayFifo_full_n, ap_predicate_op83_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op83_write_state2 = ap_const_boolean_1))) then 
            tx_rawPayFifo_blk_n <= tx_rawPayFifo_full_n;
        else 
            tx_rawPayFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_rawPayFifo_din <= reg_142;

    tx_rawPayFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op83_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op83_write_state2 = ap_const_boolean_1))) then 
            tx_rawPayFifo_write <= ap_const_logic_1;
        else 
            tx_rawPayFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_rethMerge2rethShift_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_rethMerge2rethShift_full_n, ap_predicate_op79_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_rethMerge2rethShift_blk_n <= tx_rethMerge2rethShift_full_n;
        else 
            tx_rethMerge2rethShift_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_rethMerge2rethShift_din <= reg_142;

    tx_rethMerge2rethShift_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op79_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op79_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_rethMerge2rethShift_write <= ap_const_logic_1;
        else 
            tx_rethMerge2rethShift_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_split2aethShift_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_split2aethShift_full_n, ap_predicate_op81_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1))) then 
            tx_split2aethShift_blk_n <= tx_split2aethShift_full_n;
        else 
            tx_split2aethShift_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_split2aethShift_din <= reg_142;

    tx_split2aethShift_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op81_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op81_write_state2 = ap_const_boolean_1))) then 
            tx_split2aethShift_write <= ap_const_logic_1;
        else 
            tx_split2aethShift_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
