                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.3.0 #14184 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module main
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _main
                                     12 	.globl _TIM4_ARR
                                     13 	.globl _TIM4_PSCR
                                     14 	.globl _TIM4_CTR
                                     15 	.globl _TIM4_SR1
                                     16 	.globl _TIM4_CR1
                                     17 	.globl _CLK_PCKENR1
                                     18 	.globl _PD_CR2
                                     19 	.globl _PD_CR1
                                     20 	.globl _PD_DDR
                                     21 	.globl _PD_IDR
                                     22 	.globl _PB_CR2
                                     23 	.globl _PB_CR1
                                     24 	.globl _PB_DDR
                                     25 	.globl _PB_ODR
                                     26 ;--------------------------------------------------------
                                     27 ; ram data
                                     28 ;--------------------------------------------------------
                                     29 	.area DATA
                                     30 ;--------------------------------------------------------
                                     31 ; ram data
                                     32 ;--------------------------------------------------------
                                     33 	.area INITIALIZED
      000000                         34 _PB_ODR::
      000000                         35 	.ds 2
      000002                         36 _PB_DDR::
      000002                         37 	.ds 2
      000004                         38 _PB_CR1::
      000004                         39 	.ds 2
      000006                         40 _PB_CR2::
      000006                         41 	.ds 2
      000008                         42 _PD_IDR::
      000008                         43 	.ds 2
      00000A                         44 _PD_DDR::
      00000A                         45 	.ds 2
      00000C                         46 _PD_CR1::
      00000C                         47 	.ds 2
      00000E                         48 _PD_CR2::
      00000E                         49 	.ds 2
      000010                         50 _CLK_PCKENR1::
      000010                         51 	.ds 2
      000012                         52 _TIM4_CR1::
      000012                         53 	.ds 2
      000014                         54 _TIM4_SR1::
      000014                         55 	.ds 2
      000016                         56 _TIM4_CTR::
      000016                         57 	.ds 2
      000018                         58 _TIM4_PSCR::
      000018                         59 	.ds 2
      00001A                         60 _TIM4_ARR::
      00001A                         61 	.ds 2
                                     62 ;--------------------------------------------------------
                                     63 ; Stack segment in internal ram
                                     64 ;--------------------------------------------------------
                                     65 	.area SSEG
      000000                         66 __start__stack:
      000000                         67 	.ds	1
                                     68 
                                     69 ;--------------------------------------------------------
                                     70 ; absolute external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area DABS (ABS)
                                     73 
                                     74 ; default segment ordering for linker
                                     75 	.area HOME
                                     76 	.area GSINIT
                                     77 	.area GSFINAL
                                     78 	.area CONST
                                     79 	.area INITIALIZER
                                     80 	.area CODE
                                     81 
                                     82 ;--------------------------------------------------------
                                     83 ; interrupt vector
                                     84 ;--------------------------------------------------------
                                     85 	.area HOME
      000000                         86 __interrupt_vect:
      000000 82v00u00u00             87 	int s_GSINIT ; reset
                                     88 ;--------------------------------------------------------
                                     89 ; global & static initialisations
                                     90 ;--------------------------------------------------------
                                     91 	.area HOME
                                     92 	.area GSINIT
                                     93 	.area GSFINAL
                                     94 	.area GSINIT
      000000 CDr00r00         [ 4]   95 	call	___sdcc_external_startup
      000003 4D               [ 1]   96 	tnz	a
      000004 27 03            [ 1]   97 	jreq	__sdcc_init_data
      000006 CCr00r04         [ 2]   98 	jp	__sdcc_program_startup
      000009                         99 __sdcc_init_data:
                                    100 ; stm8_genXINIT() start
      000009 AEr00r00         [ 2]  101 	ldw x, #l_DATA
      00000C 27 07            [ 1]  102 	jreq	00002$
      00000E                        103 00001$:
      00000E 72 4FuFFuFF      [ 1]  104 	clr (s_DATA - 1, x)
      000012 5A               [ 2]  105 	decw x
      000013 26 F9            [ 1]  106 	jrne	00001$
      000015                        107 00002$:
      000015 AEr00r00         [ 2]  108 	ldw	x, #l_INITIALIZER
      000018 27 09            [ 1]  109 	jreq	00004$
      00001A                        110 00003$:
      00001A D6uFFuFF         [ 1]  111 	ld	a, (s_INITIALIZER - 1, x)
      00001D D7uFFuFF         [ 1]  112 	ld	(s_INITIALIZED - 1, x), a
      000020 5A               [ 2]  113 	decw	x
      000021 26 F7            [ 1]  114 	jrne	00003$
      000023                        115 00004$:
                                    116 ; stm8_genXINIT() end
                                    117 	.area GSFINAL
      000000 CCr00r04         [ 2]  118 	jp	__sdcc_program_startup
                                    119 ;--------------------------------------------------------
                                    120 ; Home
                                    121 ;--------------------------------------------------------
                                    122 	.area HOME
                                    123 	.area HOME
      000004                        124 __sdcc_program_startup:
      000004 CCr00r00         [ 2]  125 	jp	_main
                                    126 ;	return from main will return to caller
                                    127 ;--------------------------------------------------------
                                    128 ; code
                                    129 ;--------------------------------------------------------
                                    130 	.area CODE
                                    131 ;	main.c: 35: int main(void)
                                    132 ;	-----------------------------------------
                                    133 ;	 function main
                                    134 ;	-----------------------------------------
      000000                        135 _main:
      000000 52 04            [ 2]  136 	sub	sp, #4
                                    137 ;	main.c: 39: *CLK_PCKENR1 |= (1 << PCKENR1_2_TIM4);
      000002 CEu00u10         [ 2]  138 	ldw	x, _CLK_PCKENR1+0
      000005 F6               [ 1]  139 	ld	a, (x)
      000006 AA 04            [ 1]  140 	or	a, #0x04
      000008 F7               [ 1]  141 	ld	(x), a
                                    142 ;	main.c: 43: *TIM4_PSCR = (0x0D);
      000009 CEu00u18         [ 2]  143 	ldw	x, _TIM4_PSCR+0
      00000C A6 0D            [ 1]  144 	ld	a, #0x0d
      00000E F7               [ 1]  145 	ld	(x), a
                                    146 ;	main.c: 48: volatile uint32_t arr_top = (244 * delay_ms) / 1000;
      00000F AE 00 18         [ 2]  147 	ldw	x, #0x0018
      000012 1F 03            [ 2]  148 	ldw	(0x03, sp), x
      000014 5F               [ 1]  149 	clrw	x
      000015 1F 01            [ 2]  150 	ldw	(0x01, sp), x
                                    151 ;	main.c: 49: *TIM4_ARR = (uint8_t)arr_top;
      000017 CEu00u1A         [ 2]  152 	ldw	x, _TIM4_ARR+0
      00001A 7B 04            [ 1]  153 	ld	a, (0x04, sp)
      00001C F7               [ 1]  154 	ld	(x), a
                                    155 ;	main.c: 52: *TIM4_CR1 |= 0x01;
      00001D CEu00u12         [ 2]  156 	ldw	x, _TIM4_CR1+0
      000020 F6               [ 1]  157 	ld	a, (x)
      000021 AA 01            [ 1]  158 	or	a, #0x01
      000023 F7               [ 1]  159 	ld	(x), a
                                    160 ;	main.c: 55: *PB_DDR |= (1 << LED_PIN); // set LED pin as output
      000024 CEu00u02         [ 2]  161 	ldw	x, _PB_DDR+0
      000027 F6               [ 1]  162 	ld	a, (x)
      000028 AA 01            [ 1]  163 	or	a, #0x01
      00002A F7               [ 1]  164 	ld	(x), a
                                    165 ;	main.c: 56: *PB_CR1 |= (1 << LED_PIN); // set LED pin as push-pull
      00002B CEu00u04         [ 2]  166 	ldw	x, _PB_CR1+0
      00002E F6               [ 1]  167 	ld	a, (x)
      00002F AA 01            [ 1]  168 	or	a, #0x01
      000031 F7               [ 1]  169 	ld	(x), a
                                    170 ;	main.c: 59: *PB_ODR &= ~(1 << LED_PIN);
      000032 CEu00u00         [ 2]  171 	ldw	x, _PB_ODR+0
      000035 F6               [ 1]  172 	ld	a, (x)
      000036 A4 FE            [ 1]  173 	and	a, #0xfe
      000038 F7               [ 1]  174 	ld	(x), a
                                    175 ;	main.c: 61: while (1)
      000039                        176 00104$:
                                    177 ;	main.c: 64: if (*TIM4_SR1 & 0x01)
      000039 CEu00u14         [ 2]  178 	ldw	x, _TIM4_SR1+0
      00003C F6               [ 1]  179 	ld	a, (x)
      00003D 44               [ 1]  180 	srl	a
      00003E 24 F9            [ 1]  181 	jrnc	00104$
                                    182 ;	main.c: 67: *TIM4_SR1 &= ~(0x01);
      000040 F6               [ 1]  183 	ld	a, (x)
      000041 A4 FE            [ 1]  184 	and	a, #0xfe
      000043 F7               [ 1]  185 	ld	(x), a
                                    186 ;	main.c: 69: *TIM4_CTR = 0x00;
      000044 CEu00u16         [ 2]  187 	ldw	x, _TIM4_CTR+0
      000047 7F               [ 1]  188 	clr	(x)
                                    189 ;	main.c: 59: *PB_ODR &= ~(1 << LED_PIN);
      000048 CEu00u00         [ 2]  190 	ldw	x, _PB_ODR+0
                                    191 ;	main.c: 71: *PB_ODR ^= (1 << LED_PIN);
      00004B F6               [ 1]  192 	ld	a, (x)
      00004C A8 01            [ 1]  193 	xor	a, #0x01
      00004E F7               [ 1]  194 	ld	(x), a
      00004F 20 E8            [ 2]  195 	jra	00104$
                                    196 ;	main.c: 74: }
      000051 5B 04            [ 2]  197 	addw	sp, #4
      000053 81               [ 4]  198 	ret
                                    199 	.area CODE
                                    200 	.area CONST
                                    201 	.area INITIALIZER
      000000                        202 __xinit__PB_ODR:
      000000 50 05                  203 	.dw #0x5005
      000002                        204 __xinit__PB_DDR:
      000002 50 07                  205 	.dw #0x5007
      000004                        206 __xinit__PB_CR1:
      000004 50 08                  207 	.dw #0x5008
      000006                        208 __xinit__PB_CR2:
      000006 50 09                  209 	.dw #0x5009
      000008                        210 __xinit__PD_IDR:
      000008 50 10                  211 	.dw #0x5010
      00000A                        212 __xinit__PD_DDR:
      00000A 50 11                  213 	.dw #0x5011
      00000C                        214 __xinit__PD_CR1:
      00000C 50 12                  215 	.dw #0x5012
      00000E                        216 __xinit__PD_CR2:
      00000E 50 13                  217 	.dw #0x5013
      000010                        218 __xinit__CLK_PCKENR1:
      000010 50 C3                  219 	.dw #0x50c3
      000012                        220 __xinit__TIM4_CR1:
      000012 52 E0                  221 	.dw #0x52e0
      000014                        222 __xinit__TIM4_SR1:
      000014 52 E5                  223 	.dw #0x52e5
      000016                        224 __xinit__TIM4_CTR:
      000016 52 E7                  225 	.dw #0x52e7
      000018                        226 __xinit__TIM4_PSCR:
      000018 52 E8                  227 	.dw #0x52e8
      00001A                        228 __xinit__TIM4_ARR:
      00001A 52 E9                  229 	.dw #0x52e9
                                    230 	.area CABS (ABS)
