     VMA      LMA     Size Align Out     In      Symbol
       0        0        0     1 RAM_START = 0x22000000
       0        0        0     1 RAM_LENGTH = 0x001d4000
       0        0        0     1 FLASH_START = 0x02000000
       0        0        0     1 FLASH_LENGTH = 0x00100000
       0        0        0     1 DATA_FLASH_START = 0x27000000
       0        0        0     1 DATA_FLASH_LENGTH = 0x00000000
       0        0        0     1 SDRAM_START = 0x68000000
       0        0        0     1 SDRAM_LENGTH = 0x08000000
       0        0        0     1 OSPI0_CS0_START = 0x80000000
       0        0        0     1 OSPI0_CS0_LENGTH = 0x10000000
       0        0        0     1 OSPI0_CS1_START = 0x90000000
       0        0        0     1 OSPI0_CS1_LENGTH = 0x10000000
       0        0        0     1 OSPI1_CS0_START = 0x70000000
       0        0        0     1 OSPI1_CS0_LENGTH = 0x08000000
       0        0        0     1 OSPI1_CS1_START = 0x78000000
       0        0        0     1 OSPI1_CS1_LENGTH = 0x08000000
       0        0        0     1 OPTION_SETTING_OFS0_START = 0x02c9f040
       0        0        0     1 OPTION_SETTING_OFS0_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS2_START = 0x02c9f044
       0        0        0     1 OPTION_SETTING_OFS2_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_SAS_START = 0x02c9f074
       0        0        0     1 OPTION_SETTING_SAS_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_START = 0x12c9f4c0
       0        0        0     1 OPTION_SETTING_OFS1_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEC_START = 0x02c9f0c0
       0        0        0     1 OPTION_SETTING_OFS1_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEL_START = 0x02c9f120
       0        0        0     1 OPTION_SETTING_OFS1_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_START = 0x12c9f4c4
       0        0        0     1 OPTION_SETTING_OFS3_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEC_START = 0x02c9f0c4
       0        0        0     1 OPTION_SETTING_OFS3_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEL_START = 0x02c9f124
       0        0        0     1 OPTION_SETTING_OFS3_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_BPS_START = 0x12c9f600
       0        0        0     1 OPTION_SETTING_BPS_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_BPS_SEC_START = 0x02c9f200
       0        0        0     1 OPTION_SETTING_BPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_START = 0x02e07700
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_START = 0x12e07780
       0        0        0     1 OPTION_SETTING_OTP_PBPS_LENGTH = 0x00000080
       0        0        0     1 ITCM_START = 0x00000000
       0        0        0     1 ITCM_LENGTH = 0x00020000
       0        0        0     1 DTCM_START = 0x20000000
       0        0        0     1 DTCM_LENGTH = 0x00020000
90000000 90000000        0     1 .ospi0_cs1.startof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_START = .
68000000 68000000        0     1 .sdram.startof
68000000 68000000        0     1         __ddsc_SDRAM_START = .
68000000 68000000        0     1 __sdram_from_ospi0_cs1$$
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Load = LOADADDR ( __sdram_from_ospi0_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.startof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_START = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi0_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi0_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.startof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_START = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi0_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi0_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Limit = .
       0        0        0     1 .itcm.startof
       0        0        0     1         __ddsc_ITCM_START = .
       0        0        0     1 __itcm_from_ospi0_cs1$$
       0        0        0     1         __itcm_from_ospi0_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi0_cs1$$Load = LOADADDR ( __itcm_from_ospi0_cs1$$ )
       0        0        0     1         __itcm_from_ospi0_cs1$$Limit = .
20000000 20000000        0     1 .dtcm.startof
20000000 20000000        0     1         __ddsc_DTCM_START = .
20000000 20000000        0     1 __dtcm_from_ospi0_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Load = LOADADDR ( __dtcm_from_ospi0_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Limit = .
22000000 22000000        0     1 .ram.startof
22000000 22000000        0     1         __ddsc_RAM_START = .
22000000 22000000        0     1 __ram_dtc_vector$$
22000000 22000000        0     1         __ram_dtc_vector$$Base = .
22000000 22000000        0     1         __ram_dtc_vector$$Limit = .
22000000 22000000        0     1 __ram_from_ospi0_cs1$$
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Load = LOADADDR ( __ram_from_ospi0_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_readonly$$
90000000 90000000        0     1         __ospi0_cs1_readonly$$Base = .
90000000 90000000        0     1         __ospi0_cs1_readonly$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_noinit$$
90000000 90000000        0     1         __ospi0_cs1_noinit$$Base = .
90000000 90000000        0     1         __ospi0_cs1_noinit$$Limit = .
90000000 90000000        0     1 .ospi0_cs1.endof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_END = .
78000000 78000000        0     1 .ospi1_cs1.startof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_START = .
68000000 68000000        0     1 __sdram_from_ospi1_cs1$$
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Load = LOADADDR ( __sdram_from_ospi1_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi1_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi1_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi1_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi1_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Limit = .
       0        0        0     1 __itcm_from_ospi1_cs1$$
       0        0        0     1         __itcm_from_ospi1_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi1_cs1$$Load = LOADADDR ( __itcm_from_ospi1_cs1$$ )
       0        0        0     1         __itcm_from_ospi1_cs1$$Limit = .
20000000 20000000        0     1 __dtcm_from_ospi1_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Load = LOADADDR ( __dtcm_from_ospi1_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Limit = .
22000000 22000000        0     1 __ram_from_ospi1_cs1$$
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Load = LOADADDR ( __ram_from_ospi1_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_readonly$$
78000000 78000000        0     1         __ospi1_cs1_readonly$$Base = .
78000000 78000000        0     1         __ospi1_cs1_readonly$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_noinit$$
78000000 78000000        0     1         __ospi1_cs1_noinit$$Base = .
78000000 78000000        0     1         __ospi1_cs1_noinit$$Limit = .
78000000 78000000        0     1 .ospi1_cs1.endof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_END = .
27000000 27000000        0     1 .data_flash.startof
27000000 27000000        0     1         __ddsc_DATA_FLASH_START = .
68000000 68000000        0     1 __sdram_from_data_flash$$
68000000 68000000        0     1         __sdram_from_data_flash$$Base = .
68000000 68000000        0     1         __sdram_from_data_flash$$Load = LOADADDR ( __sdram_from_data_flash$$ )
68000000 68000000        0     1         __sdram_from_data_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_data_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Load = LOADADDR ( __ospi0_cs0_from_data_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_data_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Load = LOADADDR ( __ospi1_cs0_from_data_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Limit = .
       0        0        0     1 __itcm_from_data_flash$$
       0        0        0     1         __itcm_from_data_flash$$Base = .
       0        0        0     1         __itcm_from_data_flash$$Load = LOADADDR ( __itcm_from_data_flash$$ )
       0        0        0     1         __itcm_from_data_flash$$Limit = .
20000000 20000000        0     1 __dtcm_from_data_flash$$
20000000 20000000        0     1         __dtcm_from_data_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_data_flash$$Load = LOADADDR ( __dtcm_from_data_flash$$ )
20000000 20000000        0     1         __dtcm_from_data_flash$$Limit = .
22000000 22000000        0     1 __ram_from_data_flash$$
22000000 22000000        0     1         __ram_from_data_flash$$Base = .
22000000 22000000        0     1         __ram_from_data_flash$$Load = LOADADDR ( __ram_from_data_flash$$ )
22000000 22000000        0     1         __ram_from_data_flash$$Limit = .
27000000 27000000        0     1 __data_flash_readonly$$
27000000 27000000        0     1         __data_flash_readonly$$Base = .
27000000 27000000        0     1         __data_flash_readonly$$Limit = .
27000000 27000000        0     1 __data_flash_noinit$$
27000000 27000000        0     1         __data_flash_noinit$$Base = .
27000000 27000000        0     1         __data_flash_noinit$$Limit = .
27000000 27000000        0     1 .data_flash.endof
27000000 27000000        0     1         __ddsc_DATA_FLASH_END = .
 2000000  2000000        0     1 .flash.startof
 2000000  2000000        0     1         __ddsc_FLASH_START = .
 2000000  2000000       4c     4 __flash_vectors$$
 2000000  2000000        0     1         __flash_vectors$$Base = .
 2000000  2000000        0     1         _VECTORS = .
 2000000  2000000       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.fixed_vectors)
 2000000  2000000       40     1                 __Vectors
 2000040  2000040        c     4         ./ra_gen/vector_data.o:(.application_vectors)
 2000040  2000040        c     1                 g_vector_table
 200004c  200004c        0     1         __flash_vectors$$Limit = .
 200004c  200004c       18     4 .eh_frame
 200004c  200004c       14     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.eh_frame+0x0)
 2000064  2000064        0     1 __flash_noinit$$
 2000064  2000064        0     1         __flash_noinit$$Base = .
 2000064  2000064        0     1         __flash_noinit$$Limit = .
68000000 68000000        0     1 __sdram_from_flash$$
68000000 68000000        0     1         __sdram_from_flash$$Base = .
68000000 68000000        0     1         __sdram_from_flash$$Load = LOADADDR ( __sdram_from_flash$$ )
68000000 68000000        0     1         __sdram_from_flash$$Limit = .
68000000 68000000        0     1 __sdram_noinit_nocache$$
68000000 68000000        0     1         __sdram_noinit_nocache$$Base = .
68000000 68000000        0     1         __sdram_noinit_nocache$$Limit = .
68000000 68000000        0     1 __sdram_zero_nocache$$
68000000 68000000        0     1         __sdram_zero_nocache$$Base = .
68000000 68000000        0     1         . = ALIGN ( 32 )
68000000 68000000        0     1         __sdram_zero_nocache$$Limit = .
68000000 68000000        0     1 __sdram_noinit$$
68000000 68000000        0     1         __sdram_noinit$$Base = .
68000000 68000000        0     1         __sdram_noinit$$Limit = .
68000000 68000000        0     1 __sdram_zero$$
68000000 68000000        0     1         __sdram_zero$$Base = .
68000000 68000000        0     1         __sdram_zero$$Limit = .
68000000 68000000        0     1 .sdram.endof
68000000 68000000        0     1         __ddsc_SDRAM_END = .
80000000 80000000        0     1 __ospi0_cs0_from_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Load = LOADADDR ( __ospi0_cs0_from_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit_nocache$$
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero_nocache$$
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Base = .
80000000 80000000        0     1         . = ALIGN ( 32 )
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit$$
80000000 80000000        0     1         __ospi0_cs0_noinit$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero$$
80000000 80000000        0     1         __ospi0_cs0_zero$$Base = .
80000000 80000000        0     1         __ospi0_cs0_zero$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.endof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_END = .
70000000 70000000        0     1 __ospi1_cs0_from_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Load = LOADADDR ( __ospi1_cs0_from_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit_nocache$$
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero_nocache$$
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Base = .
70000000 70000000        0     1         . = ALIGN ( 32 )
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit$$
70000000 70000000        0     1         __ospi1_cs0_noinit$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero$$
70000000 70000000        0     1         __ospi1_cs0_zero$$Base = .
70000000 70000000        0     1         __ospi1_cs0_zero$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.endof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_END = .
       0        0        0     1 __itcm_from_flash$$
       0        0        0     1         __itcm_from_flash$$Base = .
       0        0        0     1         __itcm_from_flash$$Load = LOADADDR ( __itcm_from_flash$$ )
       0        0        0     1         __itcm_from_flash$$Limit = .
       0        0        0     1 __itcm_noinit$$
       0        0        0     1         __itcm_noinit$$Base = .
       0        0        0     1         __itcm_noinit$$Limit = .
       0        0        0     1 __itcm_zero$$
       0        0        0     1         __itcm_zero$$Base = .
       0        0        0     1         __itcm_zero$$Limit = .
       0        0        0     1 .itcm.endof
       0        0        0     1         __ddsc_ITCM_END = .
20000000 20000000        0     1 __dtcm_from_flash$$
20000000 20000000        0     1         __dtcm_from_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_flash$$Load = LOADADDR ( __dtcm_from_flash$$ )
20000000 20000000        0     1         __dtcm_from_flash$$Limit = .
20000000 20000000        0     1 __dtcm_noinit$$
20000000 20000000        0     1         __dtcm_noinit$$Base = .
20000000 20000000        0     1         __dtcm_noinit$$Limit = .
20000000 20000000        0     1 __dtcm_zero$$
20000000 20000000        0     1         __dtcm_zero$$Base = .
20000000 20000000        0     1         __dtcm_zero$$Limit = .
20000000 20000000        0     1 .dtcm.endof
20000000 20000000        0     1         __ddsc_DTCM_END = .
22000000 22000000        0     1 __ram_from_flash$$
22000000 22000000        0     1         __ram_from_flash$$Base = .
22000000 22000000        0     1         __ram_from_flash$$Load = LOADADDR ( __ram_from_flash$$ )
22000000 22000000        0     1         __ram_from_flash$$Limit = .
22000000 22000000        0     1 __ram_noinit_nocache$$
22000000 22000000        0     1         __ram_noinit_nocache$$Base = .
22000000 22000000        0     1         __ram_noinit_nocache$$Limit = .
22000000 22000000        0     1 __ram_zero_nocache$$
22000000 22000000        0     1         __ram_zero_nocache$$Base = .
22000000 22000000        0     1         . = ALIGN ( 32 )
22000000 22000000        0     1         __ram_zero_nocache$$Limit = .
22000000 22000000      42c     8 __ram_noinit$$
22000000 22000000        0     1         __ram_noinit$$Base = .
22000000 22000000      400     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.bss.g_main_stack)
22000000 22000000      400     1                 g_main_stack
22000400 22000400       2c     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.ram_noinit)
22000400 22000400       2c     1                 g_clock_freq
2200042c 2200042c        0     1         __ram_noinit$$Limit = .
22000430 22000430     1974    16 __ram_zero$$
22000430 22000430        0     1         __ram_zero$$Base = .
22000430 22000430       a8     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._SEGGER_RTT)
22000430 22000430       a8     1                 _SEGGER_RTT
220004d8 220004d8      800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acUpBuffer)
220004d8 220004d8      800     1                 _acUpBuffer
22000cd8 22000cd8       10     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acDownBuffer)
22000cd8 22000cd8       10     1                 _acDownBuffer
22000ce8 22000ce8     1000     4         ./src/pdm.o:(.bss.g_pdm0_buffer)
22000ce8 22000ce8     1000     1                 g_pdm0_buffer
22001ce8 22001ce8        4     4         ./src/pdm.o:(.bss.g_callback_end_count)
22001ce8 22001ce8        4     1                 g_callback_end_count
22001cec 22001cec        1     4         ./src/pdm.o:(.bss.g_callback_start_count)
22001cec 22001cec        1     1                 g_callback_start_count
22001cf0 22001cf0        4     4         ./src/pdm.o:(.bss.g_data_callback_count)
22001cf0 22001cf0        4     1                 g_data_callback_count
22001cf4 22001cf4        4     4         ./src/pdm.o:(.bss.g_sound_detection_count)
22001cf4 22001cf4        4     1                 g_sound_detection_count
22001cf8 22001cf8        4     4         ./src/pdm.o:(.bss.g_error_count)
22001cf8 22001cf8        4     1                 g_error_count
22001cfc 22001cfc        8     4         ./ra_gen/common_data.o:(.bss.g_ioport_ctrl)
22001cfc 22001cfc        8     1                 g_ioport_ctrl
22001d04 22001d04       2c     4         ./ra_gen/hal_data.o:(.bss.g_pdm0_ctrl)
22001d04 22001d04       2c     1                 g_pdm0_ctrl
22001d30 22001d30       54     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.bss.g_bsp_group_irq_sources)
22001d30 22001d30       54     1                 g_bsp_group_irq_sources
22001d84 22001d84        4     4         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.bss.g_protect_pfswe_counter)
22001d84 22001d84        4     1                 g_protect_pfswe_counter
22001d88 22001d88        c     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.bss.gp_renesas_isr_context)
22001d88 22001d88        c     1                 gp_renesas_isr_context
22001d94 22001d94        8     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.bss.g_protect_counters)
22001d94 22001d94        8     1                 g_protect_counters
22001d9c 22001d9c        4     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.bss.SystemCoreClock)
22001d9c 22001d9c        4     1                 SystemCoreClock
22001da0 22001da0        4    16         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.bss)
22001da0 22001da0        4     1                 __tls
22001da4 22001da4        0     1         __ram_zero$$Limit = .
22001da4 22001da4        0     1 __ram_tdata$$
22001da4 22001da4        0     1         __ram_tdata$$Base = .
22001da4 22001da4        0     1         __ram_tdata$$Load = LOADADDR ( __ram_tdata$$ )
22001da4 22001da4        0     1         __ram_tdata$$Limit = .
22001da4 22001da4        0     1 __ram_tbss$$
22001da4 22001da4        0     1         __ram_tbss$$Base = .
22001da4 22001da4        0     1         __ram_tbss$$Limit = .
22001da8 22001da8        0     1 __ram_thread_stack$$
22001da8 22001da8        0     1         __ram_thread_stack$$Base = .
22001da8 22001da8        0     1         __ram_thread_stack$$Limit = .
22002000 22002000        0     1 .ram.endof
22002000 22002000        0     1         __ddsc_RAM_END = .
22002000 22002000        0     1 .ram.flat_nsc
22002000 22002000        0     1         __sau_ddsc_RAM_NSC = .
 2000070  2000070     32a6    16 __flash_readonly$$
 2000070  2000070        0     1         __flash_readonly$$Base = .
 2000070  2000070      186     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_WriteNoLock)
 2000070  2000070        0     1                 $t.6
 2000071  2000071      186     1                 SEGGER_RTT_WriteNoLock
 20001f6  20001f6       a6     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Write)
 20001f6  20001f6        0     1                 $t.8
 20001f7  20001f7       a6     1                 SEGGER_RTT_Write
 200029c  200029c       78     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Init)
 200029c  200029c        0     1                 $t.26
 200029d  200029d       78     1                 SEGGER_RTT_Init
 2000314  2000314      488     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_vprintf)
 2000314  2000314        0     1                 $t.0
 2000315  2000315      488     1                 SEGGER_RTT_vprintf
 20003ae  20003ae        0     1                 $d.1
 20003bc  20003bc        0     1                 $t.2
 2000472  2000472        0     1                 $d.3
 2000494  2000494        0     1                 $t.4
 200079c  200079c      180     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text._PrintUnsigned)
 200079c  200079c        0     1                 $t.5
 200079d  200079d      180     1                 _PrintUnsigned
 200091c  200091c       22     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_printf)
 200091c  200091c        0     1                 $t.6
 200091d  200091d       22     1                 SEGGER_RTT_printf
 200093e  200093e        4     2         ./src/hal_entry.o:(.text.hal_entry)
 200093e  200093e        0     1                 $t.0
 200093f  200093f        4     1                 hal_entry
 2000942  2000942       1a     2         ./src/hal_entry.o:(.text.R_BSP_WarmStart)
 2000942  2000942        0     1                 $t.1
 2000943  2000943       1a     1                 R_BSP_WarmStart
 200095c  200095c      332     2         ./src/pdm.o:(.text.r_pdm_basic_messaging_core0_example)
 200095c  200095c        0     1                 $t.0
 200095d  200095d      332     1                 r_pdm_basic_messaging_core0_example
 2000c8e  2000c8e      1d0     2         ./src/pdm.o:(.text.pdm0_callback)
 2000c8e  2000c8e        0     1                 $t.1
 2000c8f  2000c8f      1d0     1                 pdm0_callback
 2000e5e  2000e5e        c     2         ./ra_gen/main.o:(.text.main)
 2000e5e  2000e5e        0     1                 $t.0
 2000e5f  2000e5f        c     1                 main
 2000e6a  2000e6a      15c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Open)
 2000e6a  2000e6a        0     1                 $t.0
 2000e6b  2000e6b      15c     1                 R_PDM_Open
 2000fc6  2000fc6       f0     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Start)
 2000fc6  2000fc6        0     1                 $t.1
 2000fc7  2000fc7       f0     1                 R_PDM_Start
 20010b6  20010b6       8e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Stop)
 20010b6  20010b6        0     1                 $t.2
 20010b7  20010b7       8e     1                 R_PDM_Stop
 2001144  2001144      15a     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_SoundDetectionEnable)
 2001144  2001144        0     1                 $t.3
 2001145  2001145      15a     1                 R_PDM_SoundDetectionEnable
 200129e  200129e      134     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Close)
 200129e  200129e        0     1                 $t.7
 200129f  200129f      134     1                 R_PDM_Close
 20013d2  20013d2       96     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.r_pdm_dependent_drivers_configure)
 20013d2  20013d2        0     1                 $t.9
 20013d3  20013d3       96     1                 r_pdm_dependent_drivers_configure
 2001468  2001468       6e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_BSP_IrqCfgEnable)
 2001468  2001468        0     1                 $t.10
 2001469  2001469       6e     1                 R_BSP_IrqCfgEnable
 20014d6  20014d6       88     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_sdet_isr)
 20014d6  20014d6        0     1                 $t.11
 20014d7  20014d7       88     1                 pdm_sdet_isr
 200155e  200155e       c4     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_dat_isr)
 200155e  200155e        0     1                 $t.12
 200155f  200155f       c4     1                 pdm_dat_isr
 2001622  2001622       7c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_err_isr)
 2001622  2001622        0     1                 $t.13
 2001623  2001623       7c     1                 pdm_err_isr
 200169e  200169e       18     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.R_IOPORT_Open)
 200169e  200169e        0     1                 $t.0
 200169f  200169f       18     1                 R_IOPORT_Open
 20016b6  20016b6       ce     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.r_ioport_pins_config)
 20016b6  20016b6        0     1                 $t.13
 20016b7  20016b7       ce     1                 r_ioport_pins_config
 2001784  2001784       de     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.bsp_vbatt_init)
 2001784  2001784        0     1                 $t.14
 2001785  2001785       de     1                 bsp_vbatt_init
 2001864  2001864       aa     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.SystemCoreClockUpdate)
 2001864  2001864        0     1                 $t.2
 2001865  2001865       aa     1                 SystemCoreClockUpdate
 2001880  2001880        0     1                 $d.3
 2001884  2001884        0     1                 $t.4
 2001910  2001910      610    16         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.bsp_clock_init)
 2001910  2001910        0     1                 $t.15
 2001911  2001911      610     1                 bsp_clock_init
 200198c  200198c        0     1                 $d.16
 2001990  2001990        0     1                 $t.17
 2001b0c  2001b0c        0     1                 $d.18
 2001b10  2001b10        0     1                 $t.19
 2001b98  2001b98        0     1                 $d.20
 2001b9c  2001b9c        0     1                 $t.21
 2001f00  2001f00        0     1                 $d.22
 2001f20  2001f20        2     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_SubClockStabilizeWaitAfterReset)
 2001f20  2001f20        0     1                 $t.25
 2001f21  2001f21        2     1                 R_BSP_SubClockStabilizeWaitAfterReset
 2001f22  2001f22       80     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_Init_RTC)
 2001f22  2001f22        0     1                 $t.27
 2001f23  2001f23       80     1                 R_BSP_Init_RTC
 2001fa2  2001fa2       7c     2         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.R_BSP_SoftwareDelay)
 2001fa2  2001fa2        0     1                 $t.0
 2001fa3  2001fa3       7c     1                 R_BSP_SoftwareDelay
 2002020  2002020        8     8         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.bsp_prv_software_delay_loop)
 2002020  2002020        0     1                 sw_delay_loop
 2002020  2002020        0     1                 $t.1
 2002021  2002021        8     1                 bsp_prv_software_delay_loop
 2002028  2002028       56     2         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.text.NMI_Handler)
 2002028  2002028        0     1                 $t.1
 2002029  2002029       56     1                 NMI_Handler
 200207e  200207e       2a     2         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.text.bsp_irq_cfg)
 200207e  200207e        0     1                 $t.0
 200207f  200207f       2a     1                 bsp_irq_cfg
 20020a8  20020a8       54     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectEnable)
 20020a8  20020a8        0     1                 $t.0
 20020a9  20020a9       54     1                 R_BSP_RegisterProtectEnable
 20020fc  20020fc       4e     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectDisable)
 20020fc  20020fc        0     1                 $t.1
 20020fd  20020fd       4e     1                 R_BSP_RegisterProtectDisable
 200214a  200214a        e     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Reset_Handler)
 200214a  200214a        0     1                 $t.0
 200214b  200214b        e     1                 Reset_Handler
 2002158  2002158        4     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Default_Handler)
 2002158  2002158        0     1                 $t.1
 2002159  2002159        4     1                 Default_Handler
 2002159  2002159        4     1                 HardFault_Handler
 2002159  2002159        4     1                 MemManage_Handler
 2002159  2002159        4     1                 BusFault_Handler
 2002159  2002159        4     1                 UsageFault_Handler
 2002159  2002159        4     1                 SecureFault_Handler
 2002159  2002159        4     1                 SVC_Handler
 2002159  2002159        4     1                 DebugMon_Handler
 2002159  2002159        4     1                 PendSV_Handler
 2002159  2002159        4     1                 SysTick_Handler
 2002160  2002160      2c6     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.text.SystemInit)
 2002160  2002160        0     1                 $t.0
 2002161  2002161      2c6     1                 SystemInit
 2002240  2002240        0     1                 memset_64_loop_start_0
 2002248  2002248        0     1                 memset_64_loop_end_0
 2002250  2002250        0     1                 memset_64_loop_start_1
 2002258  2002258        0     1                 memset_64_loop_end_1
 2002426  2002426        2     2         ./ra/board/ra8p1_ek/board_init.o:(.text.bsp_init)
 2002426  2002426        0     1                 $t.0
 2002427  2002427        2     1                 bsp_init
 2002428  2002428       2c     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.text._init_tls)
 2002428  2002428        0     1                 $t.0
 2002429  2002429       2c     1                 _init_tls
 2002444  2002444        0     1                 $d.1
 2002454  2002454       14     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.text._set_tls)
 2002454  2002454        0     1                 $t.0
 2002455  2002455       14     1                 _set_tls
 2002460  2002460        0     1                 $d.1
 2002468  2002468        8     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.text.bzero)
 2002468  2002468        0     1                 $t.0
 2002469  2002469        8     1                 bzero
 2002469  2002469        8     1                 __aeabi_memclr4
 2002469  2002469        8     1                 __aeabi_memclr8
 2002469  2002469        8     1                 __aeabi_memclr
 2002470  2002470       14     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.text.memcpy)
 2002470  2002470        0     1                 $t.0
 2002471  2002471       14     1                 memcpy
 2002471  2002471       14     1                 __aeabi_memcpy4
 2002471  2002471       14     1                 __aeabi_memcpy8
 2002471  2002471       14     1                 __aeabi_memcpy
 2002484  2002484        e     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.text.memset)
 2002484  2002484        0     1                 $t.0
 2002485  2002485        e     1                 memset
 2002492  2002492       11     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.rodata._DoInit._aInitStr)
 2002492  2002492       11     1                 _DoInit._aInitStr
 20024a3  20024a3      629     1         <internal>:(.rodata.str1.1)
 2002acc  2002acc       10     1         <internal>:(.rodata.cst16)
 2002adc  2002adc       74     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg_extend)
 2002adc  2002adc       74     1                 g_pdm0_cfg_extend
 2002b50  2002b50       24     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg)
 2002b50  2002b50       24     1                 g_pdm0_cfg
 2002b74  2002b74      4e8     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg_data)
 2002b74  2002b74      4e8     1                 g_bsp_pin_cfg_data
 200305c  200305c        c     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg)
 200305c  200305c        c     1                 g_bsp_pin_cfg
 2003068  2003068        6     2         ./ra_gen/vector_data.o:(.rodata.g_interrupt_event_link_select)
 2003068  2003068        6     1                 g_interrupt_event_link_select
 200306e  200306e        6     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.rodata.g_vbatt_pins_input)
 200306e  200306e        6     1                 g_vbatt_pins_input
 2003074  2003074       20     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.nocache_list)
 2003074  2003074       20     1                 nocache_list
 2003094  2003094       18     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.g_init_info)
 2003094  2003094       18     1                 g_init_info
 20030ac  20030ac       84     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.zero_list)
 20030ac  20030ac       84     1                 zero_list
 2003130  2003130      190     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.copy_list)
 2003130  2003130      190     1                 copy_list
 20032c0  20032c0        8     2         <internal>:(.rodata.cst8)
 20032c8  20032c8       4e     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.version)
 20032c8  20032c8        4     1                 g_fsp_version
 20032cc  20032cc        6     1                 g_fsp_version_string
 20032d2  20032d2       44     1                 g_fsp_version_build_string
 2003316  2003316        0     1         __flash_readonly$$Limit = .
 2003316  2003316        0     1 __flash_preinit_array$$
 2003316  2003316        0     1         __preinit_array_start = .
 2003316  2003316        0     1         __preinit_array_end = .
 2003316  2003316        0     1 __flash_init_array$$
 2003316  2003316        0     1         __init_array_start = .
 2003316  2003316        0     1         __init_array_end = .
 2003316  2003316        0     1 __flash_fini_array$$
 2003316  2003316        0     1         __fini_array_start = .
 2003316  2003316        0     1         __fini_array_end = .
 2003316  2003316        0     1 __flash_arm.exidx$$
 2003316  2003316        0     1         __exidx_start = .
 2003316  2003316        0     1         __exidx_end = .
 2008000  2008000        0     1 .flash.endof
 2008000  2008000        0     1         __ddsc_FLASH_END = .
 2008000  2008000        0     1 .flash.flat_nsc
 2008000  2008000        0     1         __sau_ddsc_FLASH_NSC = .
 2c9f040  2c9f040        0     1 .option_setting_ofs0.startof
 2c9f040  2c9f040        0     1         __ddsc_OPTION_SETTING_OFS0_START = .
 2c9f040  2c9f040        4     4 __option_setting_ofs0_reg$$
 2c9f040  2c9f040        0     1         __option_setting_ofs0_reg$$Base = .
 2c9f040  2c9f040        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs0)
 2c9f040  2c9f040        4     1                 g_bsp_cfg_option_setting_ofs0
 2c9f044  2c9f044        0     1         __option_setting_ofs0_reg$$Limit = .
 2c9f044  2c9f044        0     1 .option_setting_ofs0.endof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS0_END = .
 2c9f044  2c9f044        0     1 .option_setting_ofs2.startof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS2_START = .
 2c9f044  2c9f044        4     4 __option_setting_ofs2_reg$$
 2c9f044  2c9f044        0     1         __option_setting_ofs2_reg$$Base = .
 2c9f044  2c9f044        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs2)
 2c9f044  2c9f044        4     1                 g_bsp_cfg_option_setting_ofs2
 2c9f048  2c9f048        0     1         __option_setting_ofs2_reg$$Limit = .
 2c9f048  2c9f048        0     1 .option_setting_ofs2.endof
 2c9f048  2c9f048        0     1         __ddsc_OPTION_SETTING_OFS2_END = .
 2c9f074  2c9f074        0     1 .option_setting_sas.startof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_START = .
 2c9f074  2c9f074        0     1 __option_setting_sas_reg$$
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Base = .
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Limit = .
 2c9f074  2c9f074        0     1 .option_setting_sas.endof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_END = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.startof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_START = .
12c9f4c0 12c9f4c0        0     1 __option_setting_ofs1_reg$$
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Base = .
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Limit = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.endof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_END = .
 2c9f0c0  2c9f0c0        0     1 .option_setting_ofs1_sec.startof
 2c9f0c0  2c9f0c0        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_START = .
 2c9f0c0  2c9f0c0        4     4 __option_setting_ofs1_sec_reg$$
 2c9f0c0  2c9f0c0        0     1         __option_setting_ofs1_sec_reg$$Base = .
 2c9f0c0  2c9f0c0        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sec)
 2c9f0c0  2c9f0c0        4     1                 g_bsp_cfg_option_setting_ofs1_sec
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs1_sec_reg$$Limit = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs1_sec.endof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_END = .
 2c9f120  2c9f120        0     1 .option_setting_ofs1_sel.startof
 2c9f120  2c9f120        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_START = .
 2c9f120  2c9f120        4     4 __option_setting_ofs1_sel_reg$$
 2c9f120  2c9f120        0     1         __option_setting_ofs1_sel_reg$$Base = .
 2c9f120  2c9f120        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sel)
 2c9f120  2c9f120        4     1                 g_bsp_cfg_option_setting_ofs1_sel
 2c9f124  2c9f124        0     1         __option_setting_ofs1_sel_reg$$Limit = .
 2c9f124  2c9f124        0     1 .option_setting_ofs1_sel.endof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_END = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.startof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_START = .
12c9f4c4 12c9f4c4        0     1 __option_setting_ofs3_reg$$
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Base = .
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Limit = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.endof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_END = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs3_sec.startof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_START = .
 2c9f0c4  2c9f0c4        4     4 __option_setting_ofs3_sec_reg$$
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs3_sec_reg$$Base = .
 2c9f0c4  2c9f0c4        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sec)
 2c9f0c4  2c9f0c4        4     1                 g_bsp_cfg_option_setting_ofs3_sec
 2c9f0c8  2c9f0c8        0     1         __option_setting_ofs3_sec_reg$$Limit = .
 2c9f0c8  2c9f0c8        0     1 .option_setting_ofs3_sec.endof
 2c9f0c8  2c9f0c8        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_END = .
 2c9f124  2c9f124        0     1 .option_setting_ofs3_sel.startof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_START = .
 2c9f124  2c9f124        4     4 __option_setting_ofs3_sel_reg$$
 2c9f124  2c9f124        0     1         __option_setting_ofs3_sel_reg$$Base = .
 2c9f124  2c9f124        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sel)
 2c9f124  2c9f124        4     1                 g_bsp_cfg_option_setting_ofs3_sel
 2c9f128  2c9f128        0     1         __option_setting_ofs3_sel_reg$$Limit = .
 2c9f128  2c9f128        0     1 .option_setting_ofs3_sel.endof
 2c9f128  2c9f128        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_END = .
12c9f600 12c9f600        0     1 .option_setting_bps.startof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_START = .
12c9f600 12c9f600        0     1 __option_setting_bps_reg$$
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Base = .
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Limit = .
12c9f600 12c9f600        0     1 .option_setting_bps.endof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_END = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.startof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_START = .
 2c9f200  2c9f200        0     1 __option_setting_bps_sec_reg$$
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Base = .
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Limit = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.endof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_END = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.startof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_START = .
 2e07700  2e07700        0     1 __option_setting_otp_pbps_sec_reg$$
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Base = .
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Limit = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.endof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_END = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.startof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_START = .
12e07780 12e07780        0     1 __option_setting_otp_pbps_reg$$
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Base = .
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Limit = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.endof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_END = .
12e07780 12e07780        0     1 PROVIDE ( __tls_base = ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_source = LOADADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_size = SIZEOF ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_offset = ADDR ( __ram_tbss$$ ) - ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_size = SIZEOF ( __ram_tbss$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __arm32_tls_tcb_offset = 8 )
       0        0     3cd4     1 .debug_loclists
       0        0     1800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_loclists)
    1800     1800      7ec     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_loclists)
    1fec     1fec       20     1         ./src/hal_entry.o:(.debug_loclists)
    200c     200c      136     1         ./src/pdm.o:(.debug_loclists)
    2142     2142      a15     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_loclists)
    2b57     2b57      4ae     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_loclists)
    3005     3005      499     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_loclists)
    349e     349e      411     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_loclists)
    38af     38af       1d     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_loclists)
    38cc     38cc      105     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_loclists)
    39d1     39d1       35     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_loclists)
    3a06     3a06       5c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_loclists)
    3a62     3a62       55     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_loclists)
    3ab7     3ab7       1e     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_loclists)
    3ad5     3ad5       36     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_loclists)
    3b0b     3b0b       cc     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_loclists)
    3bd7     3bd7       2a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_loclists)
    3c01     3c01       1b     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_loclists)
    3c1c     3c1c       7a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_loclists)
    3c96     3c96       3e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_loclists)
       0        0     2dd2     1 .debug_abbrev
       0        0      214     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_abbrev)
     214      214      1e5     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_abbrev)
     3f9      3f9      119     1         ./src/hal_entry.o:(.debug_abbrev)
     512      512      18a     1         ./src/pdm.o:(.debug_abbrev)
     69c      69c      10d     1         ./ra_gen/common_data.o:(.debug_abbrev)
     7a9      7a9      217     1         ./ra_gen/hal_data.o:(.debug_abbrev)
     9c0      9c0       3c     1         ./ra_gen/main.o:(.debug_abbrev)
     9fc      9fc       e6     1         ./ra_gen/pin_data.o:(.debug_abbrev)
     ae2      ae2       a8     1         ./ra_gen/vector_data.o:(.debug_abbrev)
     b8a      b8a      40a     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_abbrev)
     f94      f94      32c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_abbrev)
    12c0     12c0      44d     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_abbrev)
    170d     170d       a2     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_abbrev)
    17af     17af      31e     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_abbrev)
    1acd     1acd      149     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_abbrev)
    1c16     1c16       ad     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_abbrev)
    1cc3     1cc3      208     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_abbrev)
    1ecb     1ecb       44     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_abbrev)
    1f0f     1f0f      1d3     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_abbrev)
    20e2     20e2      17a     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_abbrev)
    225c     225c      216     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_abbrev)
    2472     2472       67     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_abbrev)
    24d9     24d9      1c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_abbrev)
    269d     269d       a7     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_abbrev)
    2744     2744      2bb     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_abbrev)
    29ff     29ff       43     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_abbrev)
    2a42     2a42       91     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_abbrev)
    2ad3     2ad3       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_abbrev)
    2b01     2b01       74     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_abbrev)
    2b75     2b75       62     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_abbrev)
    2bd7     2bd7       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_abbrev)
    2bf8     2bf8       94     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_abbrev)
    2c8c     2c8c       a0     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_abbrev)
    2d2c     2d2c       85     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_abbrev)
    2db1     2db1       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_abbrev)
       0        0    35a33     1 .debug_info
       0        0     15b1     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_info)
    15b1     15b1      454     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_info)
    1a05     1a05      a05     1         ./src/hal_entry.o:(.debug_info)
    240a     240a      9ff     1         ./src/pdm.o:(.debug_info)
    2e09     2e09      be2     1         ./ra_gen/common_data.o:(.debug_info)
    39eb     39eb     25f1     1         ./ra_gen/hal_data.o:(.debug_info)
    5fdc     5fdc       37     1         ./ra_gen/main.o:(.debug_info)
    6013     6013      49c     1         ./ra_gen/pin_data.o:(.debug_info)
    64af     64af      90c     1         ./ra_gen/vector_data.o:(.debug_info)
    6dbb     6dbb     3edb     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_info)
    ac96     ac96     8152     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_info)
   12de8    12de8     38ef     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_info)
   166d7    166d7      20b     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_info)
   168e2    168e2     7eb0     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_info)
   1e792    1e792      58a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_info)
   1ed1c    1ed1c      104     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_info)
   1ee20    1ee20     11c7     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_info)
   1ffe7    1ffe7       43     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_info)
   2002a    2002a     1611     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_info)
   2163b    2163b     15b8     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_info)
   22bf3    22bf3     5294     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_info)
   27e87    27e87       5f     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_info)
   27ee6    27ee6     6a6d     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_info)
   2e953    2e953       b1     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_info)
   2ea04    2ea04     6a82     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_info)
   35486    35486       3b     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_info)
   354c1    354c1       88     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_info)
   35549    35549       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_info)
   35577    35577       64     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_info)
   355db    355db       60     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_info)
   3563b    3563b      13d     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_info)
   35778    35778       76     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_info)
   357ee    357ee       97     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_info)
   35885    35885       78     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_info)
   358fd    358fd      136     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_info)
       0        0      789     1 .debug_rnglists
       0        0      1d5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_rnglists)
     1d5      1d5       c1     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_rnglists)
     296      296       17     1         ./src/hal_entry.o:(.debug_rnglists)
     2ad      2ad       19     1         ./src/pdm.o:(.debug_rnglists)
     2c6      2c6      122     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_rnglists)
     3e8      3e8       6d     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_rnglists)
     455      455      170     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_rnglists)
     5c5      5c5       c2     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_rnglists)
     687      687       1a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_rnglists)
     6a1      6a1       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_rnglists)
     6b8      6b8       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_rnglists)
     6cf      6cf       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_rnglists)
     6ef      6ef       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_rnglists)
     713      713       1b     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_rnglists)
     72e      72e       17     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_rnglists)
     745      745       44     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_rnglists)
       0        0    10618     1 .debug_str_offsets
       0        0      188     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_str_offsets)
     188      188       c4     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_str_offsets)
     24c      24c      81c     1         ./src/hal_entry.o:(.debug_str_offsets)
     a68      a68      584     1         ./src/pdm.o:(.debug_str_offsets)
     fec      fec      8b4     1         ./ra_gen/common_data.o:(.debug_str_offsets)
    18a0     18a0     131c     1         ./ra_gen/hal_data.o:(.debug_str_offsets)
    2bbc     2bbc       1c     1         ./ra_gen/main.o:(.debug_str_offsets)
    2bd8     2bd8      428     1         ./ra_gen/pin_data.o:(.debug_str_offsets)
    3000     3000      804     1         ./ra_gen/vector_data.o:(.debug_str_offsets)
    3804     3804     1334     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_str_offsets)
    4b38     4b38     2230     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_str_offsets)
    6d68     6d68     16dc     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_str_offsets)
    8444     8444       ac     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_str_offsets)
    84f0     84f0     1a54     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_str_offsets)
    9f44     9f44      45c     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_str_offsets)
    a3a0     a3a0       74     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_str_offsets)
    a414     a414      7d4     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_str_offsets)
    abe8     abe8       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_str_offsets)
    ac0c     ac0c      89c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_str_offsets)
    b4a8     b4a8      b8c     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_str_offsets)
    c034     c034     1318     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_str_offsets)
    d34c     d34c       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_str_offsets)
    d378     d378     16ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_str_offsets)
    ea64     ea64       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_str_offsets)
    eaa0     eaa0     1a00     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_str_offsets)
   104a0    104a0       1c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_str_offsets)
   104bc    104bc       3c     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_str_offsets)
   104f8    104f8       1c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_str_offsets)
   10514    10514       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_str_offsets)
   10544    10544       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_str_offsets)
   10574    10574       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_str_offsets)
   105a4    105a4       3c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_str_offsets)
   105e0    105e0       38     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_str_offsets)
       0        0    102d0     1 .debug_str
       0        0    102d0     1         <internal>:(.debug_str)
       0        0      7b4     1 .debug_addr
       0        0      1b8     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_addr)
     1b8      1b8       40     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_addr)
     1f8      1f8       14     1         ./src/hal_entry.o:(.debug_addr)
     20c      20c       e8     1         ./src/pdm.o:(.debug_addr)
     2f4      2f4       14     1         ./ra_gen/common_data.o:(.debug_addr)
     308      308       30     1         ./ra_gen/hal_data.o:(.debug_addr)
     338      338        c     1         ./ra_gen/main.o:(.debug_addr)
     344      344       10     1         ./ra_gen/pin_data.o:(.debug_addr)
     354      354       10     1         ./ra_gen/vector_data.o:(.debug_addr)
     364      364       d0     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_addr)
     434      434       8c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_addr)
     4c0      4c0       5c     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_addr)
     51c      51c       30     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_addr)
     54c      54c       c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_addr)
     610      610       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_addr)
     630      630       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_addr)
     650      650       1c     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_addr)
     66c      66c        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_addr)
     678      678       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_addr)
     69c      69c       18     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_addr)
     6b4      6b4       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_addr)
     6e0      6e0        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_addr)
     6ec      6ec       14     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_addr)
     700      700       1c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_addr)
     71c      71c       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_addr)
     758      758        c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_addr)
     764      764       10     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_addr)
     774      774        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_addr)
     780      780        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_addr)
     78c      78c       10     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_addr)
     79c      79c        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_addr)
     7a8      7a8        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_addr)
       0        0       29     1 .comment
       0        0       29     1         <internal>:(.comment)
       0        0       50     1 .ARM.attributes
       0        0       50     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.ARM.attributes)
       0        0     1018     4 .debug_frame
       0        0      448     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_frame)
     448      448       8c     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_frame)
     4d4      4d4       34     4         ./src/hal_entry.o:(.debug_frame)
     508      508       64     4         ./src/pdm.o:(.debug_frame)
     56c      56c       24     4         ./ra_gen/common_data.o:(.debug_frame)
     590      590       24     4         ./ra_gen/hal_data.o:(.debug_frame)
     5b4      5b4       30     4         ./ra_gen/main.o:(.debug_frame)
     5e4      5e4      1e8     4         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_frame)
     7cc      7cc      18c     4         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_frame)
     958      958      154     4         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_frame)
     aac      aac      188     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_frame)
     c34      c34       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_frame)
     c78      c78       34     4         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_frame)
     cac      cac       48     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_frame)
     cf4      cf4       70     4         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_frame)
     d64      d64       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_frame)
     d94      d94       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_frame)
     dd8      dd8       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_frame)
     e08      e08       68     4         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_frame)
     e70      e70       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_frame)
     eb0      eb0       4c     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_frame)
     efc      efc       24     4         ./ra/board/ra8p1_ek/board_init.o:(.debug_frame)
     f20      f20       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_frame)
     f54      f54       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_frame)
     f78      f78       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_frame)
     f9c      f9c       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_frame)
     fc0      fc0       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_frame)
     ff4      ff4       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_frame)
       0        0     5980     1 .debug_line
       0        0     16e5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_line)
    16e5     16e5      64c     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_line)
    1d31     1d31      12d     1         ./src/hal_entry.o:(.debug_line)
    1e5e     1e5e      398     1         ./src/pdm.o:(.debug_line)
    21f6     21f6       df     1         ./ra_gen/common_data.o:(.debug_line)
    22d5     22d5      168     1         ./ra_gen/hal_data.o:(.debug_line)
    243d     243d       5a     1         ./ra_gen/main.o:(.debug_line)
    2497     2497       a3     1         ./ra_gen/pin_data.o:(.debug_line)
    253a     253a       86     1         ./ra_gen/vector_data.o:(.debug_line)
    25c0     25c0      b22     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_line)
    30e2     30e2      581     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_line)
    3663     3663      617     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_line)
    3c7a     3c7a       8e     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_line)
    3d08     3d08      a46     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_line)
    474e     474e       ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_line)
    483a     483a      12f     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_line)
    4969     4969      138     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_line)
    4aa1     4aa1       75     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_line)
    4b16     4b16      197     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_line)
    4cad     4cad       e5     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_line)
    4d92     4d92      11f     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_line)
    4eb1     4eb1       9a     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_line)
    4f4b     4f4b      1d2     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_line)
    511d     511d       a4     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_line)
    51c1     51c1      2de     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_line)
    549f     549f       57     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_line)
    54f6     54f6       8e     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_line)
    5584     5584       43     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_line)
    55c7     55c7       a2     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_line)
    5669     5669       ad     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_line)
    5716     5716       45     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_line)
    575b     575b       a1     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_line)
    57fc     57fc       9f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_line)
    589b     589b       96     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_line)
    5931     5931       4f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_line)
       0        0      ff1     1 .debug_line_str
       0        0      ff1     1         <internal>:(.debug_line_str)
       0        0       40     1 .debug_aranges
       0        0       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_aranges)
      20       20       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_aranges)
       0        0     1dc0     4 .symtab
       0        0     1dc0     4         <internal>:(.symtab)
       0        0      c0c     1 .shstrtab
       0        0      c0c     1         <internal>:(.shstrtab)
       0        0     266e     1 .strtab
       0        0     266e     1         <internal>:(.strtab)

Cross Reference Table

Symbol                                            File
_SEGGER_RTT                                       ./src/SEGGER_RTT/SEGGER_RTT.o
__aeabi_memclr4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memcpy                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
SEGGER_RTT_WriteNoLock                            ./src/SEGGER_RTT/SEGGER_RTT.o
SEGGER_RTT_Write                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_Init                                   ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/pdm.o
SEGGER_RTT_vprintf                                ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_printf                                 ./src/SEGGER_RTT/SEGGER_RTT_printf.o
                                                  ./src/pdm.o
hal_entry                                         ./src/hal_entry.o
                                                  ./ra_gen/main.o
r_pdm_basic_messaging_core0_example               ./src/pdm.o
                                                  ./src/hal_entry.o
R_BSP_WarmStart                                   ./src/hal_entry.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_ioport_ctrl                                     ./ra_gen/common_data.o
                                                  ./src/hal_entry.o
g_bsp_pin_cfg                                     ./ra_gen/pin_data.o
                                                  ./src/hal_entry.o
                                                  ./ra_gen/common_data.o
R_IOPORT_Open                                     ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./src/hal_entry.o
g_pdm0_ctrl                                       ./ra_gen/hal_data.o
                                                  ./src/pdm.o
g_pdm0_cfg                                        ./ra_gen/hal_data.o
                                                  ./src/pdm.o
R_PDM_Open                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_BSP_SoftwareDelay                               ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_PDM_SoundDetectionEnable                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
g_pdm0_buffer                                     ./src/pdm.o
R_PDM_Start                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Stop                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Close                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
pdm0_callback                                     ./src/pdm.o
                                                  ./ra_gen/hal_data.o
g_pdm0_cfg_extend                                 ./ra_gen/hal_data.o
main                                              ./ra_gen/main.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_bsp_pin_cfg_data                                ./ra_gen/pin_data.o
g_vector_table                                    ./ra_gen/vector_data.o
pdm_sdet_isr                                      ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_dat_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_err_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
g_interrupt_event_link_select                     ./ra_gen/vector_data.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
gp_renesas_isr_context                            ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
g_protect_pfswe_counter                           ./ra/fsp/src/bsp/mcu/all/bsp_io.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
R_BSP_RegisterProtectDisable                      ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_RegisterProtectEnable                       ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_noinit_nocache$$Base                      fsp_gen.lld:404
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero_nocache$$Limit                       fsp_gen.lld:416
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_noinit_nocache$$Base                  fsp_gen.lld:454
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Limit                   fsp_gen.lld:466
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_noinit_nocache$$Base                  fsp_gen.lld:504
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Limit                   fsp_gen.lld:516
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_noinit_nocache$$Base                        fsp_gen.lld:622
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Limit                         fsp_gen.lld:634
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
g_init_info                                       ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_zero_nocache$$Base                        fsp_gen.lld:412
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Base                                fsp_gen.lld:429
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Limit                               fsp_gen.lld:432
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Base                    fsp_gen.lld:462
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Base                            fsp_gen.lld:479
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Limit                           fsp_gen.lld:482
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Base                    fsp_gen.lld:512
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Base                            fsp_gen.lld:529
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Limit                           fsp_gen.lld:532
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Base                                 fsp_gen.lld:562
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Limit                                fsp_gen.lld:565
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Base                                 fsp_gen.lld:595
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Limit                                fsp_gen.lld:598
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Base                          fsp_gen.lld:630
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Base                                  fsp_gen.lld:650
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Limit                                 fsp_gen.lld:654
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Base                                  fsp_gen.lld:668
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Limit                                 fsp_gen.lld:673
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Base                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Limit                     fsp_gen.lld:53
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Load                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Base                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Limit                     fsp_gen.lld:184
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Load                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Base                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Limit                    fsp_gen.lld:284
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Load                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Base                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Limit                         fsp_gen.lld:399
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Load                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:70
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:196
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Base                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Limit                fsp_gen.lld:296
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Load                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Base                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Limit                     fsp_gen.lld:449
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Load                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:87
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:208
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Base                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Limit                fsp_gen.lld:308
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Load                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Base                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Limit                     fsp_gen.lld:499
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Load                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Base                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:104
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Load                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Base                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:220
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Load                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Base                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Limit                     fsp_gen.lld:320
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Load                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Base                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Limit                          fsp_gen.lld:549
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Load                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Base                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:121
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Load                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Base                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:232
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Load                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Base                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Limit                     fsp_gen.lld:332
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Load                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Base                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Limit                          fsp_gen.lld:582
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Load                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Base                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Limit                       fsp_gen.lld:144
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Load                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Base                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Limit                       fsp_gen.lld:244
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Load                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Base                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Limit                      fsp_gen.lld:344
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Load                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Base                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Limit                           fsp_gen.lld:617
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Load                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Base                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Limit                                fsp_gen.lld:663
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Load                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
SystemCoreClockUpdate                             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
SystemCoreClock                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
bsp_clock_init                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_SubClockStabilizeWaitAfterReset             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_BSP_Init_RTC                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_init                                          ./ra/board/ra8p1_ek/board_init.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_common.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_prv_software_delay_loop                       ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
g_bsp_group_irq_sources                           ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
NMI_Handler                                       ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
bsp_irq_cfg                                       ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_protect_counters                                ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
Reset_Handler                                     ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SystemInit                                        ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
Default_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_main_stack                                      ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__Vectors                                         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
HardFault_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
MemManage_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
BusFault_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
UsageFault_Handler                                ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SecureFault_Handler                               ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SVC_Handler                                       ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
DebugMon_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
PendSV_Handler                                    ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SysTick_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
__aeabi_memcpy4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__tls_base                                        fsp_gen.lld:1024
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_init_tls                                         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_set_tls                                          /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_end                                  fsp_gen.lld:739
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_start                                fsp_gen.lld:736
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memclr                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_source                                    fsp_gen.lld:1025
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_size                                      fsp_gen.lld:1026
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_offset                                     fsp_gen.lld:1027
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_size                                       fsp_gen.lld:1028
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__arm32_tls_tcb_offset                            fsp_gen.lld:1029
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
__tls                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
bzero                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memset                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
__aeabi_memclr8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memcpy                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
__aeabi_memcpy8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
