{:input (genetic.crossover/dumb-crossover 1733343136 (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire19_:missing_27 , wire20_36, wire21_39);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire12;\n  wire wire14_18;\n  wire wire16_39;\n  wire wire17;\n  input \\wire19_:missing_27 ;\n  wire \\wire19_:missing_27 ;\n  wire wire1_39;\n  wire \\wire1_:missing ;\n  output wire20_36;\n  wire wire20_36;\n  output wire21_39;\n  wire wire21_39;\n  wire wire22_27;\n  wire wire23_28;\n  wire \\wire23_:missing ;\n  wire wire24_29;\n  wire wire24_39;\n  wire wire25_34;\n  wire \\wire26_:missing ;\n  wire wire2_7;\n  wire \\wire2_:missing ;\n  wire wire36_39;\n  wire wire38;\n  wire wire3_12;\n  wire \\wire3_39_:missing ;\n  wire wire4_16;\n  wire wire5_8;\n  wire \\wire6_:missing ;\n  wire wire7_11;\n  wire wire7_13;\n  wire wire7_29;\n  wire wire7_31;\n  wire wire7_32;\n  wire \\wire7_33_:missing ;\n  wire wire7_6;\n  wire \\wire7_:missing ;\n  wire \\wire7_:missing_15_17 ;\n  wire \\wire7_:missing_27_28 ;\n  wire \\wire7_:missing_37_38_39 ;\n  wire wire9_10_22;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_29_40 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_30_14 ;\n  wire \\wire:missing_31_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_8_11 ;\n  wire \\wire:missing_8_14 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire1_:missing  = 2'h1 >> wire1_39;\n  assign \\wire:missing_edge  = 4'h8 >> { wire9_10_22, \\wire:missing_edge  };\n  assign wire12 = 2'hx >> wire3_12;\n  assign wire9_10_22 = 2'h1 >> wire22_27;\n  assign \\wire2_:missing  = 2'h1 >> wire2_7;\n  assign \\wire23_:missing  = 2'h1 >> wire23_28;\n  assign wire24_29 = 2'h1 >> wire24_39;\n  assign wire25_34 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire26_:missing  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire22_27 = 4'h8 >> { \\wire19_:missing_27 , \\wire7_:missing_27_28  };\n  assign wire23_28 = 4'h8 >> { \\wire:missing_edge , \\wire7_:missing_27_28  };\n  assign \\wire:missing_29_40  = 4'h8 >> { wire24_29, wire7_29 };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire:missing_30_14 , \\wire:missing_30_14  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_31_34 , wire7_31 };\n  assign \\wire:missing_edge  = 2'hx >> wire7_32;\n  assign wire3_12 = 2'h1 >> \\wire3_39_:missing ;\n  assign \\wire:missing_39  = 2'hx >> \\wire7_:missing_37_38_39 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_16;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_8;\n  assign \\wire6_:missing  = 4'h6 >> { \\wire:missing_edge , wire7_6 };\n  assign wire7_11 = 4'h8 >> { \\wire:missing_edge , \\wire7_:missing  };\n  assign wire5_8 = 4'h8 >> { \\wire:missing_8_11 , \\wire:missing_8_14  };\n  assign \\wire:missing_9  = 4'h6 >> { \\wire:missing_edge , wire9_10_22 };\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_40  = \\wire:missing_29_40 ;\n  assign wire38 = \\wire7_:missing_37_38_39 ;\n  assign \\wire:missing_edge  = \\wire7_:missing_37_38_39 ;\n  assign wire20_36 = wire36_39;\n  assign \\wire:missing_35  = \\wire:missing_edge ;\n  assign \\wire:missing_31_34  = wire25_34;\n  assign \\wire:missing_edge  = \\wire7_33_:missing ;\n  assign wire14_18 = \\wire:missing_edge ;\n  assign wire17 = \\wire7_:missing_15_17 ;\n  assign wire4_16 = wire16_39;\n  assign \\wire:missing_edge  = \\wire7_:missing_15_17 ;\n  assign \\wire:missing_14  = wire14_18;\n  assign \\wire:missing_edge  = wire7_13;\n  assign \\wire:missing_8_11  = wire7_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:3.1-97.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire19_:missing_27 , wire20_36, wire21_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:11.9-11.28\" *)\n  input \\wire19_:missing_27 ;\n  wire \\wire19_:missing_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:15.10-15.19\" *)\n  output wire20_36;\n  wire wire20_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:17.10-17.19\" *)\n  output wire21_39;\n  wire wire21_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/340DB74E.v:28.8-28.17\" *)\n  wire wire36_39;\n  assign \\:missing_edge  = 1'h0;\n  assign wire20_36 = 1'hx;\n  assign wire21_39 = 1'hx;\n  assign wire36_39 = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:02:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf/src/top.v'.\nSBY  2:02:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] Copy '/tmp/fuzzmount2DDF5D8C/340DB74E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf/src/340DB74E.v'.\nSBY  2:02:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] Copy '/tmp/fuzzmount2DDF5D8C/340DB74E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf/src/340DB74E.post.v'.\nSBY  2:02:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: abc pdr\nSBY  2:02:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:02:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] base: Warning: Wire presynth.\\wire21_39 is used but has no driver.\nSBY  2:02:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] base: Warning: Wire presynth.\\wire20_36 is used but has no driver.\nSBY  2:02:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] base: finished (returncode=0)\nSBY  2:02:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:02:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] aig: Warning: Wire presynth.\\wire21_39 is used but has no driver.\nSBY  2:02:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] aig: Warning: Wire presynth.\\wire20_36 is used but has no driver.\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] aig: finished (returncode=0)\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: Warning: The network has no constraints.\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: finished (returncode=0)\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] engine_0: Status returned by engine: FAIL\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf'.\nSBY  2:02:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0b4k5nhf] DONE (FAIL, rc=2)\n", :err ""}}}