INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:10:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 buffer8/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            load0/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 1.796ns (24.485%)  route 5.539ns (75.515%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1373, unset)         0.508     0.508    buffer8/clk
                         FDRE                                         r  buffer8/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer8/outs_reg[2]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer10/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 f  buffer10/control/dataReg[2]_i_1/O
                         net (fo=4, unplaced)         0.401     1.674    cmpi0/buffer10_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.717 r  cmpi0/feature_loadEn_INST_0_i_65/O
                         net (fo=1, unplaced)         0.459     2.176    cmpi0/feature_loadEn_INST_0_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.421 r  cmpi0/feature_loadEn_INST_0_i_38/CO[3]
                         net (fo=1, unplaced)         0.007     2.428    cmpi0/feature_loadEn_INST_0_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.478 r  cmpi0/feature_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.478    cmpi0/feature_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.528 r  cmpi0/feature_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.528    cmpi0/feature_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.578 f  cmpi0/feature_loadEn_INST_0_i_3/CO[3]
                         net (fo=73, unplaced)        0.680     3.258    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.301 f  init0/control/start_ready_INST_0_i_13/O
                         net (fo=47, unplaced)        0.325     3.626    init0/control/dataReg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     3.669 f  init0/control/fullReg_i_3/O
                         net (fo=34, unplaced)        0.317     3.986    init14/control/p_2_in
                         LUT6 (Prop_lut6_I5_O)        0.043     4.029 r  init14/control/Memory[0][0]_i_42/O
                         net (fo=1, unplaced)         0.377     4.406    cmpi5/Memory_reg[0][0]_i_7_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.449 r  cmpi5/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.000     4.449    cmpi5/Memory[0][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.695 r  cmpi5/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     4.702    cmpi5/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.752 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.752    cmpi5/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.874 r  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=5, unplaced)         0.272     5.146    init14/control/result[0]
                         LUT2 (Prop_lut2_I0_O)        0.122     5.268 f  init14/control/Empty_i_5/O
                         net (fo=1, unplaced)         0.244     5.512    buffer56/fifo/Empty_reg_4
                         LUT6 (Prop_lut6_I4_O)        0.043     5.555 f  buffer56/fifo/Empty_i_2__12/O
                         net (fo=5, unplaced)         0.272     5.827    buffer56/fifo/buffer56_outs_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     5.870 r  buffer56/fifo/fullReg_i_6/O
                         net (fo=3, unplaced)         0.262     6.132    buffer37/fifo/anyBlockStop_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.175 r  buffer37/fifo/transmitValue_i_2__22/O
                         net (fo=7, unplaced)         0.412     6.587    buffer37/fifo/transmitValue_reg
                         LUT5 (Prop_lut5_I0_O)        0.043     6.630 r  buffer37/fifo/fullReg_i_4__1/O
                         net (fo=7, unplaced)         0.279     6.909    buffer35/fifo/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.043     6.952 r  buffer35/fifo/dataReg[31]_i_5/O
                         net (fo=1, unplaced)         0.244     7.196    mem_controller4/read_arbiter/data/dataReg_reg[31]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     7.239 r  mem_controller4/read_arbiter/data/dataReg[31]_i_3/O
                         net (fo=1, unplaced)         0.244     7.483    mem_controller4/read_arbiter/data/fork9/control/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.043     7.526 r  mem_controller4/read_arbiter/data/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     7.843    load0/data_tehb/dataReg_reg[31]_0[0]
                         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1373, unset)         0.483     6.183    load0/data_tehb/clk
                         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    load0/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 -1.888    




