// Seed: 2239490125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
  logic id_9;
  assign id_4 = id_2;
  always @(posedge 1);
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5
);
  logic id_9, id_10;
  reg id_11;
  initial begin
    id_11 <= id_7;
  end
  type_0 id_12 (.id_0(1));
  logic id_13;
endmodule
