/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  reg [26:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [25:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_1z[0] ? celloutsig_1_1z[2] : celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_8z[1] ? celloutsig_1_4z : celloutsig_1_5z[9];
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_1_7z = ~(celloutsig_1_6z | in_data[126]);
  assign celloutsig_1_17z = ~(celloutsig_1_1z[2] | celloutsig_1_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | in_data[32]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z[10] | celloutsig_0_14z) & celloutsig_0_12z);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_17z | ~(in_data[87]);
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_0_25z = { celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z } + celloutsig_0_11z[3:1];
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_6z } == celloutsig_1_1z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z } == { celloutsig_0_6z[2], celloutsig_0_6z[3], celloutsig_0_6z[0] };
  assign celloutsig_0_1z = in_data[40:35] >= in_data[67:62];
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z[6:2], celloutsig_0_6z[3], celloutsig_0_6z[0] } >= { celloutsig_0_6z[6:2], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[74:64], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } <= in_data[56:43];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } <= { in_data[188:177], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[143:125] % { 1'h1, in_data[154:138], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_9z[23:7] != { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_1_15z = | celloutsig_1_14z[11:0];
  assign celloutsig_1_18z = | { celloutsig_1_10z[18:6], celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_12z = | { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[81:73];
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z[1], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ celloutsig_0_9z[16:14];
  assign celloutsig_1_3z = ~^ { in_data[165:157], celloutsig_1_0z };
  assign celloutsig_1_6z = ^ { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_17z = ^ { in_data[46:44], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z[6:2], celloutsig_0_6z[3], celloutsig_0_6z[0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_0z = ^ in_data[115:110];
  assign celloutsig_1_8z = celloutsig_1_2z[2:0] >> in_data[102:100];
  assign celloutsig_1_9z = { celloutsig_1_5z[7:2], celloutsig_1_7z } >> { in_data[137:132], celloutsig_1_7z };
  assign celloutsig_1_14z = { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z } >> in_data[115:103];
  assign celloutsig_0_9z = { in_data[22:6], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z } >> { in_data[91:76], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_6z[3:2], celloutsig_0_6z[3], celloutsig_0_6z[0] };
  assign celloutsig_1_2z = { celloutsig_1_1z[4:3], celloutsig_1_0z, celloutsig_1_0z } >> in_data[176:173];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_26z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_26z = { in_data[52:30], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[177:173];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign { celloutsig_0_6z[2], celloutsig_0_6z[3], celloutsig_0_6z[4], celloutsig_0_6z[0], celloutsig_0_6z[6:5] } = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, in_data[86:85] } ~^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z[1] = celloutsig_0_6z[3];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
