#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000272b0ac00b0 .scope module, "stimulus" "stimulus" 2 131;
 .timescale -3 -3;
P_00000272b0aa2520 .param/l "W" 0 2 132, +C4<00000000000000000000000000010000>;
v00000272b0b1a4e0_0 .net "a", 15 0, v00000272b09eb600_0;  1 drivers
v00000272b0b1b7a0_0 .net "b", 15 0, v00000272b0b19390_0;  1 drivers
v00000272b0b1a940_0 .net "c", 15 0, v00000272b0b19b10_0;  1 drivers
v00000272b0b1b840_0 .net "clk", 0 0, v00000272b0aa4750_0;  1 drivers
v00000272b0b1a300_0 .net "d", 15 0, v00000272b0b19d90_0;  1 drivers
v00000272b0b1b8e0_0 .net "q", 15 0, v00000272b0b1bac0_0;  1 drivers
v00000272b0b1a3a0_0 .net "reset", 0 0, v00000272b0b19430_0;  1 drivers
v00000272b0b1bb60_0 .net "rmd", 0 0, v00000272b0b1a440_0;  1 drivers
v00000272b0b1bc00_0 .net "start", 0 0, v00000272b0b19ed0_0;  1 drivers
v00000272b0b1a580_0 .net "valid", 0 0, v00000272b0b1b520_0;  1 drivers
S_00000272b0aba960 .scope module, "gen" "generator" 2 137, 2 11 0, S_00000272b0ac00b0;
 .timescale -3 -3;
    .port_info 0 /OUTPUT 1 "reset";
    .port_info 1 /OUTPUT 1 "start";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
    .port_info 4 /OUTPUT 16 "c";
    .port_info 5 /OUTPUT 16 "d";
    .port_info 6 /OUTPUT 1 "clk";
P_00000272b0aa22a0 .param/l "W" 0 2 12, +C4<00000000000000000000000000010000>;
v00000272b09eb600_0 .var/s "a", 15 0;
v00000272b0b19390_0 .var/s "b", 15 0;
v00000272b0b19b10_0 .var/s "c", 15 0;
v00000272b0b19110_0 .net "clk", 0 0, v00000272b0aa4750_0;  alias, 1 drivers
v00000272b0b19d90_0 .var/s "d", 15 0;
v00000272b0b19430_0 .var "reset", 0 0;
v00000272b0b19ed0_0 .var "start", 0 0;
S_00000272b0abaaf0 .scope module, "clk50MHz" "clk_gen" 2 18, 2 3 0, S_00000272b0aba960;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v00000272b0aa4750_0 .var "clk", 0 0;
S_00000272b0aad3b0 .scope task, "do_reset" "do_reset" 2 34, 2 34 0, S_00000272b0aba960;
 .timescale -3 -3;
E_00000272b0aa2160 .event posedge, v00000272b0aa4750_0;
TD_stimulus.gen.do_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272b0b19430_0, 0, 1;
    %wait E_00000272b0aa2160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272b0b19430_0, 0, 1;
    %wait E_00000272b0aa2160;
    %end;
S_00000272b0aad540 .scope task, "set" "set" 2 43, 2 43 0, S_00000272b0aba960;
 .timescale -3 -3;
v00000272b0a9df30_0 .var/i "_a", 31 0;
v00000272b0a72ee0_0 .var/i "_b", 31 0;
v00000272b09ebf30_0 .var/i "_c", 31 0;
v00000272b0ac0240_0 .var/i "_d", 31 0;
TD_stimulus.gen.set ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000272b0b19ed0_0, 0, 1;
    %load/vec4 v00000272b0a9df30_0;
    %pad/s 16;
    %store/vec4 v00000272b09eb600_0, 0, 16;
    %load/vec4 v00000272b0a72ee0_0;
    %pad/s 16;
    %store/vec4 v00000272b0b19390_0, 0, 16;
    %load/vec4 v00000272b09ebf30_0;
    %pad/s 16;
    %store/vec4 v00000272b0b19b10_0, 0, 16;
    %load/vec4 v00000272b0ac0240_0;
    %pad/s 16;
    %store/vec4 v00000272b0b19d90_0, 0, 16;
    %wait E_00000272b0aa2160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272b0b19ed0_0, 0, 1;
    %end;
S_00000272b0aabad0 .scope module, "me" "math_expression" 2 147, 3 3 0, S_00000272b0ac00b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /OUTPUT 1 "valid";
    .port_info 2 /OUTPUT 1 "rmd";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 16 "c";
    .port_info 6 /INPUT 16 "d";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "start";
P_00000272b0aa4940 .param/l "IDLE" 1 3 12, +C4<00000000000000000000000000000000>;
P_00000272b0aa4978 .param/l "PROC" 1 3 13, +C4<00000000000000000000000000000001>;
P_00000272b0aa49b0 .param/l "W" 0 3 4, +C4<00000000000000000000000000010000>;
v00000272b0b19bb0_0 .var/s "_a", 15 0;
v00000272b0b191b0_0 .var/s "_b", 15 0;
v00000272b0b19890_0 .var/s "_c", 15 0;
v00000272b0b19cf0_0 .var/s "_d", 15 0;
v00000272b0b19f70_0 .net/s *"_ivl_0", 15 0, L_00000272b0b1b0c0;  1 drivers
v00000272b0b19c50_0 .net/s *"_ivl_11", 15 0, L_00000272b0b1a9e0;  1 drivers
L_00000272b0b60118 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v00000272b0b194d0_0 .net/2s *"_ivl_12", 15 0, L_00000272b0b60118;  1 drivers
v00000272b0b19570_0 .net/s *"_ivl_15", 15 0, L_00000272b0b1aa80;  1 drivers
L_00000272b0b60088 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000272b0b19e30_0 .net/2s *"_ivl_2", 15 0, L_00000272b0b60088;  1 drivers
v00000272b0b19070_0 .net *"_ivl_20", 14 0, L_00000272b0b1bd40;  1 drivers
L_00000272b0b600d0 .functor BUFT 1, C4<0000000000000011>, C4<0>, C4<0>, C4<0>;
v00000272b0b197f0_0 .net/2s *"_ivl_4", 15 0, L_00000272b0b600d0;  1 drivers
v00000272b0b19610_0 .net/s *"_ivl_7", 15 0, L_00000272b0b1bf20;  1 drivers
v00000272b0b19250_0 .net/s *"_ivl_8", 15 0, L_00000272b0b1bca0;  1 drivers
v00000272b0b192f0_0 .net/s "_q", 15 0, L_00000272b0b1ab20;  1 drivers
v00000272b0b196b0_0 .net "_rmd", 0 0, L_00000272b0b1abc0;  1 drivers
v00000272b0b19930_0 .net/s "a", 15 0, v00000272b09eb600_0;  alias, 1 drivers
v00000272b0b19750_0 .net/s "b", 15 0, v00000272b0b19390_0;  alias, 1 drivers
v00000272b0b199d0_0 .net/s "c", 15 0, v00000272b0b19b10_0;  alias, 1 drivers
v00000272b0b19a70_0 .net "clk", 0 0, v00000272b0aa4750_0;  alias, 1 drivers
v00000272b0b1a6c0_0 .net/s "d", 15 0, v00000272b0b19d90_0;  alias, 1 drivers
v00000272b0b1a800_0 .net/s "numerator", 15 0, L_00000272b0b1ae40;  1 drivers
v00000272b0b1bac0_0 .var/s "q", 15 0;
v00000272b0b1a620_0 .net "reset", 0 0, v00000272b0b19430_0;  alias, 1 drivers
v00000272b0b1a440_0 .var "rmd", 0 0;
v00000272b0b1a760_0 .net "start", 0 0, v00000272b0b19ed0_0;  alias, 1 drivers
v00000272b0b1b700_0 .var "state", 1 0;
v00000272b0b1b520_0 .var "valid", 0 0;
L_00000272b0b1b0c0 .arith/sub 16, v00000272b0b19bb0_0, v00000272b0b191b0_0;
L_00000272b0b1bf20 .arith/mult 16, v00000272b0b19890_0, L_00000272b0b600d0;
L_00000272b0b1bca0 .arith/sum 16, L_00000272b0b60088, L_00000272b0b1bf20;
L_00000272b0b1a9e0 .arith/mult 16, L_00000272b0b1b0c0, L_00000272b0b1bca0;
L_00000272b0b1aa80 .arith/mult 16, v00000272b0b19cf0_0, L_00000272b0b60118;
L_00000272b0b1ae40 .arith/sub 16, L_00000272b0b1a9e0, L_00000272b0b1aa80;
L_00000272b0b1bd40 .part L_00000272b0b1ae40, 1, 15;
L_00000272b0b1ab20 .extend/s 16, L_00000272b0b1bd40;
L_00000272b0b1abc0 .part L_00000272b0b1ae40, 0, 1;
S_00000272b0aabc60 .scope module, "mon" "monitor" 2 160, 2 59 0, S_00000272b0ac00b0;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "valid";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 16 "q";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 16 "c";
    .port_info 7 /INPUT 16 "d";
P_00000272b0aa1ba0 .param/l "W" 0 2 60, +C4<00000000000000000000000000010000>;
v00000272b0b1ada0_0 .var/s "_a", 15 0;
v00000272b0b1b5c0_0 .var/s "_b", 15 0;
v00000272b0b1ba20_0 .var/s "_c", 15 0;
v00000272b0b1a120_0 .var/s "_d", 15 0;
v00000272b0b1aee0_0 .var/s "_q", 15 0;
v00000272b0b1af80_0 .net/s "a", 15 0, v00000272b09eb600_0;  alias, 1 drivers
v00000272b0b1b020_0 .net/s "b", 15 0, v00000272b0b19390_0;  alias, 1 drivers
v00000272b0b1a8a0_0 .net/s "c", 15 0, v00000272b0b19b10_0;  alias, 1 drivers
v00000272b0b1a1c0_0 .net "clk", 0 0, v00000272b0aa4750_0;  alias, 1 drivers
v00000272b0b1b660_0 .net/s "d", 15 0, v00000272b0b19d90_0;  alias, 1 drivers
v00000272b0b1b980_0 .net/s "q", 15 0, v00000272b0b1bac0_0;  alias, 1 drivers
v00000272b0b1b200_0 .net "start", 0 0, v00000272b0b19ed0_0;  alias, 1 drivers
v00000272b0b1a260_0 .net "valid", 0 0, v00000272b0b1b520_0;  alias, 1 drivers
E_00000272b0aa1ea0 .event anyedge, v00000272b0b1b520_0;
S_00000272b0b1d050 .scope function.vec4.u16, "math_expr" "math_expr" 2 85, 2 85 0, S_00000272b0aabc60;
 .timescale -3 -3;
v00000272b0b1a080_0 .var/s "a", 15 0;
v00000272b0b1b480_0 .var/s "b", 15 0;
v00000272b0b1b3e0_0 .var/s "c", 15 0;
v00000272b0b1be80_0 .var/s "d", 15 0;
; Variable math_expr is vec4 return value of scope S_00000272b0b1d050
TD_stimulus.mon.math_expr ;
    %load/vec4 v00000272b0b1a080_0;
    %pad/s 32;
    %load/vec4 v00000272b0b1b480_0;
    %pad/s 32;
    %sub;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000272b0b1b3e0_0;
    %pad/s 32;
    %muli 3, 0, 32;
    %add;
    %mul;
    %load/vec4 v00000272b0b1be80_0;
    %pad/s 32;
    %muli 4, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to math_expr (store_vec4_to_lval)
    %end;
    .scope S_00000272b0abaaf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272b0aa4750_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v00000272b0aa4750_0;
    %inv;
    %store/vec4 v00000272b0aa4750_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000272b0aba960;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272b0b19430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000272b0b19ed0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %split/vec4 16;
    %store/vec4 v00000272b0b19d90_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v00000272b0b19b10_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v00000272b0b19390_0, 0, 16;
    %store/vec4 v00000272b09eb600_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_00000272b0aba960;
T_5 ;
    %fork TD_stimulus.gen.do_reset, S_00000272b0aad3b0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000272b0a9df30_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000272b0a72ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000272b09ebf30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000272b0ac0240_0, 0, 32;
    %fork TD_stimulus.gen.set, S_00000272b0aad540;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000272b0a9df30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000272b0a72ee0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000272b09ebf30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000272b0ac0240_0, 0, 32;
    %fork TD_stimulus.gen.set, S_00000272b0aad540;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000272b0a9df30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000272b0a72ee0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000272b09ebf30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000272b0ac0240_0, 0, 32;
    %fork TD_stimulus.gen.set, S_00000272b0aad540;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000272b0aabad0;
T_6 ;
    %wait E_00000272b0aa2160;
    %load/vec4 v00000272b0b1a620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272b0b1b520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000272b0b1b700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b1bac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b19bb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b191b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b19890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b19cf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000272b0b1a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000272b0b1b700_0, 0;
    %load/vec4 v00000272b0b19930_0;
    %load/vec4 v00000272b0b19750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000272b0b199d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000272b0b1a6c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 16;
    %assign/vec4 v00000272b0b19cf0_0, 0;
    %split/vec4 16;
    %assign/vec4 v00000272b0b19890_0, 0;
    %split/vec4 16;
    %assign/vec4 v00000272b0b191b0_0, 0;
    %assign/vec4 v00000272b0b19bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000272b0b1b700_0, 0;
T_6.3 ;
    %load/vec4 v00000272b0b1b700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000272b0b1b520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000272b0b1bac0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v00000272b0b192f0_0;
    %assign/vec4 v00000272b0b1bac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000272b0b1b520_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000272b0aabc60;
T_7 ;
    %wait E_00000272b0aa1ea0;
T_7.0 ;
    %load/vec4 v00000272b0b1a260_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %load/vec4 v00000272b0b1b980_0;
    %load/vec4 v00000272b0b1aee0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 69 "$display", "success quo: %d", v00000272b0b1aee0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 72 "$display", "failed, quo: %d, required: %d", v00000272b0b1b980_0, v00000272b0b1aee0_0, " " {0 0 0};
T_7.3 ;
    %wait E_00000272b0aa2160;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000272b0aabc60;
T_8 ;
    %wait E_00000272b0aa2160;
    %load/vec4 v00000272b0b1b200_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v00000272b0b1af80_0;
    %load/vec4 v00000272b0b1b020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000272b0b1a8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000272b0b1b660_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %split/vec4 16;
    %assign/vec4 v00000272b0b1a120_0, 0;
    %split/vec4 16;
    %assign/vec4 v00000272b0b1ba20_0, 0;
    %split/vec4 16;
    %assign/vec4 v00000272b0b1b5c0_0, 0;
    %assign/vec4 v00000272b0b1ada0_0, 0;
    %load/vec4 v00000272b0b1ada0_0;
    %load/vec4 v00000272b0b1b5c0_0;
    %load/vec4 v00000272b0b1ba20_0;
    %load/vec4 v00000272b0b1a120_0;
    %store/vec4 v00000272b0b1be80_0, 0, 16;
    %store/vec4 v00000272b0b1b3e0_0, 0, 16;
    %store/vec4 v00000272b0b1b480_0, 0, 16;
    %store/vec4 v00000272b0b1a080_0, 0, 16;
    %callf/vec4 TD_stimulus.mon.math_expr, S_00000272b0b1d050;
    %assign/vec4 v00000272b0b1aee0_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./design.v";
