-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
-- Date        : Mon Nov 10 15:28:13 2025
-- Host        : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Design_2_CU_top_0_0_sim_netlist.vhdl
-- Design      : Design_2_CU_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    going_afull : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    going_full1 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \^going_full1\ : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair0";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  going_full1 <= \^going_full1\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\,
      I3 => \count_value_i_reg[0]_0\,
      I4 => ram_wr_en_i,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0088"
    )
        port map (
      I0 => ram_wr_en_i,
      I1 => \^going_full1\,
      I2 => \^leaving_empty0\,
      I3 => \count_value_i_reg[0]_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFBBBFBBBFBBB"
    )
        port map (
      I0 => clr_full,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I2 => \count_value_i_reg[0]_0\,
      I3 => \^leaving_empty0\,
      I4 => \^going_full1\,
      I5 => ram_wr_en_i,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      O => \^going_full1\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair5";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[8]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_i,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair3";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__3_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair8";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair11";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    going_full1 : in STD_LOGIC;
    going_afull : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_i\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair14";
begin
  \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) <= \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0);
  ram_wr_en_i <= \^ram_wr_en_i\;
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F7000000F0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\,
      I1 => going_full1,
      I2 => going_afull,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I4 => rst,
      I5 => almost_full,
      O => \syncstages_ff_reg[3]\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_wr_en_i\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_i\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 22528;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 44;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 22528;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31 downto 0) <= \^doutb\(31 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => addrb(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(15 downto 0) => dina(31 downto 16),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \^doutb\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^doutb\(31 downto 16),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 43 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 43 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001000000001000";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 22528;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 825241656;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 44;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 43 downto 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair16";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 22528;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair16";
begin
  almost_empty <= \<const0>\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  dout(43) <= \<const0>\;
  dout(42) <= \<const0>\;
  dout(41) <= \<const0>\;
  dout(40) <= \<const0>\;
  dout(39) <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36) <= \<const0>\;
  dout(35) <= \<const0>\;
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32) <= \<const0>\;
  dout(31 downto 0) <= \^dout\(31 downto 0);
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(43 downto 32) => B"000000000000",
      dina(31 downto 0) => din(31 downto 0),
      dinb(43 downto 0) => B"00000000000000000000000000000000000000000000",
      douta(43 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(43 downto 0),
      doutb(43 downto 32) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(43 downto 32),
      doutb(31 downto 0) => \^dout\(31 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_9,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_9,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3_0\(8 downto 0) => wr_pntr_ext(8 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4_0\(8 downto 0) => \count_value_i__0\(8 downto 0),
      going_afull => going_afull,
      going_full1 => going_full1,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_9,
      Q(8) => rdpp1_inst_n_0,
      Q(7) => rdpp1_inst_n_1,
      Q(6) => rdpp1_inst_n_2,
      Q(5) => rdpp1_inst_n_3,
      Q(4) => rdpp1_inst_n_4,
      Q(3) => rdpp1_inst_n_5,
      Q(2) => rdpp1_inst_n_6,
      Q(1) => rdpp1_inst_n_7,
      Q(0) => rdpp1_inst_n_8,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_0\
     port map (
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[8]_0\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(8) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(7) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(6) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(5) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(4) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(3) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(2) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(1) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_i_2_0\(0) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_1\
     port map (
      Q(8 downto 0) => \count_value_i__0\(8 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      almost_full => \^almost_full\,
      \count_value_i_reg[8]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => xpm_fifo_rst_inst_n_2,
      going_afull => going_afull,
      going_full1 => going_full1,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      \syncstages_ff_reg[3]\ => xpm_fifo_rst_inst_n_0,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 9 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 9 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 44;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "16'b0001000000001000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "16'b0001000000001000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b1";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 512;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 9;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 10;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 32;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 32;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 42;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 41;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 40;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 36;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 4053;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 43;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 825241656;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 825241656;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 43 downto 32 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000001000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 22528;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241656;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => almost_full_axis,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(43 downto 32) => B"000000000000",
      din(31 downto 0) => s_axis_tdata(31 downto 0),
      dout(43 downto 32) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(43 downto 32),
      dout(31 downto 0) => m_axis_tdata(31 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(9 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_7_top is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    almost_full : out STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_7_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_7_top is
  signal \gen_fifo.xpm_fifo_axis_inst_n_0\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_46\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_47\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_48\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_49\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_50\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_51\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_52\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_53\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_54\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_55\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_56\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_58\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_59\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_60\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_61\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_62\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_63\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_64\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_65\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_66\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_67\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_68\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_69\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_70\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_71\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 44;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000001000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000001000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 512;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 32;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 32;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 42;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 41;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 40;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 36;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4053;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 43;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241656;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241656;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_axis
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_69\,
      almost_full_axis => almost_full,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_71\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(3 downto 0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(3 downto 0),
      m_axis_tlast => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tlast_UNCONNECTED\,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(3 downto 0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_58\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_46\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_59\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_60\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_61\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_62\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_63\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_64\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_65\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_66\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_67\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_68\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => \gen_fifo.xpm_fifo_axis_inst_n_0\,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_70\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_47\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_48\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_49\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_50\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_51\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_52\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_53\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_54\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_55\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_56\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    almost_full : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo : entity is "tx_data_fifo,axis_data_fifo_v2_0_7_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo : entity is "axis_data_fifo_v2_0_7_top,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute x_interface_info of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute x_interface_parameter of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute x_interface_parameter of m_axis_tdata : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_parameter of s_axis_tdata : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  s_axis_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_data_fifo_v2_0_7_top
     port map (
      almost_full => almost_full,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CU_top is
  port (
    tx_almost_full : out STD_LOGIC;
    scrambler_din_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    scrambler_seed : out STD_LOGIC_VECTOR ( 31 downto 1 );
    scrambler_din_valid : out STD_LOGIC;
    scrambler_din_last : out STD_LOGIC;
    scrambler_control_enable : out STD_LOGIC;
    encoder_code_rate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interleaver_din_ready : out STD_LOGIC;
    mapper_selected_mod : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mapper_din_data : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mapper_din_valid : out STD_LOGIC;
    dpd_din_valid : out STD_LOGIC;
    dpd_din_data_I : out STD_LOGIC_VECTOR ( 1 downto 0 );
    control_unit_enable : out STD_LOGIC;
    mapper_din_last : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    tx_data_valid : in STD_LOGIC;
    tx_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_fec : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_modulation : in STD_LOGIC_VECTOR ( 3 downto 0 );
    interleaver_dout_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    interleaver_dout_valid : in STD_LOGIC;
    tx_init : in STD_LOGIC;
    interleaver_last_frame : in STD_LOGIC;
    tx_start : in STD_LOGIC;
    tx_length : in STD_LOGIC_VECTOR ( 17 downto 0 );
    scrambler_init : in STD_LOGIC_VECTOR ( 31 downto 1 );
    tx_dst_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_scrambler_ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CU_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CU_top is
  signal A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \FSM_onehot_data_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_data_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_data_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_data_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_data_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \^control_unit_enable\ : STD_LOGIC;
  signal control_unit_enable0 : STD_LOGIC;
  signal control_unit_enable_i_1_n_0 : STD_LOGIC;
  signal \control_unit_process.delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \control_unit_process.delay_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \control_unit_process.i[0]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[1]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[2]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[3]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[3]_i_2_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[3]_i_3_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[3]_i_4_n_0\ : STD_LOGIC;
  signal \control_unit_process.i[3]_i_5_n_0\ : STD_LOGIC;
  signal \control_unit_process.i_reg_n_0_[0]\ : STD_LOGIC;
  signal \control_unit_process.i_reg_n_0_[1]\ : STD_LOGIC;
  signal \control_unit_process.i_reg_n_0_[2]\ : STD_LOGIC;
  signal \control_unit_process.i_reg_n_0_[3]\ : STD_LOGIC;
  signal \control_unit_process.k[0]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[1]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[2]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[3]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[4]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[4]_i_2_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[5]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[5]_i_2_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[6]_i_1_n_0\ : STD_LOGIC;
  signal \control_unit_process.k[6]_i_2_n_0\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[0]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[1]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[2]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[3]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[4]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[5]\ : STD_LOGIC;
  signal \control_unit_process.k_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_splitter.delay_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_splitter.index[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_splitter.index[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_splitter.index_reg_n_0_[5]\ : STD_LOGIC;
  signal data_state0 : STD_LOGIC;
  signal delay_cnt : STD_LOGIC;
  signal delay_counter : STD_LOGIC;
  signal dpd_din_data_I0 : STD_LOGIC;
  signal \dpd_din_data_I[10]_i_1_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[10]_i_3_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_2_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_3_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_4_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_5_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_6_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_7_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I[11]_i_9_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \dpd_din_data_I_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal dpd_din_valid01_in : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \dpd_din_valid0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal dpd_din_valid_i_1_n_0 : STD_LOGIC;
  signal dpd_din_valid_i_2_n_0 : STD_LOGIC;
  signal fifo_reset : STD_LOGIC;
  signal fifo_reset_i_1_n_0 : STD_LOGIC;
  signal \frame_counter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_4\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_5\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_6\ : STD_LOGIC;
  signal \frame_counter0_carry__0_n_7\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_4\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_5\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_6\ : STD_LOGIC;
  signal \frame_counter0_carry__1_n_7\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_4\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_5\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_6\ : STD_LOGIC;
  signal \frame_counter0_carry__2_n_7\ : STD_LOGIC;
  signal frame_counter0_carry_i_1_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_2_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_3_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_4_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_5_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_6_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_7_n_0 : STD_LOGIC;
  signal frame_counter0_carry_i_8_n_0 : STD_LOGIC;
  signal frame_counter0_carry_n_0 : STD_LOGIC;
  signal frame_counter0_carry_n_1 : STD_LOGIC;
  signal frame_counter0_carry_n_2 : STD_LOGIC;
  signal frame_counter0_carry_n_3 : STD_LOGIC;
  signal frame_counter0_carry_n_4 : STD_LOGIC;
  signal frame_counter0_carry_n_5 : STD_LOGIC;
  signal frame_counter0_carry_n_6 : STD_LOGIC;
  signal frame_counter0_carry_n_7 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal \g1_b1__0_n_0\ : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal \g1_b2__0_n_0\ : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal in14 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal index0 : STD_LOGIC;
  signal interleaver_din_ready_i_1_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_2_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_3_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_4_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_5_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_6_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_7_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_8_n_0 : STD_LOGIC;
  signal interleaver_din_ready_i_9_n_0 : STD_LOGIC;
  signal last_word0 : STD_LOGIC;
  signal last_word_i_1_n_0 : STD_LOGIC;
  signal last_word_reg_n_0 : STD_LOGIC;
  signal m_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_tready_i_1_n_0 : STD_LOGIC;
  signal m_axis_tready_reg_n_0 : STD_LOGIC;
  signal m_axis_tvalid : STD_LOGIC;
  signal \mapper_din_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_11_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_12_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_13_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_14_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_15_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_16_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_17_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_18_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_19_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_20_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_21_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_22_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_23_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_24_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_25_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_26_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_27_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_28_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_29_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_30_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_31_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_32_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_33_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_34_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_35_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_36_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_37_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_38_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_39_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_40_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_41_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_42_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \mapper_din_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_12_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_13_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_14_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_15_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_16_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_17_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_18_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_19_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_20_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_21_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_22_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_23_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_24_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_25_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_26_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_27_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_28_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_29_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \mapper_din_data[1]_i_9_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \mapper_din_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_12_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_13_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_14_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_15_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_16_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_17_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_18_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_19_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \mapper_din_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_10_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_11_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_12_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_13_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \mapper_din_data[4]_i_9_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \mapper_din_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \^mapper_din_last\ : STD_LOGIC;
  signal mapper_din_last_i_1_n_0 : STD_LOGIC;
  signal mapper_din_last_i_2_n_0 : STD_LOGIC;
  signal mapper_din_valid_i_1_n_0 : STD_LOGIC;
  signal mapper_din_valid_i_2_n_0 : STD_LOGIC;
  signal n : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \payload_process.delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.delay_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \payload_process.delay_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \payload_process.delay_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \payload_process.delay_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \payload_process.delay_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \payload_process.frame_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[16]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[17]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[18]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[19]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[20]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[21]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[22]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[23]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[24]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[25]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[26]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[27]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[28]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[29]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[30]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \payload_process.frame_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \payload_process.n[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.n[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.n[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_process.n_reg_n_0_[0]\ : STD_LOGIC;
  signal \payload_process.n_reg_n_0_[1]\ : STD_LOGIC;
  signal \payload_process.n_reg_n_0_[2]\ : STD_LOGIC;
  signal \pilot_I[0]0\ : STD_LOGIC;
  signal pilot_symbols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pilot_symbols0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal pilot_symbols0_0 : STD_LOGIC;
  signal \pilot_symbols0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pilot_symbols0_carry__0_n_0\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_1\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_2\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_3\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_4\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_5\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_6\ : STD_LOGIC;
  signal \pilot_symbols0_carry__0_n_7\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_0\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_1\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_2\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_3\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_4\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_5\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_6\ : STD_LOGIC;
  signal \pilot_symbols0_carry__1_n_7\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_2\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_3\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_4\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_5\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_6\ : STD_LOGIC;
  signal \pilot_symbols0_carry__2_n_7\ : STD_LOGIC;
  signal pilot_symbols0_carry_n_0 : STD_LOGIC;
  signal pilot_symbols0_carry_n_1 : STD_LOGIC;
  signal pilot_symbols0_carry_n_2 : STD_LOGIC;
  signal pilot_symbols0_carry_n_3 : STD_LOGIC;
  signal pilot_symbols0_carry_n_4 : STD_LOGIC;
  signal pilot_symbols0_carry_n_5 : STD_LOGIC;
  signal pilot_symbols0_carry_n_6 : STD_LOGIC;
  signal pilot_symbols0_carry_n_7 : STD_LOGIC;
  signal \pilot_symbols[31]_i_1_n_0\ : STD_LOGIC;
  signal \preamble_lts_ROM[0]0\ : STD_LOGIC;
  signal scrambler_control_enable_i_1_n_0 : STD_LOGIC;
  signal \scrambler_din_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_din_data[9]_i_1_n_0\ : STD_LOGIC;
  signal scrambler_din_last_i_10_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_11_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_1_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_2_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_3_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_4_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_5_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_6_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_7_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_8_n_0 : STD_LOGIC;
  signal scrambler_din_last_i_9_n_0 : STD_LOGIC;
  signal scrambler_din_valid_i_1_n_0 : STD_LOGIC;
  signal \scrambler_seed[10]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[11]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[12]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[13]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[14]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[15]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[16]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[17]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[18]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[19]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[1]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[20]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[21]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[22]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[23]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[24]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[25]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[26]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[27]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[28]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[29]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[2]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[30]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[31]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[3]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[4]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[5]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[6]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[7]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[8]_i_1_n_0\ : STD_LOGIC;
  signal \scrambler_seed[9]_i_1_n_0\ : STD_LOGIC;
  signal splitter_case : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \splitter_case[0]_i_2_n_0\ : STD_LOGIC;
  signal \splitter_case[0]_i_3_n_0\ : STD_LOGIC;
  signal \splitter_case[1]_i_2_n_0\ : STD_LOGIC;
  signal \splitter_case[1]_i_3_n_0\ : STD_LOGIC;
  signal \splitter_case[1]_i_4_n_0\ : STD_LOGIC;
  signal \splitter_case[2]_i_1_n_0\ : STD_LOGIC;
  signal \splitter_case[2]_i_3_n_0\ : STD_LOGIC;
  signal \splitter_case_reg_n_0_[0]\ : STD_LOGIC;
  signal \splitter_case_reg_n_0_[1]\ : STD_LOGIC;
  signal \splitter_case_reg_n_0_[2]\ : STD_LOGIC;
  signal \splitter_data_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[10]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[11]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[14]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[15]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[25]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[26]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[27]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[29]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[8]\ : STD_LOGIC;
  signal \splitter_data_in_reg_n_0_[9]\ : STD_LOGIC;
  signal start_data_splitter : STD_LOGIC;
  signal start_data_splitter_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal symbol_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \symbol_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \symbol_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \symbol_counter[9]_i_3_n_0\ : STD_LOGIC;
  signal symbol_counter_reg : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \symbol_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \symbol_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal temp0 : STD_LOGIC;
  signal temp_i_10_n_0 : STD_LOGIC;
  signal temp_i_11_n_0 : STD_LOGIC;
  signal temp_i_12_n_0 : STD_LOGIC;
  signal temp_i_13_n_0 : STD_LOGIC;
  signal temp_i_14_n_0 : STD_LOGIC;
  signal temp_i_15_n_0 : STD_LOGIC;
  signal temp_i_16_n_0 : STD_LOGIC;
  signal temp_i_1_n_0 : STD_LOGIC;
  signal temp_i_2_n_0 : STD_LOGIC;
  signal temp_i_3_n_0 : STD_LOGIC;
  signal temp_i_4_n_0 : STD_LOGIC;
  signal temp_i_6_n_0 : STD_LOGIC;
  signal temp_i_7_n_0 : STD_LOGIC;
  signal temp_i_8_n_0 : STD_LOGIC;
  signal temp_i_9_n_0 : STD_LOGIC;
  signal temp_reg_n_0 : STD_LOGIC;
  signal NLW_Input_data_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal \NLW_dpd_din_valid0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dpd_din_valid0_inferred__1/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_dpd_din_valid0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_frame_counter0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_frame_counter0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_pilot_symbols0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_pilot_symbols0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_data_state[2]_i_2\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_data_state_reg[0]\ : label is "init:001,payload:100,signal_field:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_data_state_reg[1]\ : label is "init:001,payload:100,signal_field:010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_data_state_reg[2]\ : label is "init:001,payload:100,signal_field:010";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Input_data_fifo : label is "tx_data_fifo,axis_data_fifo_v2_0_7_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of Input_data_fifo : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of Input_data_fifo : label is "axis_data_fifo_v2_0_7_top,Vivado 2021.2";
  attribute SOFT_HLUTNM of control_unit_enable_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \control_unit_process.i[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \control_unit_process.i[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \control_unit_process.i[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \control_unit_process.i[3]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \control_unit_process.i[3]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \control_unit_process.k[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \control_unit_process.k[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \control_unit_process.k[4]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \control_unit_process.k[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \control_unit_process.k[6]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_splitter.delay_counter[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_splitter.index[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_splitter.index[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_splitter.index[5]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_splitter.index[5]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dpd_din_data_I[11]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dpd_din_data_I[11]_i_4\ : label is "soft_lutpair35";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \dpd_din_valid0_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dpd_din_valid0_inferred__1/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of dpd_din_valid_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of fifo_reset_i_1 : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of frame_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \frame_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_counter0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of interleaver_din_ready_i_5 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of interleaver_din_ready_i_7 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of interleaver_din_ready_i_8 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_15\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_18\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_23\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_28\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_30\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_33\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_34\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_35\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_37\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_38\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_39\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_41\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mapper_din_data[0]_i_42\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_16\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_25\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_26\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_27\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_28\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_29\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mapper_din_data[1]_i_9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mapper_din_data[2]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mapper_din_data[3]_i_12\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mapper_din_data[3]_i_13\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mapper_din_data[3]_i_15\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mapper_din_data[3]_i_19\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mapper_din_data[4]_i_10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mapper_din_data[4]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mapper_din_data[4]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mapper_din_data[4]_i_9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mapper_din_data[5]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mapper_din_data[5]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of mapper_din_last_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of mapper_din_last_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of mapper_din_valid_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of mapper_din_valid_i_2 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \payload_process.delay_cnt[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \payload_process.delay_cnt[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \payload_process.delay_cnt[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[16]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[17]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[18]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[19]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[20]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[21]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[22]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[26]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[27]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[28]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[29]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[30]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \payload_process.frame_counter[31]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \payload_process.n[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \payload_process.n[2]_i_1\ : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD of pilot_symbols0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pilot_symbols0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pilot_symbols0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pilot_symbols0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of scrambler_control_enable_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler_din_data[31]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of scrambler_din_last_i_3 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \scrambler_seed[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \scrambler_seed[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \scrambler_seed[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \scrambler_seed[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \scrambler_seed[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler_seed[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler_seed[16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler_seed[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler_seed[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler_seed[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler_seed[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler_seed[20]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler_seed[21]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler_seed[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scrambler_seed[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scrambler_seed[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler_seed[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler_seed[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler_seed[27]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler_seed[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler_seed[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler_seed[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler_seed[30]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler_seed[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler_seed[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler_seed[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \scrambler_seed[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \scrambler_seed[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \scrambler_seed[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \scrambler_seed[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \scrambler_seed[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \splitter_case[1]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \splitter_case[1]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \splitter_case[2]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \symbol_counter[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \symbol_counter[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \symbol_counter[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \symbol_counter[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \symbol_counter[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \symbol_counter[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \symbol_counter[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of temp_i_16 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of temp_i_3 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of temp_i_7 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of temp_i_8 : label is "soft_lutpair44";
begin
  control_unit_enable <= \^control_unit_enable\;
  mapper_din_last <= \^mapper_din_last\;
\FSM_onehot_data_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tx_start,
      I1 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      O => \FSM_onehot_data_state[0]_i_1_n_0\
    );
\FSM_onehot_data_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FF88FF88FF88"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I1 => tx_start,
      I2 => \payload_process.n_reg_n_0_[2]\,
      I3 => n,
      I4 => \payload_process.n_reg_n_0_[0]\,
      I5 => \payload_process.n_reg_n_0_[1]\,
      O => \FSM_onehot_data_state[1]_i_1_n_0\
    );
\FSM_onehot_data_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEE"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I1 => n,
      I2 => scrambler_din_last_i_2_n_0,
      I3 => \scrambler_din_data[31]_i_3_n_0\,
      I4 => reset,
      O => data_state0
    );
\FSM_onehot_data_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => n,
      I1 => \payload_process.n_reg_n_0_[2]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[0]\,
      O => \FSM_onehot_data_state[2]_i_2_n_0\
    );
\FSM_onehot_data_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => data_state0,
      D => \FSM_onehot_data_state[0]_i_1_n_0\,
      Q => \FSM_onehot_data_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_data_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_state0,
      D => \FSM_onehot_data_state[1]_i_1_n_0\,
      Q => n,
      R => '0'
    );
\FSM_onehot_data_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_state0,
      D => \FSM_onehot_data_state[2]_i_2_n_0\,
      Q => \FSM_onehot_data_state_reg_n_0_[2]\,
      R => '0'
    );
Input_data_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_data_fifo
     port map (
      almost_full => tx_almost_full,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tready => m_axis_tready_reg_n_0,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => clk,
      s_axis_aresetn => fifo_reset,
      s_axis_tdata(31 downto 0) => tx_data(31 downto 0),
      s_axis_tready => NLW_Input_data_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tvalid => tx_data_valid
    );
control_unit_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => tx_start,
      I1 => \state_reg_n_0_[0]\,
      I2 => dpd_din_valid01_in,
      I3 => control_unit_enable0,
      I4 => \^control_unit_enable\,
      O => control_unit_enable_i_1_n_0
    );
control_unit_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000310"
    )
        port map (
      I0 => dpd_din_valid_i_2_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => reset,
      O => control_unit_enable0
    );
control_unit_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => control_unit_enable_i_1_n_0,
      Q => \^control_unit_enable\,
      R => '0'
    );
\control_unit_process.delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00001F00"
    )
        port map (
      I0 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      I1 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I2 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \control_unit_process.delay_cnt_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[2]\,
      O => \control_unit_process.delay_cnt[0]_i_1_n_0\
    );
\control_unit_process.delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0FB0B00A0AA0A0"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I2 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I3 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      I4 => \control_unit_process.delay_cnt_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[0]\,
      O => \control_unit_process.delay_cnt[1]_i_1_n_0\
    );
\control_unit_process.delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4F4F4F4000000"
    )
        port map (
      I0 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I4 => \control_unit_process.delay_cnt_reg_n_0_[0]\,
      I5 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      O => \control_unit_process.delay_cnt[2]_i_1_n_0\
    );
\control_unit_process.delay_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00000000F0FF"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[3]\,
      I1 => \control_unit_process.delay_cnt[3]_i_3_n_0\,
      I2 => dpd_din_valid_i_2_n_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \control_unit_process.delay_cnt[3]_i_1_n_0\
    );
\control_unit_process.delay_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAFC0002AAA8000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \control_unit_process.delay_cnt_reg_n_0_[0]\,
      I2 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I3 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      I4 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \control_unit_process.delay_cnt[3]_i_2_n_0\
    );
\control_unit_process.delay_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[1]\,
      I1 => \control_unit_process.i_reg_n_0_[2]\,
      O => \control_unit_process.delay_cnt[3]_i_3_n_0\
    );
\control_unit_process.delay_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.delay_cnt[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.delay_cnt[0]_i_1_n_0\,
      Q => \control_unit_process.delay_cnt_reg_n_0_[0]\
    );
\control_unit_process.delay_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.delay_cnt[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.delay_cnt[1]_i_1_n_0\,
      Q => \control_unit_process.delay_cnt_reg_n_0_[1]\
    );
\control_unit_process.delay_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.delay_cnt[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.delay_cnt[2]_i_1_n_0\,
      Q => \control_unit_process.delay_cnt_reg_n_0_[2]\
    );
\control_unit_process.delay_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.delay_cnt[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.delay_cnt[3]_i_2_n_0\,
      Q => \control_unit_process.delay_cnt_reg_n_0_[3]\
    );
\control_unit_process.i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF001F"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[2]\,
      I1 => \control_unit_process.i_reg_n_0_[1]\,
      I2 => \control_unit_process.i_reg_n_0_[3]\,
      I3 => \control_unit_process.i_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[0]\,
      O => \control_unit_process.i[0]_i_1_n_0\
    );
\control_unit_process.i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0FD0D0"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \control_unit_process.i_reg_n_0_[1]\,
      I3 => \control_unit_process.i_reg_n_0_[2]\,
      I4 => \control_unit_process.i_reg_n_0_[0]\,
      O => \control_unit_process.i[1]_i_1_n_0\
    );
\control_unit_process.i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77078808"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[0]\,
      I1 => \control_unit_process.i_reg_n_0_[1]\,
      I2 => \control_unit_process.i_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \control_unit_process.i_reg_n_0_[2]\,
      O => \control_unit_process.i[2]_i_1_n_0\
    );
\control_unit_process.i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30700030"
    )
        port map (
      I0 => \control_unit_process.i[3]_i_3_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \control_unit_process.i[3]_i_4_n_0\,
      I3 => \dpd_din_data_I[11]_i_6_n_0\,
      I4 => \control_unit_process.k_reg_n_0_[6]\,
      I5 => \control_unit_process.i[3]_i_5_n_0\,
      O => \control_unit_process.i[3]_i_1_n_0\
    );
\control_unit_process.i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAFC000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.i_reg_n_0_[0]\,
      I2 => \control_unit_process.i_reg_n_0_[1]\,
      I3 => \control_unit_process.i_reg_n_0_[2]\,
      I4 => \control_unit_process.i_reg_n_0_[3]\,
      O => \control_unit_process.i[3]_i_2_n_0\
    );
\control_unit_process.i[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFFFF"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[3]\,
      I1 => \control_unit_process.i_reg_n_0_[1]\,
      I2 => \control_unit_process.i_reg_n_0_[2]\,
      I3 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I4 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I5 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      O => \control_unit_process.i[3]_i_3_n_0\
    );
\control_unit_process.i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      O => \control_unit_process.i[3]_i_4_n_0\
    );
\control_unit_process.i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.i_reg_n_0_[3]\,
      I2 => \control_unit_process.i_reg_n_0_[1]\,
      I3 => \control_unit_process.i_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[1]\,
      O => \control_unit_process.i[3]_i_5_n_0\
    );
\control_unit_process.i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.i[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.i[0]_i_1_n_0\,
      Q => \control_unit_process.i_reg_n_0_[0]\
    );
\control_unit_process.i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.i[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.i[1]_i_1_n_0\,
      Q => \control_unit_process.i_reg_n_0_[1]\
    );
\control_unit_process.i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.i[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.i[2]_i_1_n_0\,
      Q => \control_unit_process.i_reg_n_0_[2]\
    );
\control_unit_process.i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.i[3]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.i[3]_i_2_n_0\,
      Q => \control_unit_process.i_reg_n_0_[3]\
    );
\control_unit_process.k[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[6]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \control_unit_process.k_reg_n_0_[0]\,
      O => \control_unit_process.k[0]_i_1_n_0\
    );
\control_unit_process.k[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[6]\,
      I2 => \control_unit_process.k_reg_n_0_[0]\,
      I3 => \control_unit_process.k_reg_n_0_[1]\,
      O => \control_unit_process.k[1]_i_1_n_0\
    );
\control_unit_process.k[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBB000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[6]\,
      I2 => \control_unit_process.k_reg_n_0_[1]\,
      I3 => \control_unit_process.k_reg_n_0_[0]\,
      I4 => \control_unit_process.k_reg_n_0_[2]\,
      O => \control_unit_process.k[2]_i_1_n_0\
    );
\control_unit_process.k[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F80800080"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[1]\,
      I1 => \control_unit_process.k_reg_n_0_[0]\,
      I2 => \control_unit_process.k_reg_n_0_[2]\,
      I3 => \control_unit_process.k_reg_n_0_[6]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \control_unit_process.k_reg_n_0_[3]\,
      O => \control_unit_process.k[3]_i_1_n_0\
    );
\control_unit_process.k[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[2]\,
      I1 => \control_unit_process.k_reg_n_0_[0]\,
      I2 => \control_unit_process.k_reg_n_0_[1]\,
      I3 => \control_unit_process.k_reg_n_0_[3]\,
      I4 => \control_unit_process.k[4]_i_2_n_0\,
      I5 => \control_unit_process.k_reg_n_0_[4]\,
      O => \control_unit_process.k[4]_i_1_n_0\
    );
\control_unit_process.k[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[6]\,
      O => \control_unit_process.k[4]_i_2_n_0\
    );
\control_unit_process.k[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => \control_unit_process.k[5]_i_2_n_0\,
      I1 => \control_unit_process.k_reg_n_0_[6]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \control_unit_process.k_reg_n_0_[5]\,
      O => \control_unit_process.k[5]_i_1_n_0\
    );
\control_unit_process.k[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[3]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[0]\,
      I3 => \control_unit_process.k_reg_n_0_[2]\,
      I4 => \control_unit_process.k_reg_n_0_[4]\,
      O => \control_unit_process.k[5]_i_2_n_0\
    );
\control_unit_process.k[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001575700000000"
    )
        port map (
      I0 => \control_unit_process.i_reg_n_0_[3]\,
      I1 => \control_unit_process.i_reg_n_0_[1]\,
      I2 => \control_unit_process.i_reg_n_0_[2]\,
      I3 => dpd_din_valid_i_2_n_0,
      I4 => \state_reg_n_0_[0]\,
      I5 => \control_unit_process.i[3]_i_4_n_0\,
      O => \control_unit_process.k[6]_i_1_n_0\
    );
\control_unit_process.k[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \dpd_din_data_I[11]_i_6_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \control_unit_process.k_reg_n_0_[6]\,
      O => \control_unit_process.k[6]_i_2_n_0\
    );
\control_unit_process.k_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[0]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[0]\
    );
\control_unit_process.k_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[1]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[1]\
    );
\control_unit_process.k_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[2]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[2]\
    );
\control_unit_process.k_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[3]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[3]\
    );
\control_unit_process.k_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[4]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[4]\
    );
\control_unit_process.k_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[5]_i_1_n_0\,
      Q => \control_unit_process.k_reg_n_0_[5]\
    );
\control_unit_process.k_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \control_unit_process.k[6]_i_1_n_0\,
      CLR => reset,
      D => \control_unit_process.k[6]_i_2_n_0\,
      Q => \control_unit_process.k_reg_n_0_[6]\
    );
\data_splitter.delay_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => interleaver_dout_valid,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      I4 => delay_counter,
      O => \data_splitter.delay_counter[0]_i_1_n_0\
    );
\data_splitter.delay_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => interleaver_din_ready_i_1_n_0,
      CLR => reset,
      D => \data_splitter.delay_counter[0]_i_1_n_0\,
      Q => delay_counter
    );
\data_splitter.index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => temp_reg_n_0,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      O => A(0)
    );
\data_splitter.index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => temp_reg_n_0,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      O => A(1)
    );
\data_splitter.index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101000000"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => temp_reg_n_0,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[0]\,
      I5 => \data_splitter.index_reg_n_0_[2]\,
      O => A(2)
    );
\data_splitter.index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000100000002"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      I4 => \data_splitter.index[5]_i_3_n_0\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => A(3)
    );
\data_splitter.index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \data_splitter.index[5]_i_4_n_0\,
      I5 => \data_splitter.index_reg_n_0_[4]\,
      O => A(4)
    );
\data_splitter.index[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEF0000"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => temp_reg_n_0,
      I3 => interleaver_dout_valid,
      I4 => \splitter_case_reg_n_0_[1]\,
      I5 => reset,
      O => index0
    );
\data_splitter.index[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFF00004000"
    )
        port map (
      I0 => \data_splitter.index[5]_i_3_n_0\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[4]\,
      I4 => \data_splitter.index[5]_i_4_n_0\,
      I5 => \data_splitter.index_reg_n_0_[5]\,
      O => A(5)
    );
\data_splitter.index[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      O => \data_splitter.index[5]_i_3_n_0\
    );
\data_splitter.index[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => temp_reg_n_0,
      O => \data_splitter.index[5]_i_4_n_0\
    );
\data_splitter.index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(0),
      Q => \data_splitter.index_reg_n_0_[0]\,
      R => '0'
    );
\data_splitter.index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(1),
      Q => \data_splitter.index_reg_n_0_[1]\,
      R => '0'
    );
\data_splitter.index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(2),
      Q => \data_splitter.index_reg_n_0_[2]\,
      R => '0'
    );
\data_splitter.index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(3),
      Q => \data_splitter.index_reg_n_0_[3]\,
      R => '0'
    );
\data_splitter.index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(4),
      Q => \data_splitter.index_reg_n_0_[4]\,
      R => '0'
    );
\data_splitter.index_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => index0,
      D => A(5),
      Q => \data_splitter.index_reg_n_0_[5]\,
      R => '0'
    );
\dpd_din_data_I[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECECECE"
    )
        port map (
      I0 => \pilot_I[0]0\,
      I1 => \dpd_din_data_I[10]_i_3_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \preamble_lts_ROM[0]0\,
      O => \dpd_din_data_I[10]_i_1_n_0\
    );
\dpd_din_data_I[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111144400000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[4]\,
      I3 => \control_unit_process.k_reg_n_0_[5]\,
      I4 => \control_unit_process.k_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => \dpd_din_data_I[10]_i_3_n_0\
    );
\dpd_din_data_I[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \dpd_din_data_I[11]_i_3_n_0\,
      I1 => \dpd_din_data_I[11]_i_4_n_0\,
      I2 => dpd_din_valid01_in,
      I3 => \dpd_din_data_I[11]_i_5_n_0\,
      I4 => \dpd_din_data_I[11]_i_6_n_0\,
      I5 => \dpd_din_data_I[11]_i_7_n_0\,
      O => dpd_din_data_I0
    );
\dpd_din_data_I[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECECECE"
    )
        port map (
      I0 => \dpd_din_data_I_reg[11]_i_8_n_0\,
      I1 => \dpd_din_data_I[11]_i_9_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \dpd_din_data_I_reg[11]_i_10_n_0\,
      O => \dpd_din_data_I[11]_i_2_n_0\
    );
\dpd_din_data_I[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF57"
    )
        port map (
      I0 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      I1 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I2 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      O => \dpd_din_data_I[11]_i_3_n_0\
    );
\dpd_din_data_I[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => reset,
      O => \dpd_din_data_I[11]_i_4_n_0\
    );
\dpd_din_data_I[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => \control_unit_process.i[3]_i_4_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => reset,
      I3 => \control_unit_process.k_reg_n_0_[6]\,
      I4 => \control_unit_process.i_reg_n_0_[3]\,
      I5 => \control_unit_process.delay_cnt[3]_i_3_n_0\,
      O => \dpd_din_data_I[11]_i_5_n_0\
    );
\dpd_din_data_I[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[4]\,
      I1 => \control_unit_process.k_reg_n_0_[2]\,
      I2 => \control_unit_process.k_reg_n_0_[0]\,
      I3 => \control_unit_process.k_reg_n_0_[1]\,
      I4 => \control_unit_process.k_reg_n_0_[3]\,
      I5 => \control_unit_process.k_reg_n_0_[5]\,
      O => \dpd_din_data_I[11]_i_6_n_0\
    );
\dpd_din_data_I[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100000001000"
    )
        port map (
      I0 => \control_unit_process.i[3]_i_3_n_0\,
      I1 => reset,
      I2 => \state_reg_n_0_[0]\,
      I3 => \control_unit_process.i[3]_i_4_n_0\,
      I4 => \control_unit_process.k_reg_n_0_[6]\,
      I5 => \dpd_din_data_I[11]_i_6_n_0\,
      O => \dpd_din_data_I[11]_i_7_n_0\
    );
\dpd_din_data_I[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444411100000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[4]\,
      I3 => \control_unit_process.k_reg_n_0_[5]\,
      I4 => \control_unit_process.k_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => \dpd_din_data_I[11]_i_9_n_0\
    );
\dpd_din_data_I_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dpd_din_data_I0,
      D => \dpd_din_data_I[10]_i_1_n_0\,
      Q => dpd_din_data_I(0),
      R => '0'
    );
\dpd_din_data_I_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_0,
      I1 => g1_b1_n_0,
      O => \pilot_I[0]0\,
      S => pilot_symbols(6)
    );
\dpd_din_data_I_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b1__0_n_0\,
      I1 => \g1_b1__0_n_0\,
      O => \preamble_lts_ROM[0]0\,
      S => \control_unit_process.k_reg_n_0_[6]\
    );
\dpd_din_data_I_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => dpd_din_data_I0,
      D => \dpd_din_data_I[11]_i_2_n_0\,
      Q => dpd_din_data_I(1),
      R => '0'
    );
\dpd_din_data_I_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g0_b2__0_n_0\,
      I1 => \g1_b2__0_n_0\,
      O => \dpd_din_data_I_reg[11]_i_10_n_0\,
      S => \control_unit_process.k_reg_n_0_[6]\
    );
\dpd_din_data_I_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_0,
      I1 => g1_b2_n_0,
      O => \dpd_din_data_I_reg[11]_i_8_n_0\,
      S => pilot_symbols(6)
    );
\dpd_din_valid0_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dpd_din_valid0_inferred__1/i__carry_n_0\,
      CO(6) => \dpd_din_valid0_inferred__1/i__carry_n_1\,
      CO(5) => \dpd_din_valid0_inferred__1/i__carry_n_2\,
      CO(4) => \dpd_din_valid0_inferred__1/i__carry_n_3\,
      CO(3) => \dpd_din_valid0_inferred__1/i__carry_n_4\,
      CO(2) => \dpd_din_valid0_inferred__1/i__carry_n_5\,
      CO(1) => \dpd_din_valid0_inferred__1/i__carry_n_6\,
      CO(0) => \dpd_din_valid0_inferred__1/i__carry_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \i__carry_i_1_n_0\,
      O(7 downto 0) => \NLW_dpd_din_valid0_inferred__1/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \i__carry_i_2_n_0\,
      S(6) => \i__carry_i_3_n_0\,
      S(5) => \i__carry_i_4_n_0\,
      S(4) => \i__carry_i_5_n_0\,
      S(3) => \i__carry_i_6_n_0\,
      S(2) => \i__carry_i_7_n_0\,
      S(1) => \i__carry_i_8_n_0\,
      S(0) => \i__carry_i_9_n_0\
    );
\dpd_din_valid0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \dpd_din_valid0_inferred__1/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_dpd_din_valid0_inferred__1/i__carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => dpd_din_valid01_in,
      CO(3) => \dpd_din_valid0_inferred__1/i__carry__0_n_4\,
      CO(2) => \dpd_din_valid0_inferred__1/i__carry__0_n_5\,
      CO(1) => \dpd_din_valid0_inferred__1/i__carry__0_n_6\,
      CO(0) => \dpd_din_valid0_inferred__1/i__carry__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => pilot_symbols(31),
      DI(3 downto 0) => B"0000",
      O(7 downto 0) => \NLW_dpd_din_valid0_inferred__1/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \i__carry__0_i_1_n_0\,
      S(3) => \i__carry__0_i_2_n_0\,
      S(2) => \i__carry__0_i_3_n_0\,
      S(1) => \i__carry__0_i_4_n_0\,
      S(0) => \i__carry__0_i_5_n_0\
    );
dpd_din_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \control_unit_process.k[6]_i_1_n_0\,
      I1 => dpd_din_valid_i_2_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => dpd_din_valid01_in,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[1]\,
      O => dpd_din_valid_i_1_n_0
    );
dpd_din_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \control_unit_process.delay_cnt_reg_n_0_[2]\,
      I1 => \control_unit_process.delay_cnt_reg_n_0_[1]\,
      I2 => \control_unit_process.delay_cnt_reg_n_0_[3]\,
      O => dpd_din_valid_i_2_n_0
    );
dpd_din_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => dpd_din_valid_i_1_n_0,
      Q => dpd_din_valid
    );
\encoder_code_rate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => tx_fec(0),
      Q => encoder_code_rate(0)
    );
\encoder_code_rate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => tx_fec(1),
      Q => encoder_code_rate(1)
    );
fifo_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => tx_init,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => fifo_reset,
      O => fifo_reset_i_1_n_0
    );
fifo_reset_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => fifo_reset_i_1_n_0,
      Q => fifo_reset
    );
frame_counter0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \payload_process.frame_counter_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => frame_counter0_carry_n_0,
      CO(6) => frame_counter0_carry_n_1,
      CO(5) => frame_counter0_carry_n_2,
      CO(4) => frame_counter0_carry_n_3,
      CO(3) => frame_counter0_carry_n_4,
      CO(2) => frame_counter0_carry_n_5,
      CO(1) => frame_counter0_carry_n_6,
      CO(0) => frame_counter0_carry_n_7,
      DI(7) => \payload_process.frame_counter_reg_n_0_[8]\,
      DI(6) => \payload_process.frame_counter_reg_n_0_[7]\,
      DI(5) => \payload_process.frame_counter_reg_n_0_[6]\,
      DI(4) => \payload_process.frame_counter_reg_n_0_[5]\,
      DI(3) => \payload_process.frame_counter_reg_n_0_[4]\,
      DI(2) => \payload_process.frame_counter_reg_n_0_[3]\,
      DI(1) => \payload_process.frame_counter_reg_n_0_[2]\,
      DI(0) => \payload_process.frame_counter_reg_n_0_[1]\,
      O(7 downto 0) => in14(8 downto 1),
      S(7) => frame_counter0_carry_i_1_n_0,
      S(6) => frame_counter0_carry_i_2_n_0,
      S(5) => frame_counter0_carry_i_3_n_0,
      S(4) => frame_counter0_carry_i_4_n_0,
      S(3) => frame_counter0_carry_i_5_n_0,
      S(2) => frame_counter0_carry_i_6_n_0,
      S(1) => frame_counter0_carry_i_7_n_0,
      S(0) => frame_counter0_carry_i_8_n_0
    );
\frame_counter0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => frame_counter0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \frame_counter0_carry__0_n_0\,
      CO(6) => \frame_counter0_carry__0_n_1\,
      CO(5) => \frame_counter0_carry__0_n_2\,
      CO(4) => \frame_counter0_carry__0_n_3\,
      CO(3) => \frame_counter0_carry__0_n_4\,
      CO(2) => \frame_counter0_carry__0_n_5\,
      CO(1) => \frame_counter0_carry__0_n_6\,
      CO(0) => \frame_counter0_carry__0_n_7\,
      DI(7) => \payload_process.frame_counter_reg_n_0_[16]\,
      DI(6) => \payload_process.frame_counter_reg_n_0_[15]\,
      DI(5) => \payload_process.frame_counter_reg_n_0_[14]\,
      DI(4) => \payload_process.frame_counter_reg_n_0_[13]\,
      DI(3) => \payload_process.frame_counter_reg_n_0_[12]\,
      DI(2) => \payload_process.frame_counter_reg_n_0_[11]\,
      DI(1) => \payload_process.frame_counter_reg_n_0_[10]\,
      DI(0) => \payload_process.frame_counter_reg_n_0_[9]\,
      O(7 downto 0) => in14(16 downto 9),
      S(7) => \frame_counter0_carry__0_i_1_n_0\,
      S(6) => \frame_counter0_carry__0_i_2_n_0\,
      S(5) => \frame_counter0_carry__0_i_3_n_0\,
      S(4) => \frame_counter0_carry__0_i_4_n_0\,
      S(3) => \frame_counter0_carry__0_i_5_n_0\,
      S(2) => \frame_counter0_carry__0_i_6_n_0\,
      S(1) => \frame_counter0_carry__0_i_7_n_0\,
      S(0) => \frame_counter0_carry__0_i_8_n_0\
    );
\frame_counter0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[16]\,
      O => \frame_counter0_carry__0_i_1_n_0\
    );
\frame_counter0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[15]\,
      O => \frame_counter0_carry__0_i_2_n_0\
    );
\frame_counter0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[14]\,
      O => \frame_counter0_carry__0_i_3_n_0\
    );
\frame_counter0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[13]\,
      O => \frame_counter0_carry__0_i_4_n_0\
    );
\frame_counter0_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[12]\,
      O => \frame_counter0_carry__0_i_5_n_0\
    );
\frame_counter0_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[11]\,
      O => \frame_counter0_carry__0_i_6_n_0\
    );
\frame_counter0_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[10]\,
      O => \frame_counter0_carry__0_i_7_n_0\
    );
\frame_counter0_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[9]\,
      O => \frame_counter0_carry__0_i_8_n_0\
    );
\frame_counter0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \frame_counter0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \frame_counter0_carry__1_n_0\,
      CO(6) => \frame_counter0_carry__1_n_1\,
      CO(5) => \frame_counter0_carry__1_n_2\,
      CO(4) => \frame_counter0_carry__1_n_3\,
      CO(3) => \frame_counter0_carry__1_n_4\,
      CO(2) => \frame_counter0_carry__1_n_5\,
      CO(1) => \frame_counter0_carry__1_n_6\,
      CO(0) => \frame_counter0_carry__1_n_7\,
      DI(7) => \payload_process.frame_counter_reg_n_0_[24]\,
      DI(6) => \payload_process.frame_counter_reg_n_0_[23]\,
      DI(5) => \payload_process.frame_counter_reg_n_0_[22]\,
      DI(4) => \payload_process.frame_counter_reg_n_0_[21]\,
      DI(3) => \payload_process.frame_counter_reg_n_0_[20]\,
      DI(2) => \payload_process.frame_counter_reg_n_0_[19]\,
      DI(1) => \payload_process.frame_counter_reg_n_0_[18]\,
      DI(0) => \payload_process.frame_counter_reg_n_0_[17]\,
      O(7 downto 0) => in14(24 downto 17),
      S(7) => \frame_counter0_carry__1_i_1_n_0\,
      S(6) => \frame_counter0_carry__1_i_2_n_0\,
      S(5) => \frame_counter0_carry__1_i_3_n_0\,
      S(4) => \frame_counter0_carry__1_i_4_n_0\,
      S(3) => \frame_counter0_carry__1_i_5_n_0\,
      S(2) => \frame_counter0_carry__1_i_6_n_0\,
      S(1) => \frame_counter0_carry__1_i_7_n_0\,
      S(0) => \frame_counter0_carry__1_i_8_n_0\
    );
\frame_counter0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[24]\,
      O => \frame_counter0_carry__1_i_1_n_0\
    );
\frame_counter0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[23]\,
      O => \frame_counter0_carry__1_i_2_n_0\
    );
\frame_counter0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[22]\,
      O => \frame_counter0_carry__1_i_3_n_0\
    );
\frame_counter0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[21]\,
      O => \frame_counter0_carry__1_i_4_n_0\
    );
\frame_counter0_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[20]\,
      O => \frame_counter0_carry__1_i_5_n_0\
    );
\frame_counter0_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[19]\,
      O => \frame_counter0_carry__1_i_6_n_0\
    );
\frame_counter0_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[18]\,
      O => \frame_counter0_carry__1_i_7_n_0\
    );
\frame_counter0_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[17]\,
      O => \frame_counter0_carry__1_i_8_n_0\
    );
\frame_counter0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \frame_counter0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_frame_counter0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \frame_counter0_carry__2_n_2\,
      CO(4) => \frame_counter0_carry__2_n_3\,
      CO(3) => \frame_counter0_carry__2_n_4\,
      CO(2) => \frame_counter0_carry__2_n_5\,
      CO(1) => \frame_counter0_carry__2_n_6\,
      CO(0) => \frame_counter0_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \payload_process.frame_counter_reg_n_0_[30]\,
      DI(4) => \payload_process.frame_counter_reg_n_0_[29]\,
      DI(3) => \payload_process.frame_counter_reg_n_0_[28]\,
      DI(2) => \payload_process.frame_counter_reg_n_0_[27]\,
      DI(1) => \payload_process.frame_counter_reg_n_0_[26]\,
      DI(0) => \payload_process.frame_counter_reg_n_0_[25]\,
      O(7) => \NLW_frame_counter0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => in14(31 downto 25),
      S(7) => '0',
      S(6) => \frame_counter0_carry__2_i_1_n_0\,
      S(5) => \frame_counter0_carry__2_i_2_n_0\,
      S(4) => \frame_counter0_carry__2_i_3_n_0\,
      S(3) => \frame_counter0_carry__2_i_4_n_0\,
      S(2) => \frame_counter0_carry__2_i_5_n_0\,
      S(1) => \frame_counter0_carry__2_i_6_n_0\,
      S(0) => \frame_counter0_carry__2_i_7_n_0\
    );
\frame_counter0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[31]\,
      O => \frame_counter0_carry__2_i_1_n_0\
    );
\frame_counter0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[30]\,
      O => \frame_counter0_carry__2_i_2_n_0\
    );
\frame_counter0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[29]\,
      O => \frame_counter0_carry__2_i_3_n_0\
    );
\frame_counter0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[28]\,
      O => \frame_counter0_carry__2_i_4_n_0\
    );
\frame_counter0_carry__2_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[27]\,
      O => \frame_counter0_carry__2_i_5_n_0\
    );
\frame_counter0_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[26]\,
      O => \frame_counter0_carry__2_i_6_n_0\
    );
\frame_counter0_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[25]\,
      O => \frame_counter0_carry__2_i_7_n_0\
    );
frame_counter0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[8]\,
      O => frame_counter0_carry_i_1_n_0
    );
frame_counter0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[7]\,
      O => frame_counter0_carry_i_2_n_0
    );
frame_counter0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[6]\,
      O => frame_counter0_carry_i_3_n_0
    );
frame_counter0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[5]\,
      O => frame_counter0_carry_i_4_n_0
    );
frame_counter0_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[4]\,
      O => frame_counter0_carry_i_5_n_0
    );
frame_counter0_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[3]\,
      O => frame_counter0_carry_i_6_n_0
    );
frame_counter0_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[2]\,
      O => frame_counter0_carry_i_7_n_0
    );
frame_counter0_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[1]\,
      O => frame_counter0_carry_i_8_n_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"926EFBFA8391B4B6"
    )
        port map (
      I0 => pilot_symbols(0),
      I1 => pilot_symbols(1),
      I2 => pilot_symbols(2),
      I3 => pilot_symbols(3),
      I4 => pilot_symbols(4),
      I5 => pilot_symbols(5),
      O => g0_b1_n_0
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455BD96FE28E8DF"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[2]\,
      I3 => \control_unit_process.k_reg_n_0_[3]\,
      I4 => \control_unit_process.k_reg_n_0_[4]\,
      I5 => \control_unit_process.k_reg_n_0_[5]\,
      O => \g0_b1__0_n_0\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D9104057C6E4B49"
    )
        port map (
      I0 => pilot_symbols(0),
      I1 => pilot_symbols(1),
      I2 => pilot_symbols(2),
      I3 => pilot_symbols(3),
      I4 => pilot_symbols(4),
      I5 => pilot_symbols(5),
      O => g0_b2_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA426901D71720"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[2]\,
      I3 => \control_unit_process.k_reg_n_0_[3]\,
      I4 => \control_unit_process.k_reg_n_0_[4]\,
      I5 => \control_unit_process.k_reg_n_0_[5]\,
      O => \g0_b2__0_n_0\
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"344C809BD21506D2"
    )
        port map (
      I0 => pilot_symbols(0),
      I1 => pilot_symbols(1),
      I2 => pilot_symbols(2),
      I3 => pilot_symbols(3),
      I4 => pilot_symbols(4),
      I5 => pilot_symbols(5),
      O => g1_b1_n_0
    );
\g1_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C4BBB6C6D958D5D"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[2]\,
      I3 => \control_unit_process.k_reg_n_0_[3]\,
      I4 => \control_unit_process.k_reg_n_0_[4]\,
      I5 => \control_unit_process.k_reg_n_0_[5]\,
      O => \g1_b1__0_n_0\
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBB37F642DEAF92D"
    )
        port map (
      I0 => pilot_symbols(0),
      I1 => pilot_symbols(1),
      I2 => pilot_symbols(2),
      I3 => pilot_symbols(3),
      I4 => pilot_symbols(4),
      I5 => pilot_symbols(5),
      O => g1_b2_n_0
    );
\g1_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3B44493926A72A2"
    )
        port map (
      I0 => \control_unit_process.k_reg_n_0_[0]\,
      I1 => \control_unit_process.k_reg_n_0_[1]\,
      I2 => \control_unit_process.k_reg_n_0_[2]\,
      I3 => \control_unit_process.k_reg_n_0_[3]\,
      I4 => \control_unit_process.k_reg_n_0_[4]\,
      I5 => \control_unit_process.k_reg_n_0_[5]\,
      O => \g1_b2__0_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(30),
      I1 => pilot_symbols(31),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(28),
      I1 => pilot_symbols(29),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(26),
      I1 => pilot_symbols(27),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(24),
      I1 => pilot_symbols(25),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(22),
      I1 => pilot_symbols(23),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(20),
      I1 => pilot_symbols(21),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(18),
      I1 => pilot_symbols(19),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(16),
      I1 => pilot_symbols(17),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(14),
      I1 => pilot_symbols(15),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(12),
      I1 => pilot_symbols(13),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(10),
      I1 => pilot_symbols(11),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(8),
      I1 => pilot_symbols(9),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pilot_symbols(7),
      I1 => pilot_symbols(6),
      O => \i__carry_i_9_n_0\
    );
interleaver_din_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => \splitter_case_reg_n_0_[1]\,
      O => interleaver_din_ready_i_1_n_0
    );
interleaver_din_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0008"
    )
        port map (
      I0 => interleaver_dout_valid,
      I1 => start_data_splitter,
      I2 => \splitter_case_reg_n_0_[1]\,
      I3 => \splitter_case_reg_n_0_[2]\,
      I4 => interleaver_din_ready_i_3_n_0,
      I5 => interleaver_din_ready_i_4_n_0,
      O => interleaver_din_ready_i_2_n_0
    );
interleaver_din_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => mapper_din_last_i_2_n_0,
      I1 => dpd_din_valid01_in,
      I2 => interleaver_last_frame,
      I3 => temp_reg_n_0,
      I4 => interleaver_din_ready_i_5_n_0,
      I5 => interleaver_din_ready_i_6_n_0,
      O => interleaver_din_ready_i_3_n_0
    );
interleaver_din_ready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080800"
    )
        port map (
      I0 => interleaver_din_ready_i_7_n_0,
      I1 => mapper_din_valid_i_2_n_0,
      I2 => interleaver_din_ready_i_8_n_0,
      I3 => \data_splitter.index_reg_n_0_[4]\,
      I4 => tx_modulation(0),
      I5 => interleaver_din_ready_i_9_n_0,
      O => interleaver_din_ready_i_4_n_0
    );
interleaver_din_ready_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24904800"
    )
        port map (
      I0 => tx_modulation(0),
      I1 => tx_modulation(1),
      I2 => tx_modulation(2),
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[0]\,
      O => interleaver_din_ready_i_5_n_0
    );
interleaver_din_ready_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => mapper_din_valid_i_2_n_0,
      I1 => \data_splitter.index_reg_n_0_[3]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \data_splitter.index_reg_n_0_[4]\,
      I4 => \data_splitter.index_reg_n_0_[5]\,
      I5 => \data_splitter.index[5]_i_4_n_0\,
      O => interleaver_din_ready_i_6_n_0
    );
interleaver_din_ready_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => temp_reg_n_0,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \data_splitter.index_reg_n_0_[5]\,
      O => interleaver_din_ready_i_7_n_0
    );
interleaver_din_ready_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      O => interleaver_din_ready_i_8_n_0
    );
interleaver_din_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_modulation(1),
      I1 => tx_modulation(2),
      O => interleaver_din_ready_i_9_n_0
    );
interleaver_din_ready_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => interleaver_din_ready_i_1_n_0,
      CLR => reset,
      D => interleaver_din_ready_i_2_n_0,
      Q => interleaver_din_ready
    );
last_word_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => interleaver_last_frame,
      I2 => last_word0,
      I3 => last_word_reg_n_0,
      O => last_word_i_1_n_0
    );
last_word_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F002200000022"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[0]\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case[1]_i_2_n_0\,
      I3 => reset,
      I4 => \splitter_case_reg_n_0_[1]\,
      I5 => delay_counter,
      O => last_word0
    );
last_word_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => last_word_i_1_n_0,
      Q => last_word_reg_n_0,
      R => '0'
    );
m_axis_tready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => n,
      I2 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I3 => \scrambler_din_data[31]_i_3_n_0\,
      I4 => m_axis_tready_reg_n_0,
      O => m_axis_tready_i_1_n_0
    );
m_axis_tready_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => m_axis_tready_i_1_n_0,
      Q => m_axis_tready_reg_n_0
    );
\mapper_din_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mapper_din_data[0]_i_2_n_0\,
      I1 => \mapper_din_data[0]_i_3_n_0\,
      I2 => \mapper_din_data[0]_i_4_n_0\,
      I3 => \mapper_din_data[0]_i_5_n_0\,
      I4 => \mapper_din_data[0]_i_6_n_0\,
      I5 => \mapper_din_data[0]_i_7_n_0\,
      O => \mapper_din_data[0]_i_1_n_0\
    );
\mapper_din_data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[13]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[0]\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[0]_i_24_n_0\,
      O => \mapper_din_data[0]_i_10_n_0\
    );
\mapper_din_data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02000E000200"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[24]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \mapper_din_data[0]_i_25_n_0\,
      I4 => \splitter_data_in_reg_n_0_[25]\,
      I5 => \mapper_din_data[4]_i_5_n_0\,
      O => \mapper_din_data[0]_i_11_n_0\
    );
\mapper_din_data[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFEAEAEA"
    )
        port map (
      I0 => \mapper_din_data[0]_i_26_n_0\,
      I1 => \splitter_data_in_reg_n_0_[22]\,
      I2 => \mapper_din_data[1]_i_20_n_0\,
      I3 => \mapper_din_data[0]_i_27_n_0\,
      I4 => \splitter_data_in_reg_n_0_[11]\,
      I5 => \data_splitter.index[5]_i_3_n_0\,
      O => \mapper_din_data[0]_i_12_n_0\
    );
\mapper_din_data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000088F0"
    )
        port map (
      I0 => \mapper_din_data[0]_i_28_n_0\,
      I1 => p_3_in(0),
      I2 => \mapper_din_data[0]_i_29_n_0\,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[0]\,
      I5 => \mapper_din_data[0]_i_30_n_0\,
      O => \mapper_din_data[0]_i_13_n_0\
    );
\mapper_din_data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFEEEEEEE"
    )
        port map (
      I0 => \mapper_din_data[0]_i_31_n_0\,
      I1 => \mapper_din_data[0]_i_32_n_0\,
      I2 => \splitter_data_in_reg_n_0_[26]\,
      I3 => \mapper_din_data[4]_i_9_n_0\,
      I4 => \mapper_din_data[0]_i_25_n_0\,
      I5 => \mapper_din_data[0]_i_33_n_0\,
      O => \mapper_din_data[0]_i_14_n_0\
    );
\mapper_din_data[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[23]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[0]_i_15_n_0\
    );
\mapper_din_data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      I2 => interleaver_din_ready_i_7_n_0,
      I3 => \splitter_case_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      I5 => temp_i_7_n_0,
      O => \mapper_din_data[0]_i_16_n_0\
    );
\mapper_din_data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF404055404040"
    )
        port map (
      I0 => temp_i_7_n_0,
      I1 => \splitter_data_in_reg_n_0_[4]\,
      I2 => \mapper_din_data[5]_i_5_n_0\,
      I3 => \mapper_din_data[1]_i_29_n_0\,
      I4 => \splitter_data_in_reg_n_0_[5]\,
      I5 => \mapper_din_data[3]_i_17_n_0\,
      O => \mapper_din_data[0]_i_17_n_0\
    );
\mapper_din_data[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[0]_i_18_n_0\
    );
\mapper_din_data[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808080F08080"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[14]\,
      I1 => \mapper_din_data[0]_i_34_n_0\,
      I2 => \mapper_din_data[0]_i_24_n_0\,
      I3 => interleaver_din_ready_i_8_n_0,
      I4 => \splitter_data_in_reg_n_0_[15]\,
      I5 => \mapper_din_data[3]_i_10_n_0\,
      O => \mapper_din_data[0]_i_19_n_0\
    );
\mapper_din_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mapper_din_data[0]_i_8_n_0\,
      I1 => \mapper_din_data[0]_i_9_n_0\,
      I2 => \mapper_din_data[0]_i_10_n_0\,
      I3 => \mapper_din_data[0]_i_11_n_0\,
      I4 => \mapper_din_data[0]_i_12_n_0\,
      I5 => \mapper_din_data[0]_i_13_n_0\,
      O => \mapper_din_data[0]_i_2_n_0\
    );
\mapper_din_data[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \mapper_din_data[0]_i_27_n_0\,
      I1 => \mapper_din_data[4]_i_13_n_0\,
      I2 => \splitter_data_in_reg_n_0_[8]\,
      I3 => \mapper_din_data[0]_i_35_n_0\,
      I4 => \splitter_data_in_reg_n_0_[7]\,
      I5 => temp_i_7_n_0,
      O => \mapper_din_data[0]_i_20_n_0\
    );
\mapper_din_data[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAEAAAEAAA"
    )
        port map (
      I0 => \mapper_din_data[0]_i_36_n_0\,
      I1 => \splitter_data_in_reg_n_0_[10]\,
      I2 => \mapper_din_data[1]_i_25_n_0\,
      I3 => \mapper_din_data[1]_i_29_n_0\,
      I4 => \mapper_din_data[4]_i_9_n_0\,
      I5 => \mapper_din_data[4]_i_8_n_0\,
      O => \mapper_din_data[0]_i_21_n_0\
    );
\mapper_din_data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200030102000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \mapper_din_data[0]_i_16_n_0\,
      I3 => \splitter_data_in_reg_n_0_[21]\,
      I4 => \splitter_data_in_reg_n_0_[20]\,
      I5 => \mapper_din_data[1]_i_11_n_0\,
      O => \mapper_din_data[0]_i_22_n_0\
    );
\mapper_din_data[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC8CB080"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[3]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \splitter_data_in_reg_n_0_[2]\,
      I4 => \splitter_data_in_reg_n_0_[1]\,
      O => \mapper_din_data[0]_i_23_n_0\
    );
\mapper_din_data[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[4]\,
      I1 => \data_splitter.index_reg_n_0_[5]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \splitter_case_reg_n_0_[1]\,
      I4 => temp_i_7_n_0,
      O => \mapper_din_data[0]_i_24_n_0\
    );
\mapper_din_data[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => interleaver_din_ready_i_7_n_0,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[4]\,
      I3 => temp_i_7_n_0,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[0]_i_25_n_0\
    );
\mapper_din_data[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080C080808080"
    )
        port map (
      I0 => \mapper_din_data[0]_i_37_n_0\,
      I1 => \mapper_din_data[0]_i_38_n_0\,
      I2 => \mapper_din_data[0]_i_39_n_0\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[0]_i_40_n_0\,
      O => \mapper_din_data[0]_i_26_n_0\
    );
\mapper_din_data[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[0]_i_27_n_0\
    );
\mapper_din_data[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => temp_i_7_n_0,
      I1 => \data_splitter.index_reg_n_0_[4]\,
      I2 => \splitter_case_reg_n_0_[1]\,
      I3 => \data_splitter.index[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[5]\,
      O => \mapper_din_data[0]_i_28_n_0\
    );
\mapper_din_data[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0A000000000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[12]\,
      I1 => \splitter_data_in_reg_n_0_[28]\,
      I2 => temp_i_7_n_0,
      I3 => \data_splitter.index_reg_n_0_[4]\,
      I4 => \splitter_case_reg_n_0_[1]\,
      I5 => interleaver_din_ready_i_7_n_0,
      O => \mapper_din_data[0]_i_29_n_0\
    );
\mapper_din_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAEAEAEA"
    )
        port map (
      I0 => \mapper_din_data[0]_i_14_n_0\,
      I1 => \mapper_din_data[0]_i_15_n_0\,
      I2 => \mapper_din_data[0]_i_16_n_0\,
      I3 => \mapper_din_data[4]_i_9_n_0\,
      I4 => \splitter_data_in_reg_n_0_[22]\,
      I5 => \mapper_din_data[0]_i_17_n_0\,
      O => \mapper_din_data[0]_i_3_n_0\
    );
\mapper_din_data[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[2]\,
      I1 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[0]_i_30_n_0\
    );
\mapper_din_data[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[14]\,
      I1 => \mapper_din_data[1]_i_25_n_0\,
      I2 => \data_splitter.index[5]_i_3_n_0\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \mapper_din_data[5]_i_4_n_0\,
      I5 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[0]_i_31_n_0\
    );
\mapper_din_data[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => temp_i_7_n_0,
      I1 => \splitter_data_in_reg_n_0_[6]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[4]_i_9_n_0\,
      O => \mapper_din_data[0]_i_32_n_0\
    );
\mapper_din_data[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[27]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[0]_i_33_n_0\
    );
\mapper_din_data[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[0]_i_34_n_0\
    );
\mapper_din_data[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[2]\,
      I1 => \mapper_din_data[5]_i_4_n_0\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[0]_i_35_n_0\
    );
\mapper_din_data[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000200020002000"
    )
        port map (
      I0 => \mapper_din_data[0]_i_41_n_0\,
      I1 => temp_i_7_n_0,
      I2 => \mapper_din_data[5]_i_4_n_0\,
      I3 => \mapper_din_data[0]_i_42_n_0\,
      I4 => \mapper_din_data[3]_i_19_n_0\,
      I5 => \splitter_data_in_reg_n_0_[9]\,
      O => \mapper_din_data[0]_i_36_n_0\
    );
\mapper_din_data[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[2]\,
      I1 => \data_splitter.index_reg_n_0_[3]\,
      I2 => \data_splitter.index_reg_n_0_[0]\,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \splitter_data_in_reg_n_0_[29]\,
      O => \mapper_din_data[0]_i_37_n_0\
    );
\mapper_din_data[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[4]\,
      I1 => tx_modulation(0),
      I2 => tx_modulation(1),
      I3 => tx_modulation(2),
      O => \mapper_din_data[0]_i_38_n_0\
    );
\mapper_din_data[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[5]\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      I4 => \splitter_case_reg_n_0_[1]\,
      O => \mapper_din_data[0]_i_39_n_0\
    );
\mapper_din_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_13_n_0\,
      I1 => \splitter_data_in_reg_n_0_[18]\,
      I2 => \mapper_din_data[1]_i_14_n_0\,
      I3 => \splitter_data_in_reg_n_0_[6]\,
      I4 => \splitter_data_in_reg_n_0_[16]\,
      I5 => \mapper_din_data[1]_i_21_n_0\,
      O => \mapper_din_data[0]_i_4_n_0\
    );
\mapper_din_data[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCA0FCAF0CA00C"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[19]\,
      I1 => \splitter_data_in_reg_n_0_[16]\,
      I2 => \data_splitter.index_reg_n_0_[0]\,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \splitter_data_in_reg_n_0_[18]\,
      I5 => \splitter_data_in_reg_n_0_[17]\,
      O => \mapper_din_data[0]_i_40_n_0\
    );
\mapper_din_data[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \splitter_data_in_reg_n_0_[10]\,
      O => \mapper_din_data[0]_i_41_n_0\
    );
\mapper_din_data[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[0]_i_42_n_0\
    );
\mapper_din_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[0]_i_18_n_0\,
      I1 => \splitter_data_in_reg_n_0_[0]\,
      I2 => \mapper_din_data[1]_i_15_n_0\,
      I3 => \splitter_data_in_reg_n_0_[4]\,
      I4 => \splitter_data_in_reg_n_0_[12]\,
      I5 => \mapper_din_data[1]_i_17_n_0\,
      O => \mapper_din_data[0]_i_5_n_0\
    );
\mapper_din_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_23_n_0\,
      I1 => \splitter_data_in_reg_n_0_[8]\,
      I2 => \mapper_din_data[1]_i_22_n_0\,
      I3 => p_3_in(0),
      I4 => \splitter_data_in_reg_n_0_[24]\,
      I5 => \mapper_din_data[1]_i_12_n_0\,
      O => \mapper_din_data[0]_i_6_n_0\
    );
\mapper_din_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \mapper_din_data[1]_i_18_n_0\,
      I1 => \splitter_data_in_reg_n_0_[28]\,
      I2 => \mapper_din_data[0]_i_19_n_0\,
      I3 => \mapper_din_data[0]_i_20_n_0\,
      I4 => \mapper_din_data[0]_i_21_n_0\,
      I5 => \mapper_din_data[0]_i_22_n_0\,
      O => \mapper_din_data[0]_i_7_n_0\
    );
\mapper_din_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3200020002000200"
    )
        port map (
      I0 => \mapper_din_data[0]_i_23_n_0\,
      I1 => interleaver_din_ready_i_9_n_0,
      I2 => tx_modulation(0),
      I3 => \mapper_din_data[4]_i_12_n_0\,
      I4 => \mapper_din_data[3]_i_19_n_0\,
      I5 => \splitter_data_in_reg_n_0_[2]\,
      O => \mapper_din_data[0]_i_8_n_0\
    );
\mapper_din_data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[26]\,
      I1 => \mapper_din_data[3]_i_19_n_0\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[2]\,
      I4 => \mapper_din_data[5]_i_4_n_0\,
      I5 => \mapper_din_data[1]_i_25_n_0\,
      O => \mapper_din_data[0]_i_9_n_0\
    );
\mapper_din_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mapper_din_data[1]_i_2_n_0\,
      I1 => \mapper_din_data[1]_i_3_n_0\,
      I2 => \mapper_din_data[1]_i_4_n_0\,
      I3 => \mapper_din_data[1]_i_5_n_0\,
      I4 => \mapper_din_data[1]_i_6_n_0\,
      I5 => \mapper_din_data[1]_i_7_n_0\,
      O => \mapper_din_data[1]_i_1_n_0\
    );
\mapper_din_data[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \mapper_din_data[1]_i_25_n_0\,
      I1 => \data_splitter.index_reg_n_0_[4]\,
      I2 => \data_splitter.index_reg_n_0_[5]\,
      I3 => \data_splitter.index[5]_i_4_n_0\,
      I4 => \splitter_case_reg_n_0_[1]\,
      O => \mapper_din_data[1]_i_10_n_0\
    );
\mapper_din_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00800000008000"
    )
        port map (
      I0 => \mapper_din_data[4]_i_9_n_0\,
      I1 => \mapper_din_data[1]_i_25_n_0\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[3]_i_13_n_0\,
      O => \mapper_din_data[1]_i_11_n_0\
    );
\mapper_din_data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_10_n_0\,
      I1 => \mapper_din_data[1]_i_26_n_0\,
      I2 => \mapper_din_data[1]_i_27_n_0\,
      I3 => \mapper_din_data[3]_i_15_n_0\,
      I4 => \mapper_din_data[1]_i_28_n_0\,
      I5 => \mapper_din_data[5]_i_5_n_0\,
      O => \mapper_din_data[1]_i_12_n_0\
    );
\mapper_din_data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00200000002000"
    )
        port map (
      I0 => \mapper_din_data[1]_i_10_n_0\,
      I1 => \data_splitter.index_reg_n_0_[2]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \mapper_din_data[5]_i_2_n_0\,
      O => \mapper_din_data[1]_i_13_n_0\
    );
\mapper_din_data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000080000002000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => tx_modulation(2),
      I3 => \mapper_din_data[4]_i_12_n_0\,
      I4 => tx_modulation(1),
      I5 => tx_modulation(0),
      O => \mapper_din_data[1]_i_14_n_0\
    );
\mapper_din_data[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020400000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \mapper_din_data[4]_i_12_n_0\,
      I3 => tx_modulation(2),
      I4 => tx_modulation(0),
      I5 => tx_modulation(1),
      O => \mapper_din_data[1]_i_15_n_0\
    );
\mapper_din_data[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F00800"
    )
        port map (
      I0 => \mapper_din_data[1]_i_25_n_0\,
      I1 => \mapper_din_data[3]_i_14_n_0\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \mapper_din_data[4]_i_8_n_0\,
      O => \mapper_din_data[1]_i_16_n_0\
    );
\mapper_din_data[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FF00F0008800"
    )
        port map (
      I0 => \mapper_din_data[1]_i_25_n_0\,
      I1 => \mapper_din_data[3]_i_14_n_0\,
      I2 => \mapper_din_data[3]_i_8_n_0\,
      I3 => \data_splitter.index_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[0]\,
      I5 => \mapper_din_data[5]_i_2_n_0\,
      O => \mapper_din_data[1]_i_17_n_0\
    );
\mapper_din_data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \mapper_din_data[1]_i_10_n_0\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[3]_i_5_n_0\,
      O => \mapper_din_data[1]_i_18_n_0\
    );
\mapper_din_data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[15]\,
      I1 => tx_modulation(0),
      I2 => tx_modulation(2),
      I3 => tx_modulation(1),
      I4 => \data_splitter.index[5]_i_3_n_0\,
      I5 => \mapper_din_data[3]_i_14_n_0\,
      O => \mapper_din_data[1]_i_19_n_0\
    );
\mapper_din_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \mapper_din_data[1]_i_8_n_0\,
      I1 => \splitter_data_in_reg_n_0_[27]\,
      I2 => \mapper_din_data[1]_i_9_n_0\,
      I3 => \mapper_din_data[1]_i_10_n_0\,
      I4 => \splitter_data_in_reg_n_0_[6]\,
      I5 => \mapper_din_data[3]_i_17_n_0\,
      O => \mapper_din_data[1]_i_2_n_0\
    );
\mapper_din_data[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \mapper_din_data[5]_i_4_n_0\,
      I1 => tx_modulation(0),
      I2 => tx_modulation(2),
      I3 => tx_modulation(1),
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[1]_i_20_n_0\
    );
\mapper_din_data[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF240024002400"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      I3 => \mapper_din_data[5]_i_5_n_0\,
      I4 => \mapper_din_data[4]_i_13_n_0\,
      I5 => \mapper_din_data[1]_i_20_n_0\,
      O => \mapper_din_data[1]_i_21_n_0\
    );
\mapper_din_data[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_28_n_0\,
      I1 => \mapper_din_data[1]_i_29_n_0\,
      I2 => \mapper_din_data[1]_i_27_n_0\,
      I3 => \mapper_din_data[4]_i_10_n_0\,
      I4 => \mapper_din_data[1]_i_10_n_0\,
      I5 => interleaver_din_ready_i_8_n_0,
      O => \mapper_din_data[1]_i_22_n_0\
    );
\mapper_din_data[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C0C0AA0000"
    )
        port map (
      I0 => \mapper_din_data[5]_i_5_n_0\,
      I1 => \mapper_din_data[4]_i_9_n_0\,
      I2 => \mapper_din_data[4]_i_12_n_0\,
      I3 => tx_modulation(2),
      I4 => tx_modulation(0),
      I5 => tx_modulation(1),
      O => \mapper_din_data[1]_i_23_n_0\
    );
\mapper_din_data[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => tx_modulation(1),
      I1 => tx_modulation(2),
      I2 => tx_modulation(0),
      I3 => \data_splitter.index_reg_n_0_[2]\,
      I4 => \mapper_din_data[5]_i_4_n_0\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[1]_i_24_n_0\
    );
\mapper_din_data[1]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tx_modulation(0),
      I1 => tx_modulation(2),
      I2 => tx_modulation(1),
      O => \mapper_din_data[1]_i_25_n_0\
    );
\mapper_din_data[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[1]_i_26_n_0\
    );
\mapper_din_data[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[1]_i_27_n_0\
    );
\mapper_din_data[1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => tx_modulation(1),
      I1 => tx_modulation(0),
      I2 => tx_modulation(2),
      O => \mapper_din_data[1]_i_28_n_0\
    );
\mapper_din_data[1]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[1]_i_29_n_0\
    );
\mapper_din_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[4]_i_5_n_0\,
      I1 => \splitter_data_in_reg_n_0_[26]\,
      I2 => \mapper_din_data[1]_i_11_n_0\,
      I3 => \splitter_data_in_reg_n_0_[21]\,
      I4 => \splitter_data_in_reg_n_0_[25]\,
      I5 => \mapper_din_data[1]_i_12_n_0\,
      O => \mapper_din_data[1]_i_3_n_0\
    );
\mapper_din_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_13_n_0\,
      I1 => \splitter_data_in_reg_n_0_[19]\,
      I2 => \mapper_din_data[3]_i_10_n_0\,
      I3 => \splitter_data_in_reg_n_0_[16]\,
      I4 => \splitter_data_in_reg_n_0_[7]\,
      I5 => \mapper_din_data[1]_i_14_n_0\,
      O => \mapper_din_data[1]_i_4_n_0\
    );
\mapper_din_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_15_n_0\,
      I1 => \splitter_data_in_reg_n_0_[5]\,
      I2 => \mapper_din_data[1]_i_16_n_0\,
      I3 => \splitter_data_in_reg_n_0_[11]\,
      I4 => \splitter_data_in_reg_n_0_[13]\,
      I5 => \mapper_din_data[1]_i_17_n_0\,
      O => \mapper_din_data[1]_i_5_n_0\
    );
\mapper_din_data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F8F8F8F8F8"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[29]\,
      I1 => \mapper_din_data[1]_i_18_n_0\,
      I2 => \mapper_din_data[1]_i_19_n_0\,
      I3 => \data_splitter.index[5]_i_3_n_0\,
      I4 => \splitter_data_in_reg_n_0_[23]\,
      I5 => \mapper_din_data[1]_i_20_n_0\,
      O => \mapper_din_data[1]_i_6_n_0\
    );
\mapper_din_data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[1]_i_21_n_0\,
      I1 => \splitter_data_in_reg_n_0_[17]\,
      I2 => \mapper_din_data[1]_i_22_n_0\,
      I3 => p_3_in(1),
      I4 => \splitter_data_in_reg_n_0_[9]\,
      I5 => \mapper_din_data[1]_i_23_n_0\,
      O => \mapper_din_data[1]_i_7_n_0\
    );
\mapper_din_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \mapper_din_data[1]_i_24_n_0\,
      I1 => \mapper_din_data[3]_i_19_n_0\,
      I2 => \splitter_data_in_reg_n_0_[3]\,
      I3 => \mapper_din_data[0]_i_18_n_0\,
      I4 => temp_i_7_n_0,
      I5 => \splitter_data_in_reg_n_0_[1]\,
      O => \mapper_din_data[1]_i_8_n_0\
    );
\mapper_din_data[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[1]_i_9_n_0\
    );
\mapper_din_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \mapper_din_data[2]_i_2_n_0\,
      I1 => \mapper_din_data[2]_i_3_n_0\,
      I2 => \mapper_din_data[2]_i_4_n_0\,
      I3 => p_3_in(0),
      I4 => \mapper_din_data[3]_i_5_n_0\,
      I5 => \mapper_din_data[2]_i_5_n_0\,
      O => \mapper_din_data[2]_i_1_n_0\
    );
\mapper_din_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \mapper_din_data[2]_i_6_n_0\,
      I1 => \splitter_data_in_reg_n_0_[12]\,
      I2 => \mapper_din_data[4]_i_8_n_0\,
      I3 => \mapper_din_data[3]_i_8_n_0\,
      I4 => \mapper_din_data[4]_i_9_n_0\,
      I5 => \splitter_data_in_reg_n_0_[10]\,
      O => \mapper_din_data[2]_i_2_n_0\
    );
\mapper_din_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[3]_i_9_n_0\,
      I1 => \splitter_data_in_reg_n_0_[20]\,
      I2 => \mapper_din_data[3]_i_10_n_0\,
      I3 => \splitter_data_in_reg_n_0_[17]\,
      I4 => \splitter_data_in_reg_n_0_[26]\,
      I5 => \mapper_din_data[3]_i_11_n_0\,
      O => \mapper_din_data[2]_i_3_n_0\
    );
\mapper_din_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[27]\,
      I1 => \mapper_din_data[4]_i_5_n_0\,
      I2 => \mapper_din_data[2]_i_7_n_0\,
      I3 => \splitter_data_in_reg_n_0_[22]\,
      I4 => \mapper_din_data[3]_i_13_n_0\,
      I5 => \mapper_din_data[3]_i_14_n_0\,
      O => \mapper_din_data[2]_i_4_n_0\
    );
\mapper_din_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[3]_i_16_n_0\,
      I1 => \splitter_data_in_reg_n_0_[8]\,
      I2 => \mapper_din_data[3]_i_17_n_0\,
      I3 => \splitter_data_in_reg_n_0_[7]\,
      I4 => \splitter_data_in_reg_n_0_[14]\,
      I5 => \mapper_din_data[3]_i_18_n_0\,
      O => \mapper_din_data[2]_i_5_n_0\
    );
\mapper_din_data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \mapper_din_data[3]_i_8_n_0\,
      I1 => \mapper_din_data[3]_i_19_n_0\,
      I2 => \splitter_data_in_reg_n_0_[6]\,
      I3 => \mapper_din_data[0]_i_18_n_0\,
      I4 => interleaver_din_ready_i_9_n_0,
      I5 => \splitter_data_in_reg_n_0_[2]\,
      O => \mapper_din_data[2]_i_6_n_0\
    );
\mapper_din_data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08200000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[18]\,
      I1 => tx_modulation(2),
      I2 => tx_modulation(1),
      I3 => tx_modulation(0),
      I4 => \mapper_din_data[5]_i_5_n_0\,
      O => \mapper_din_data[2]_i_7_n_0\
    );
\mapper_din_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \mapper_din_data[3]_i_2_n_0\,
      I1 => \mapper_din_data[3]_i_3_n_0\,
      I2 => \mapper_din_data[3]_i_4_n_0\,
      I3 => p_3_in(1),
      I4 => \mapper_din_data[3]_i_5_n_0\,
      I5 => \mapper_din_data[3]_i_6_n_0\,
      O => \mapper_din_data[3]_i_1_n_0\
    );
\mapper_din_data[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \mapper_din_data[5]_i_4_n_0\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[4]_i_10_n_0\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[3]_i_10_n_0\
    );
\mapper_din_data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024008200000000"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \mapper_din_data[3]_i_14_n_0\,
      O => \mapper_din_data[3]_i_11_n_0\
    );
\mapper_din_data[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08200000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[19]\,
      I1 => tx_modulation(2),
      I2 => tx_modulation(1),
      I3 => tx_modulation(0),
      I4 => \mapper_din_data[5]_i_5_n_0\,
      O => \mapper_din_data[3]_i_12_n_0\
    );
\mapper_din_data[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01201200"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => tx_modulation(2),
      I3 => tx_modulation(1),
      I4 => tx_modulation(0),
      O => \mapper_din_data[3]_i_13_n_0\
    );
\mapper_din_data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \data_splitter.index_reg_n_0_[5]\,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      I5 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[3]_i_14_n_0\
    );
\mapper_din_data[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      O => \mapper_din_data[3]_i_15_n_0\
    );
\mapper_din_data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000000000"
    )
        port map (
      I0 => tx_modulation(0),
      I1 => tx_modulation(1),
      I2 => \mapper_din_data[4]_i_12_n_0\,
      I3 => tx_modulation(2),
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[3]_i_16_n_0\
    );
\mapper_din_data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \mapper_din_data[5]_i_4_n_0\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[4]_i_10_n_0\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[3]_i_17_n_0\
    );
\mapper_din_data[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000008080004000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \mapper_din_data[4]_i_12_n_0\,
      I3 => tx_modulation(2),
      I4 => tx_modulation(0),
      I5 => tx_modulation(1),
      O => \mapper_din_data[3]_i_18_n_0\
    );
\mapper_din_data[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      O => \mapper_din_data[3]_i_19_n_0\
    );
\mapper_din_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \mapper_din_data[3]_i_7_n_0\,
      I1 => \splitter_data_in_reg_n_0_[13]\,
      I2 => \mapper_din_data[4]_i_8_n_0\,
      I3 => \mapper_din_data[3]_i_8_n_0\,
      I4 => \mapper_din_data[4]_i_9_n_0\,
      I5 => \splitter_data_in_reg_n_0_[11]\,
      O => \mapper_din_data[3]_i_2_n_0\
    );
\mapper_din_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[3]_i_9_n_0\,
      I1 => \splitter_data_in_reg_n_0_[21]\,
      I2 => \mapper_din_data[3]_i_10_n_0\,
      I3 => \splitter_data_in_reg_n_0_[18]\,
      I4 => \splitter_data_in_reg_n_0_[27]\,
      I5 => \mapper_din_data[3]_i_11_n_0\,
      O => \mapper_din_data[3]_i_3_n_0\
    );
\mapper_din_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[28]\,
      I1 => \mapper_din_data[4]_i_5_n_0\,
      I2 => \mapper_din_data[3]_i_12_n_0\,
      I3 => \splitter_data_in_reg_n_0_[23]\,
      I4 => \mapper_din_data[3]_i_13_n_0\,
      I5 => \mapper_din_data[3]_i_14_n_0\,
      O => \mapper_din_data[3]_i_4_n_0\
    );
\mapper_din_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \mapper_din_data[3]_i_15_n_0\,
      O => \mapper_din_data[3]_i_5_n_0\
    );
\mapper_din_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mapper_din_data[3]_i_16_n_0\,
      I1 => \splitter_data_in_reg_n_0_[9]\,
      I2 => \mapper_din_data[3]_i_17_n_0\,
      I3 => \splitter_data_in_reg_n_0_[8]\,
      I4 => \splitter_data_in_reg_n_0_[15]\,
      I5 => \mapper_din_data[3]_i_18_n_0\,
      O => \mapper_din_data[3]_i_6_n_0\
    );
\mapper_din_data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \mapper_din_data[3]_i_8_n_0\,
      I1 => \mapper_din_data[3]_i_19_n_0\,
      I2 => \splitter_data_in_reg_n_0_[7]\,
      I3 => \mapper_din_data[0]_i_18_n_0\,
      I4 => interleaver_din_ready_i_9_n_0,
      I5 => \splitter_data_in_reg_n_0_[3]\,
      O => \mapper_din_data[3]_i_7_n_0\
    );
\mapper_din_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[2]\,
      I1 => \mapper_din_data[5]_i_4_n_0\,
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => tx_modulation(2),
      I4 => tx_modulation(0),
      I5 => tx_modulation(1),
      O => \mapper_din_data[3]_i_8_n_0\
    );
\mapper_din_data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => tx_modulation(0),
      I1 => tx_modulation(1),
      I2 => \mapper_din_data[4]_i_12_n_0\,
      I3 => tx_modulation(2),
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[3]_i_9_n_0\
    );
\mapper_din_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \mapper_din_data[4]_i_2_n_0\,
      I1 => \mapper_din_data[4]_i_3_n_0\,
      I2 => \mapper_din_data[4]_i_4_n_0\,
      I3 => \mapper_din_data[4]_i_5_n_0\,
      I4 => \splitter_data_in_reg_n_0_[29]\,
      I5 => \mapper_din_data[4]_i_6_n_0\,
      O => \mapper_din_data[4]_i_1_n_0\
    );
\mapper_din_data[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(0),
      I2 => tx_modulation(1),
      O => \mapper_din_data[4]_i_10_n_0\
    );
\mapper_din_data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88800000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[9]\,
      I1 => \mapper_din_data[4]_i_8_n_0\,
      I2 => \splitter_data_in_reg_n_0_[10]\,
      I3 => \mapper_din_data[5]_i_2_n_0\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[4]_i_11_n_0\
    );
\mapper_din_data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \data_splitter.index_reg_n_0_[5]\,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      I5 => \data_splitter.index_reg_n_0_[2]\,
      O => \mapper_din_data[4]_i_12_n_0\
    );
\mapper_din_data[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      O => \mapper_din_data[4]_i_13_n_0\
    );
\mapper_din_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \mapper_din_data[4]_i_7_n_0\,
      I1 => \splitter_data_in_reg_n_0_[16]\,
      I2 => \mapper_din_data[5]_i_2_n_0\,
      I3 => \mapper_din_data[4]_i_8_n_0\,
      I4 => \mapper_din_data[4]_i_9_n_0\,
      I5 => \splitter_data_in_reg_n_0_[14]\,
      O => \mapper_din_data[4]_i_2_n_0\
    );
\mapper_din_data[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[28]\,
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      I3 => tx_modulation(2),
      I4 => \mapper_din_data[5]_i_5_n_0\,
      O => \mapper_din_data[4]_i_3_n_0\
    );
\mapper_din_data[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[24]\,
      I1 => tx_modulation(2),
      I2 => tx_modulation(0),
      I3 => tx_modulation(1),
      I4 => \mapper_din_data[5]_i_5_n_0\,
      O => \mapper_din_data[4]_i_4_n_0\
    );
\mapper_din_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \mapper_din_data[5]_i_4_n_0\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \data_splitter.index_reg_n_0_[1]\,
      I5 => \mapper_din_data[4]_i_10_n_0\,
      O => \mapper_din_data[4]_i_5_n_0\
    );
\mapper_din_data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F080808"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[19]\,
      I1 => \mapper_din_data[4]_i_8_n_0\,
      I2 => \data_splitter.index[5]_i_3_n_0\,
      I3 => \mapper_din_data[5]_i_2_n_0\,
      I4 => \splitter_data_in_reg_n_0_[22]\,
      I5 => \mapper_din_data[4]_i_11_n_0\,
      O => \mapper_din_data[4]_i_6_n_0\
    );
\mapper_din_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C0000000000000"
    )
        port map (
      I0 => tx_modulation(1),
      I1 => \mapper_din_data[4]_i_12_n_0\,
      I2 => tx_modulation(2),
      I3 => tx_modulation(0),
      I4 => \splitter_data_in_reg_n_0_[4]\,
      I5 => \mapper_din_data[4]_i_13_n_0\,
      O => \mapper_din_data[4]_i_7_n_0\
    );
\mapper_din_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000280000"
    )
        port map (
      I0 => tx_modulation(1),
      I1 => tx_modulation(0),
      I2 => tx_modulation(2),
      I3 => \data_splitter.index_reg_n_0_[2]\,
      I4 => \mapper_din_data[5]_i_4_n_0\,
      I5 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[4]_i_8_n_0\
    );
\mapper_din_data[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      O => \mapper_din_data[4]_i_9_n_0\
    );
\mapper_din_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C008000"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[23]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \mapper_din_data[5]_i_2_n_0\,
      I4 => \splitter_data_in_reg_n_0_[11]\,
      I5 => \mapper_din_data[5]_i_3_n_0\,
      O => \mapper_din_data[5]_i_1_n_0\
    );
\mapper_din_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => \data_splitter.index_reg_n_0_[3]\,
      I2 => \mapper_din_data[5]_i_4_n_0\,
      I3 => \data_splitter.index_reg_n_0_[2]\,
      I4 => tx_modulation(1),
      I5 => tx_modulation(0),
      O => \mapper_din_data[5]_i_2_n_0\
    );
\mapper_din_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80080000"
    )
        port map (
      I0 => \mapper_din_data[5]_i_5_n_0\,
      I1 => tx_modulation(2),
      I2 => tx_modulation(0),
      I3 => tx_modulation(1),
      I4 => \splitter_data_in_reg_n_0_[29]\,
      I5 => \mapper_din_data[5]_i_6_n_0\,
      O => \mapper_din_data[5]_i_3_n_0\
    );
\mapper_din_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => temp_reg_n_0,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => \splitter_case_reg_n_0_[2]\,
      I4 => \data_splitter.index_reg_n_0_[5]\,
      I5 => \data_splitter.index_reg_n_0_[4]\,
      O => \mapper_din_data[5]_i_4_n_0\
    );
\mapper_din_data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[1]\,
      I1 => \data_splitter.index_reg_n_0_[0]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => \data_splitter.index_reg_n_0_[3]\,
      O => \mapper_din_data[5]_i_5_n_0\
    );
\mapper_din_data[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0080"
    )
        port map (
      I0 => \splitter_data_in_reg_n_0_[17]\,
      I1 => \mapper_din_data[5]_i_2_n_0\,
      I2 => \data_splitter.index_reg_n_0_[1]\,
      I3 => \data_splitter.index_reg_n_0_[0]\,
      I4 => \splitter_data_in_reg_n_0_[5]\,
      O => \mapper_din_data[5]_i_6_n_0\
    );
\mapper_din_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[0]_i_1_n_0\,
      Q => mapper_din_data(0)
    );
\mapper_din_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[1]_i_1_n_0\,
      Q => mapper_din_data(1)
    );
\mapper_din_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[2]_i_1_n_0\,
      Q => mapper_din_data(2)
    );
\mapper_din_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[3]_i_1_n_0\,
      Q => mapper_din_data(3)
    );
\mapper_din_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[4]_i_1_n_0\,
      Q => mapper_din_data(4)
    );
\mapper_din_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \mapper_din_data[5]_i_1_n_0\,
      Q => mapper_din_data(5)
    );
mapper_din_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => dpd_din_valid01_in,
      I1 => temp_reg_n_0,
      I2 => interleaver_last_frame,
      I3 => mapper_din_last_i_2_n_0,
      I4 => \^mapper_din_last\,
      O => mapper_din_last_i_1_n_0
    );
mapper_din_last_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[2]\,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      O => mapper_din_last_i_2_n_0
    );
mapper_din_last_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => mapper_din_last_i_1_n_0,
      Q => \^mapper_din_last\
    );
mapper_din_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020002C"
    )
        port map (
      I0 => mapper_din_valid_i_2_n_0,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => temp_reg_n_0,
      O => mapper_din_valid_i_1_n_0
    );
mapper_din_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => symbol_counter_reg(9),
      I1 => symbol_counter_reg(8),
      I2 => symbol_counter_reg(7),
      O => mapper_din_valid_i_2_n_0
    );
mapper_din_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => mapper_din_valid_i_1_n_0,
      Q => mapper_din_valid
    );
\mapper_selected_mod_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => tx_modulation(0),
      Q => mapper_selected_mod(0)
    );
\mapper_selected_mod_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => tx_modulation(1),
      Q => mapper_selected_mod(1)
    );
\mapper_selected_mod_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => tx_modulation(2),
      Q => mapper_selected_mod(2)
    );
\payload_process.delay_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.delay_cnt_reg_n_0_[0]\,
      O => \payload_process.delay_cnt[0]_i_1_n_0\
    );
\payload_process.delay_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \payload_process.delay_cnt_reg_n_0_[0]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[1]\,
      O => \payload_process.delay_cnt[1]_i_1_n_0\
    );
\payload_process.delay_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \payload_process.delay_cnt_reg_n_0_[0]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[2]\,
      O => \payload_process.delay_cnt[2]_i_1_n_0\
    );
\payload_process.delay_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => \payload_process.delay_cnt_reg_n_0_[3]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[2]\,
      I3 => \FSM_onehot_data_state_reg_n_0_[2]\,
      O => delay_cnt
    );
\payload_process.delay_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[0]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[2]\,
      I3 => \payload_process.delay_cnt_reg_n_0_[3]\,
      O => \payload_process.delay_cnt[3]_i_2_n_0\
    );
\payload_process.delay_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => delay_cnt,
      CLR => reset,
      D => \payload_process.delay_cnt[0]_i_1_n_0\,
      Q => \payload_process.delay_cnt_reg_n_0_[0]\
    );
\payload_process.delay_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => delay_cnt,
      CLR => reset,
      D => \payload_process.delay_cnt[1]_i_1_n_0\,
      Q => \payload_process.delay_cnt_reg_n_0_[1]\
    );
\payload_process.delay_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => delay_cnt,
      CLR => reset,
      D => \payload_process.delay_cnt[2]_i_1_n_0\,
      Q => \payload_process.delay_cnt_reg_n_0_[2]\
    );
\payload_process.delay_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => delay_cnt,
      CLR => reset,
      D => \payload_process.delay_cnt[3]_i_2_n_0\,
      Q => \payload_process.delay_cnt_reg_n_0_[3]\
    );
\payload_process.frame_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => n,
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \payload_process.frame_counter_reg_n_0_[0]\,
      I3 => tx_length(2),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[0]_i_1_n_0\
    );
\payload_process.frame_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(10),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(12),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[10]_i_1_n_0\
    );
\payload_process.frame_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(11),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(13),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[11]_i_1_n_0\
    );
\payload_process.frame_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(12),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(14),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[12]_i_1_n_0\
    );
\payload_process.frame_counter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(13),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(15),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[13]_i_1_n_0\
    );
\payload_process.frame_counter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(14),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(16),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[14]_i_1_n_0\
    );
\payload_process.frame_counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(15),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(17),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[15]_i_1_n_0\
    );
\payload_process.frame_counter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(16),
      O => \payload_process.frame_counter[16]_i_1_n_0\
    );
\payload_process.frame_counter[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(17),
      O => \payload_process.frame_counter[17]_i_1_n_0\
    );
\payload_process.frame_counter[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(18),
      O => \payload_process.frame_counter[18]_i_1_n_0\
    );
\payload_process.frame_counter[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(19),
      O => \payload_process.frame_counter[19]_i_1_n_0\
    );
\payload_process.frame_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(1),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(3),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[1]_i_1_n_0\
    );
\payload_process.frame_counter[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(20),
      O => \payload_process.frame_counter[20]_i_1_n_0\
    );
\payload_process.frame_counter[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(21),
      O => \payload_process.frame_counter[21]_i_1_n_0\
    );
\payload_process.frame_counter[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(22),
      O => \payload_process.frame_counter[22]_i_1_n_0\
    );
\payload_process.frame_counter[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(23),
      O => \payload_process.frame_counter[23]_i_1_n_0\
    );
\payload_process.frame_counter[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(24),
      O => \payload_process.frame_counter[24]_i_1_n_0\
    );
\payload_process.frame_counter[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(25),
      O => \payload_process.frame_counter[25]_i_1_n_0\
    );
\payload_process.frame_counter[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(26),
      O => \payload_process.frame_counter[26]_i_1_n_0\
    );
\payload_process.frame_counter[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(27),
      O => \payload_process.frame_counter[27]_i_1_n_0\
    );
\payload_process.frame_counter[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(28),
      O => \payload_process.frame_counter[28]_i_1_n_0\
    );
\payload_process.frame_counter[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(29),
      O => \payload_process.frame_counter[29]_i_1_n_0\
    );
\payload_process.frame_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(2),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(4),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[2]_i_1_n_0\
    );
\payload_process.frame_counter[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(30),
      O => \payload_process.frame_counter[30]_i_1_n_0\
    );
\payload_process.frame_counter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800000"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[3]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I3 => \payload_process.delay_cnt_reg_n_0_[2]\,
      I4 => scrambler_din_last_i_2_n_0,
      I5 => \FSM_onehot_data_state_reg_n_0_[0]\,
      O => \payload_process.frame_counter[31]_i_1_n_0\
    );
\payload_process.frame_counter[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => in14(31),
      O => \payload_process.frame_counter[31]_i_2_n_0\
    );
\payload_process.frame_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(3),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(5),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[3]_i_1_n_0\
    );
\payload_process.frame_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(4),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(6),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[4]_i_1_n_0\
    );
\payload_process.frame_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(5),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(7),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[5]_i_1_n_0\
    );
\payload_process.frame_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(6),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(8),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[6]_i_1_n_0\
    );
\payload_process.frame_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(7),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(9),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[7]_i_1_n_0\
    );
\payload_process.frame_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(8),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(10),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[8]_i_1_n_0\
    );
\payload_process.frame_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => n,
      I1 => in14(9),
      I2 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I3 => tx_length(11),
      I4 => \FSM_onehot_data_state_reg_n_0_[0]\,
      I5 => tx_start,
      O => \payload_process.frame_counter[9]_i_1_n_0\
    );
\payload_process.frame_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[0]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[0]\
    );
\payload_process.frame_counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[10]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[10]\
    );
\payload_process.frame_counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[11]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[11]\
    );
\payload_process.frame_counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[12]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[12]\
    );
\payload_process.frame_counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[13]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[13]\
    );
\payload_process.frame_counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[14]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[14]\
    );
\payload_process.frame_counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[15]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[15]\
    );
\payload_process.frame_counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[16]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[16]\
    );
\payload_process.frame_counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[17]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[17]\
    );
\payload_process.frame_counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[18]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[18]\
    );
\payload_process.frame_counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[19]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[19]\
    );
\payload_process.frame_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[1]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[1]\
    );
\payload_process.frame_counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[20]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[20]\
    );
\payload_process.frame_counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[21]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[21]\
    );
\payload_process.frame_counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[22]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[22]\
    );
\payload_process.frame_counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[23]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[23]\
    );
\payload_process.frame_counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[24]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[24]\
    );
\payload_process.frame_counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[25]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[25]\
    );
\payload_process.frame_counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[26]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[26]\
    );
\payload_process.frame_counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[27]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[27]\
    );
\payload_process.frame_counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[28]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[28]\
    );
\payload_process.frame_counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[29]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[29]\
    );
\payload_process.frame_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[2]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[2]\
    );
\payload_process.frame_counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[30]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[30]\
    );
\payload_process.frame_counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[31]_i_2_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[31]\
    );
\payload_process.frame_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[3]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[3]\
    );
\payload_process.frame_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[4]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[4]\
    );
\payload_process.frame_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[5]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[5]\
    );
\payload_process.frame_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[6]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[6]\
    );
\payload_process.frame_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[7]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[7]\
    );
\payload_process.frame_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[8]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[8]\
    );
\payload_process.frame_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \payload_process.frame_counter[31]_i_1_n_0\,
      CLR => reset,
      D => \payload_process.frame_counter[9]_i_1_n_0\,
      Q => \payload_process.frame_counter_reg_n_0_[9]\
    );
\payload_process.n[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[0]\,
      O => \payload_process.n[0]_i_1_n_0\
    );
\payload_process.n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[0]\,
      I1 => \payload_process.n_reg_n_0_[1]\,
      O => \payload_process.n[1]_i_1_n_0\
    );
\payload_process.n[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[0]\,
      I1 => \payload_process.n_reg_n_0_[1]\,
      I2 => \payload_process.n_reg_n_0_[2]\,
      O => \payload_process.n[2]_i_1_n_0\
    );
\payload_process.n_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => n,
      CLR => reset,
      D => \payload_process.n[0]_i_1_n_0\,
      Q => \payload_process.n_reg_n_0_[0]\
    );
\payload_process.n_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => n,
      CLR => reset,
      D => \payload_process.n[1]_i_1_n_0\,
      Q => \payload_process.n_reg_n_0_[1]\
    );
\payload_process.n_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => n,
      CLR => reset,
      D => \payload_process.n[2]_i_1_n_0\,
      Q => \payload_process.n_reg_n_0_[2]\
    );
pilot_symbols0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => pilot_symbols(0),
      CI_TOP => '0',
      CO(7) => pilot_symbols0_carry_n_0,
      CO(6) => pilot_symbols0_carry_n_1,
      CO(5) => pilot_symbols0_carry_n_2,
      CO(4) => pilot_symbols0_carry_n_3,
      CO(3) => pilot_symbols0_carry_n_4,
      CO(2) => pilot_symbols0_carry_n_5,
      CO(1) => pilot_symbols0_carry_n_6,
      CO(0) => pilot_symbols0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => pilot_symbols0(8 downto 1),
      S(7 downto 0) => pilot_symbols(8 downto 1)
    );
\pilot_symbols0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => pilot_symbols0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \pilot_symbols0_carry__0_n_0\,
      CO(6) => \pilot_symbols0_carry__0_n_1\,
      CO(5) => \pilot_symbols0_carry__0_n_2\,
      CO(4) => \pilot_symbols0_carry__0_n_3\,
      CO(3) => \pilot_symbols0_carry__0_n_4\,
      CO(2) => \pilot_symbols0_carry__0_n_5\,
      CO(1) => \pilot_symbols0_carry__0_n_6\,
      CO(0) => \pilot_symbols0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => pilot_symbols0(16 downto 9),
      S(7 downto 0) => pilot_symbols(16 downto 9)
    );
\pilot_symbols0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \pilot_symbols0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \pilot_symbols0_carry__1_n_0\,
      CO(6) => \pilot_symbols0_carry__1_n_1\,
      CO(5) => \pilot_symbols0_carry__1_n_2\,
      CO(4) => \pilot_symbols0_carry__1_n_3\,
      CO(3) => \pilot_symbols0_carry__1_n_4\,
      CO(2) => \pilot_symbols0_carry__1_n_5\,
      CO(1) => \pilot_symbols0_carry__1_n_6\,
      CO(0) => \pilot_symbols0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => pilot_symbols0(24 downto 17),
      S(7 downto 0) => pilot_symbols(24 downto 17)
    );
\pilot_symbols0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \pilot_symbols0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_pilot_symbols0_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \pilot_symbols0_carry__2_n_2\,
      CO(4) => \pilot_symbols0_carry__2_n_3\,
      CO(3) => \pilot_symbols0_carry__2_n_4\,
      CO(2) => \pilot_symbols0_carry__2_n_5\,
      CO(1) => \pilot_symbols0_carry__2_n_6\,
      CO(0) => \pilot_symbols0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_pilot_symbols0_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => pilot_symbols0(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => pilot_symbols(31 downto 25)
    );
\pilot_symbols[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pilot_symbols(0),
      O => \pilot_symbols0__0\(0)
    );
\pilot_symbols[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => reset,
      O => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008000C0008"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => reset,
      I4 => dpd_din_valid01_in,
      I5 => dpd_din_valid_i_2_n_0,
      O => pilot_symbols0_0
    );
\pilot_symbols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => \pilot_symbols0__0\(0),
      Q => pilot_symbols(0),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(10),
      Q => pilot_symbols(10),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(11),
      Q => pilot_symbols(11),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(12),
      Q => pilot_symbols(12),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(13),
      Q => pilot_symbols(13),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(14),
      Q => pilot_symbols(14),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(15),
      Q => pilot_symbols(15),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(16),
      Q => pilot_symbols(16),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(17),
      Q => pilot_symbols(17),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(18),
      Q => pilot_symbols(18),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(19),
      Q => pilot_symbols(19),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(1),
      Q => pilot_symbols(1),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(20),
      Q => pilot_symbols(20),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(21),
      Q => pilot_symbols(21),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(22),
      Q => pilot_symbols(22),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(23),
      Q => pilot_symbols(23),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(24),
      Q => pilot_symbols(24),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(25),
      Q => pilot_symbols(25),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(26),
      Q => pilot_symbols(26),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(27),
      Q => pilot_symbols(27),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(28),
      Q => pilot_symbols(28),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(29),
      Q => pilot_symbols(29),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(2),
      Q => pilot_symbols(2),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(30),
      Q => pilot_symbols(30),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(31),
      Q => pilot_symbols(31),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(3),
      Q => pilot_symbols(3),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(4),
      Q => pilot_symbols(4),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(5),
      Q => pilot_symbols(5),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(6),
      Q => pilot_symbols(6),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(7),
      Q => pilot_symbols(7),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(8),
      Q => pilot_symbols(8),
      R => \pilot_symbols[31]_i_1_n_0\
    );
\pilot_symbols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pilot_symbols0_0,
      D => pilot_symbols0(9),
      Q => pilot_symbols(9),
      R => \pilot_symbols[31]_i_1_n_0\
    );
scrambler_control_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => tx_scrambler_ena,
      O => scrambler_control_enable_i_1_n_0
    );
scrambler_control_enable_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => scrambler_control_enable_i_1_n_0,
      Q => scrambler_control_enable
    );
\scrambler_din_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => tx_fec(3),
      I1 => \payload_process.n_reg_n_0_[0]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[2]\,
      I4 => n,
      I5 => \scrambler_din_data[0]_i_2_n_0\,
      O => \scrambler_din_data[0]_i_1_n_0\
    );
\scrambler_din_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(0),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_modulation(0),
      I4 => scrambler_init(3),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[0]_i_2_n_0\
    );
\scrambler_din_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(10),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(6),
      I4 => scrambler_init(13),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[10]_i_1_n_0\
    );
\scrambler_din_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(11),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(7),
      I4 => scrambler_init(14),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[11]_i_1_n_0\
    );
\scrambler_din_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(12),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(0),
      I4 => scrambler_init(15),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[12]_i_1_n_0\
    );
\scrambler_din_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(13),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(1),
      I4 => scrambler_init(16),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[13]_i_1_n_0\
    );
\scrambler_din_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(14),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(2),
      I4 => scrambler_init(17),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[14]_i_1_n_0\
    );
\scrambler_din_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(15),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(3),
      I4 => scrambler_init(18),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[15]_i_1_n_0\
    );
\scrambler_din_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(16),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(4),
      I4 => scrambler_init(19),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[16]_i_1_n_0\
    );
\scrambler_din_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(17),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(5),
      I4 => scrambler_init(20),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[17]_i_1_n_0\
    );
\scrambler_din_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(18),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(6),
      I4 => scrambler_init(21),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[18]_i_1_n_0\
    );
\scrambler_din_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(19),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(7),
      I4 => scrambler_init(22),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[19]_i_1_n_0\
    );
\scrambler_din_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => tx_fec(4),
      I1 => \payload_process.n_reg_n_0_[0]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[2]\,
      I4 => n,
      I5 => \scrambler_din_data[1]_i_2_n_0\,
      O => \scrambler_din_data[1]_i_1_n_0\
    );
\scrambler_din_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(1),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_modulation(1),
      I4 => scrambler_init(4),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[1]_i_2_n_0\
    );
\scrambler_din_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(20),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(8),
      I4 => scrambler_init(23),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[20]_i_1_n_0\
    );
\scrambler_din_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(21),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(9),
      I4 => scrambler_init(24),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[21]_i_1_n_0\
    );
\scrambler_din_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(22),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(10),
      I4 => scrambler_init(25),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[22]_i_1_n_0\
    );
\scrambler_din_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(23),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(11),
      I4 => scrambler_init(26),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[23]_i_1_n_0\
    );
\scrambler_din_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(24),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(12),
      I4 => scrambler_init(27),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[24]_i_1_n_0\
    );
\scrambler_din_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(25),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(13),
      I4 => scrambler_init(28),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[25]_i_1_n_0\
    );
\scrambler_din_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(26),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(14),
      I4 => scrambler_init(29),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[26]_i_1_n_0\
    );
\scrambler_din_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(27),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(15),
      I4 => scrambler_init(30),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[27]_i_1_n_0\
    );
\scrambler_din_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(28),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(16),
      I4 => scrambler_init(31),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[28]_i_1_n_0\
    );
\scrambler_din_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(29),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_length(17),
      I4 => tx_fec(0),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[29]_i_1_n_0\
    );
\scrambler_din_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => tx_fec(5),
      I1 => \payload_process.n_reg_n_0_[0]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[2]\,
      I4 => n,
      I5 => \scrambler_din_data[2]_i_2_n_0\,
      O => \scrambler_din_data[2]_i_1_n_0\
    );
\scrambler_din_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(2),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_modulation(2),
      I4 => scrambler_init(5),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[2]_i_2_n_0\
    );
\scrambler_din_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(30),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => scrambler_init(1),
      I4 => tx_fec(1),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[30]_i_1_n_0\
    );
\scrambler_din_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \scrambler_din_data[31]_i_3_n_0\,
      I1 => n,
      I2 => tx_start,
      I3 => \FSM_onehot_data_state_reg_n_0_[0]\,
      O => \scrambler_din_data[31]_i_1_n_0\
    );
\scrambler_din_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(31),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => scrambler_init(2),
      I4 => tx_fec(2),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[31]_i_2_n_0\
    );
\scrambler_din_data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => \payload_process.delay_cnt_reg_n_0_[3]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I3 => \payload_process.delay_cnt_reg_n_0_[2]\,
      O => \scrambler_din_data[31]_i_3_n_0\
    );
\scrambler_din_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[1]\,
      I1 => n,
      I2 => \payload_process.n_reg_n_0_[2]\,
      I3 => \payload_process.n_reg_n_0_[0]\,
      O => \scrambler_din_data[31]_i_4_n_0\
    );
\scrambler_din_data[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[1]\,
      I1 => n,
      I2 => \payload_process.n_reg_n_0_[2]\,
      I3 => \payload_process.n_reg_n_0_[0]\,
      O => \scrambler_din_data[31]_i_5_n_0\
    );
\scrambler_din_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => tx_fec(6),
      I1 => \payload_process.n_reg_n_0_[0]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[2]\,
      I4 => n,
      I5 => \scrambler_din_data[3]_i_2_n_0\,
      O => \scrambler_din_data[3]_i_1_n_0\
    );
\scrambler_din_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(3),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_modulation(3),
      I4 => scrambler_init(6),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[3]_i_2_n_0\
    );
\scrambler_din_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => tx_fec(7),
      I1 => \payload_process.n_reg_n_0_[0]\,
      I2 => \payload_process.n_reg_n_0_[1]\,
      I3 => \payload_process.n_reg_n_0_[2]\,
      I4 => n,
      I5 => \scrambler_din_data[4]_i_2_n_0\,
      O => \scrambler_din_data[4]_i_1_n_0\
    );
\scrambler_din_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(4),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(0),
      I4 => scrambler_init(7),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[4]_i_2_n_0\
    );
\scrambler_din_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(5),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(1),
      I4 => scrambler_init(8),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[5]_i_1_n_0\
    );
\scrambler_din_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(6),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(2),
      I4 => scrambler_init(9),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[6]_i_1_n_0\
    );
\scrambler_din_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(7),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(3),
      I4 => scrambler_init(10),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[7]_i_1_n_0\
    );
\scrambler_din_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(8),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(4),
      I4 => scrambler_init(11),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[8]_i_1_n_0\
    );
\scrambler_din_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => m_axis_tdata(9),
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \scrambler_din_data[31]_i_4_n_0\,
      I3 => tx_dst_addr(5),
      I4 => scrambler_init(12),
      I5 => \scrambler_din_data[31]_i_5_n_0\,
      O => \scrambler_din_data[9]_i_1_n_0\
    );
\scrambler_din_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[0]_i_1_n_0\,
      Q => scrambler_din_data(0)
    );
\scrambler_din_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[10]_i_1_n_0\,
      Q => scrambler_din_data(10)
    );
\scrambler_din_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[11]_i_1_n_0\,
      Q => scrambler_din_data(11)
    );
\scrambler_din_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[12]_i_1_n_0\,
      Q => scrambler_din_data(12)
    );
\scrambler_din_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[13]_i_1_n_0\,
      Q => scrambler_din_data(13)
    );
\scrambler_din_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[14]_i_1_n_0\,
      Q => scrambler_din_data(14)
    );
\scrambler_din_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[15]_i_1_n_0\,
      Q => scrambler_din_data(15)
    );
\scrambler_din_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[16]_i_1_n_0\,
      Q => scrambler_din_data(16)
    );
\scrambler_din_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[17]_i_1_n_0\,
      Q => scrambler_din_data(17)
    );
\scrambler_din_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[18]_i_1_n_0\,
      Q => scrambler_din_data(18)
    );
\scrambler_din_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[19]_i_1_n_0\,
      Q => scrambler_din_data(19)
    );
\scrambler_din_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[1]_i_1_n_0\,
      Q => scrambler_din_data(1)
    );
\scrambler_din_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[20]_i_1_n_0\,
      Q => scrambler_din_data(20)
    );
\scrambler_din_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[21]_i_1_n_0\,
      Q => scrambler_din_data(21)
    );
\scrambler_din_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[22]_i_1_n_0\,
      Q => scrambler_din_data(22)
    );
\scrambler_din_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[23]_i_1_n_0\,
      Q => scrambler_din_data(23)
    );
\scrambler_din_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[24]_i_1_n_0\,
      Q => scrambler_din_data(24)
    );
\scrambler_din_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[25]_i_1_n_0\,
      Q => scrambler_din_data(25)
    );
\scrambler_din_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[26]_i_1_n_0\,
      Q => scrambler_din_data(26)
    );
\scrambler_din_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[27]_i_1_n_0\,
      Q => scrambler_din_data(27)
    );
\scrambler_din_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[28]_i_1_n_0\,
      Q => scrambler_din_data(28)
    );
\scrambler_din_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[29]_i_1_n_0\,
      Q => scrambler_din_data(29)
    );
\scrambler_din_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[2]_i_1_n_0\,
      Q => scrambler_din_data(2)
    );
\scrambler_din_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[30]_i_1_n_0\,
      Q => scrambler_din_data(30)
    );
\scrambler_din_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[31]_i_2_n_0\,
      Q => scrambler_din_data(31)
    );
\scrambler_din_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[3]_i_1_n_0\,
      Q => scrambler_din_data(3)
    );
\scrambler_din_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[4]_i_1_n_0\,
      Q => scrambler_din_data(4)
    );
\scrambler_din_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[5]_i_1_n_0\,
      Q => scrambler_din_data(5)
    );
\scrambler_din_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[6]_i_1_n_0\,
      Q => scrambler_din_data(6)
    );
\scrambler_din_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[7]_i_1_n_0\,
      Q => scrambler_din_data(7)
    );
\scrambler_din_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[8]_i_1_n_0\,
      Q => scrambler_din_data(8)
    );
\scrambler_din_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \scrambler_din_data[31]_i_1_n_0\,
      CLR => reset,
      D => \scrambler_din_data[9]_i_1_n_0\,
      Q => scrambler_din_data(9)
    );
scrambler_din_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2F2F2F2F2F2"
    )
        port map (
      I0 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I1 => scrambler_din_last_i_2_n_0,
      I2 => delay_cnt,
      I3 => scrambler_din_last_i_3_n_0,
      I4 => \payload_process.n_reg_n_0_[2]\,
      I5 => n,
      O => scrambler_din_last_i_1_n_0
    );
scrambler_din_last_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[29]\,
      I1 => \payload_process.frame_counter_reg_n_0_[28]\,
      I2 => \payload_process.frame_counter_reg_n_0_[31]\,
      I3 => \payload_process.frame_counter_reg_n_0_[30]\,
      O => scrambler_din_last_i_10_n_0
    );
scrambler_din_last_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[21]\,
      I1 => \payload_process.frame_counter_reg_n_0_[20]\,
      I2 => \payload_process.frame_counter_reg_n_0_[23]\,
      I3 => \payload_process.frame_counter_reg_n_0_[22]\,
      O => scrambler_din_last_i_11_n_0
    );
scrambler_din_last_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scrambler_din_last_i_4_n_0,
      I1 => scrambler_din_last_i_5_n_0,
      I2 => scrambler_din_last_i_6_n_0,
      I3 => scrambler_din_last_i_7_n_0,
      O => scrambler_din_last_i_2_n_0
    );
scrambler_din_last_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \payload_process.n_reg_n_0_[0]\,
      I1 => \payload_process.n_reg_n_0_[1]\,
      O => scrambler_din_last_i_3_n_0
    );
scrambler_din_last_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[10]\,
      I1 => \payload_process.frame_counter_reg_n_0_[11]\,
      I2 => \payload_process.frame_counter_reg_n_0_[8]\,
      I3 => \payload_process.frame_counter_reg_n_0_[9]\,
      I4 => scrambler_din_last_i_8_n_0,
      O => scrambler_din_last_i_4_n_0
    );
scrambler_din_last_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[2]\,
      I1 => \payload_process.frame_counter_reg_n_0_[3]\,
      I2 => \payload_process.frame_counter_reg_n_0_[0]\,
      I3 => \payload_process.frame_counter_reg_n_0_[1]\,
      I4 => scrambler_din_last_i_9_n_0,
      O => scrambler_din_last_i_5_n_0
    );
scrambler_din_last_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[26]\,
      I1 => \payload_process.frame_counter_reg_n_0_[27]\,
      I2 => \payload_process.frame_counter_reg_n_0_[24]\,
      I3 => \payload_process.frame_counter_reg_n_0_[25]\,
      I4 => scrambler_din_last_i_10_n_0,
      O => scrambler_din_last_i_6_n_0
    );
scrambler_din_last_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[18]\,
      I1 => \payload_process.frame_counter_reg_n_0_[19]\,
      I2 => \payload_process.frame_counter_reg_n_0_[16]\,
      I3 => \payload_process.frame_counter_reg_n_0_[17]\,
      I4 => scrambler_din_last_i_11_n_0,
      O => scrambler_din_last_i_7_n_0
    );
scrambler_din_last_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[13]\,
      I1 => \payload_process.frame_counter_reg_n_0_[12]\,
      I2 => \payload_process.frame_counter_reg_n_0_[15]\,
      I3 => \payload_process.frame_counter_reg_n_0_[14]\,
      O => scrambler_din_last_i_8_n_0
    );
scrambler_din_last_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \payload_process.frame_counter_reg_n_0_[5]\,
      I1 => \payload_process.frame_counter_reg_n_0_[4]\,
      I2 => \payload_process.frame_counter_reg_n_0_[7]\,
      I3 => \payload_process.frame_counter_reg_n_0_[6]\,
      O => scrambler_din_last_i_9_n_0
    );
scrambler_din_last_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => scrambler_din_last_i_1_n_0,
      Q => scrambler_din_last
    );
scrambler_din_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808000"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => \FSM_onehot_data_state_reg_n_0_[2]\,
      I2 => \payload_process.delay_cnt_reg_n_0_[3]\,
      I3 => \payload_process.delay_cnt_reg_n_0_[1]\,
      I4 => \payload_process.delay_cnt_reg_n_0_[2]\,
      I5 => n,
      O => scrambler_din_valid_i_1_n_0
    );
scrambler_din_valid_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => scrambler_din_valid_i_1_n_0,
      Q => scrambler_din_valid
    );
\scrambler_seed[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(10),
      O => \scrambler_seed[10]_i_1_n_0\
    );
\scrambler_seed[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(11),
      O => \scrambler_seed[11]_i_1_n_0\
    );
\scrambler_seed[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(12),
      O => \scrambler_seed[12]_i_1_n_0\
    );
\scrambler_seed[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(13),
      O => \scrambler_seed[13]_i_1_n_0\
    );
\scrambler_seed[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(14),
      O => \scrambler_seed[14]_i_1_n_0\
    );
\scrambler_seed[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(15),
      O => \scrambler_seed[15]_i_1_n_0\
    );
\scrambler_seed[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(16),
      O => \scrambler_seed[16]_i_1_n_0\
    );
\scrambler_seed[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(17),
      O => \scrambler_seed[17]_i_1_n_0\
    );
\scrambler_seed[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(18),
      O => \scrambler_seed[18]_i_1_n_0\
    );
\scrambler_seed[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(19),
      O => \scrambler_seed[19]_i_1_n_0\
    );
\scrambler_seed[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(1),
      O => \scrambler_seed[1]_i_1_n_0\
    );
\scrambler_seed[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(20),
      O => \scrambler_seed[20]_i_1_n_0\
    );
\scrambler_seed[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(21),
      O => \scrambler_seed[21]_i_1_n_0\
    );
\scrambler_seed[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(22),
      O => \scrambler_seed[22]_i_1_n_0\
    );
\scrambler_seed[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(23),
      O => \scrambler_seed[23]_i_1_n_0\
    );
\scrambler_seed[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(24),
      O => \scrambler_seed[24]_i_1_n_0\
    );
\scrambler_seed[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(25),
      O => \scrambler_seed[25]_i_1_n_0\
    );
\scrambler_seed[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(26),
      O => \scrambler_seed[26]_i_1_n_0\
    );
\scrambler_seed[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(27),
      O => \scrambler_seed[27]_i_1_n_0\
    );
\scrambler_seed[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(28),
      O => \scrambler_seed[28]_i_1_n_0\
    );
\scrambler_seed[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(29),
      O => \scrambler_seed[29]_i_1_n_0\
    );
\scrambler_seed[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(2),
      O => \scrambler_seed[2]_i_1_n_0\
    );
\scrambler_seed[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(30),
      O => \scrambler_seed[30]_i_1_n_0\
    );
\scrambler_seed[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(31),
      O => \scrambler_seed[31]_i_1_n_0\
    );
\scrambler_seed[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(3),
      O => \scrambler_seed[3]_i_1_n_0\
    );
\scrambler_seed[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(4),
      O => \scrambler_seed[4]_i_1_n_0\
    );
\scrambler_seed[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(5),
      O => \scrambler_seed[5]_i_1_n_0\
    );
\scrambler_seed[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(6),
      O => \scrambler_seed[6]_i_1_n_0\
    );
\scrambler_seed[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(7),
      O => \scrambler_seed[7]_i_1_n_0\
    );
\scrambler_seed[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(8),
      O => \scrambler_seed[8]_i_1_n_0\
    );
\scrambler_seed[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_start,
      I1 => scrambler_init(9),
      O => \scrambler_seed[9]_i_1_n_0\
    );
\scrambler_seed_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[10]_i_1_n_0\,
      Q => scrambler_seed(10)
    );
\scrambler_seed_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[11]_i_1_n_0\,
      Q => scrambler_seed(11)
    );
\scrambler_seed_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[12]_i_1_n_0\,
      Q => scrambler_seed(12)
    );
\scrambler_seed_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[13]_i_1_n_0\,
      Q => scrambler_seed(13)
    );
\scrambler_seed_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[14]_i_1_n_0\,
      Q => scrambler_seed(14)
    );
\scrambler_seed_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[15]_i_1_n_0\,
      Q => scrambler_seed(15)
    );
\scrambler_seed_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[16]_i_1_n_0\,
      Q => scrambler_seed(16)
    );
\scrambler_seed_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[17]_i_1_n_0\,
      Q => scrambler_seed(17)
    );
\scrambler_seed_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[18]_i_1_n_0\,
      Q => scrambler_seed(18)
    );
\scrambler_seed_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[19]_i_1_n_0\,
      Q => scrambler_seed(19)
    );
\scrambler_seed_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[1]_i_1_n_0\,
      Q => scrambler_seed(1)
    );
\scrambler_seed_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[20]_i_1_n_0\,
      Q => scrambler_seed(20)
    );
\scrambler_seed_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[21]_i_1_n_0\,
      Q => scrambler_seed(21)
    );
\scrambler_seed_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[22]_i_1_n_0\,
      Q => scrambler_seed(22)
    );
\scrambler_seed_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[23]_i_1_n_0\,
      Q => scrambler_seed(23)
    );
\scrambler_seed_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[24]_i_1_n_0\,
      Q => scrambler_seed(24)
    );
\scrambler_seed_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[25]_i_1_n_0\,
      Q => scrambler_seed(25)
    );
\scrambler_seed_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[26]_i_1_n_0\,
      Q => scrambler_seed(26)
    );
\scrambler_seed_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[27]_i_1_n_0\,
      Q => scrambler_seed(27)
    );
\scrambler_seed_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[28]_i_1_n_0\,
      Q => scrambler_seed(28)
    );
\scrambler_seed_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[29]_i_1_n_0\,
      Q => scrambler_seed(29)
    );
\scrambler_seed_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[2]_i_1_n_0\,
      Q => scrambler_seed(2)
    );
\scrambler_seed_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[30]_i_1_n_0\,
      Q => scrambler_seed(30)
    );
\scrambler_seed_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[31]_i_1_n_0\,
      Q => scrambler_seed(31)
    );
\scrambler_seed_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[3]_i_1_n_0\,
      Q => scrambler_seed(3)
    );
\scrambler_seed_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[4]_i_1_n_0\,
      Q => scrambler_seed(4)
    );
\scrambler_seed_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[5]_i_1_n_0\,
      Q => scrambler_seed(5)
    );
\scrambler_seed_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[6]_i_1_n_0\,
      Q => scrambler_seed(6)
    );
\scrambler_seed_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[7]_i_1_n_0\,
      Q => scrambler_seed(7)
    );
\scrambler_seed_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[8]_i_1_n_0\,
      Q => scrambler_seed(8)
    );
\scrambler_seed_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \FSM_onehot_data_state_reg_n_0_[0]\,
      CLR => reset,
      D => \scrambler_seed[9]_i_1_n_0\,
      Q => scrambler_seed(9)
    );
\splitter_case[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => \splitter_case[1]_i_2_n_0\,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => \splitter_case[0]_i_2_n_0\,
      I5 => \splitter_case[0]_i_3_n_0\,
      O => splitter_case(0)
    );
\splitter_case[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => interleaver_dout_valid,
      I1 => start_data_splitter,
      O => \splitter_case[0]_i_2_n_0\
    );
\splitter_case[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C050C05FC050C050"
    )
        port map (
      I0 => mapper_din_valid_i_2_n_0,
      I1 => dpd_din_valid01_in,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => \splitter_case_reg_n_0_[1]\,
      I5 => tx_init,
      O => \splitter_case[0]_i_3_n_0\
    );
\splitter_case[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \splitter_case[1]_i_2_n_0\,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => last_word_reg_n_0,
      I3 => \splitter_case[1]_i_3_n_0\,
      O => splitter_case(1)
    );
\splitter_case[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => temp_reg_n_0,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => interleaver_dout_valid,
      O => \splitter_case[1]_i_2_n_0\
    );
\splitter_case[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000D000100"
    )
        port map (
      I0 => \splitter_case[0]_i_2_n_0\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[1]\,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => \splitter_case[1]_i_4_n_0\,
      I5 => dpd_din_valid01_in,
      O => \splitter_case[1]_i_3_n_0\
    );
\splitter_case[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => temp_reg_n_0,
      I1 => interleaver_last_frame,
      O => \splitter_case[1]_i_4_n_0\
    );
\splitter_case[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      I4 => mapper_din_valid_i_2_n_0,
      O => \splitter_case[2]_i_1_n_0\
    );
\splitter_case[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFEEFFAAAA"
    )
        port map (
      I0 => \splitter_case[2]_i_3_n_0\,
      I1 => dpd_din_valid01_in,
      I2 => temp_reg_n_0,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => \splitter_case_reg_n_0_[2]\,
      I5 => \splitter_case_reg_n_0_[1]\,
      O => splitter_case(2)
    );
\splitter_case[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => last_word_reg_n_0,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => interleaver_dout_valid,
      I3 => \splitter_case_reg_n_0_[2]\,
      I4 => \splitter_case_reg_n_0_[0]\,
      O => \splitter_case[2]_i_3_n_0\
    );
\splitter_case_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_case[2]_i_1_n_0\,
      D => splitter_case(0),
      PRE => reset,
      Q => \splitter_case_reg_n_0_[0]\
    );
\splitter_case_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_case[2]_i_1_n_0\,
      CLR => reset,
      D => splitter_case(1),
      Q => \splitter_case_reg_n_0_[1]\
    );
\splitter_case_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_case[2]_i_1_n_0\,
      CLR => reset,
      D => splitter_case(2),
      Q => \splitter_case_reg_n_0_[2]\
    );
\splitter_data_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => delay_counter,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => interleaver_dout_valid,
      I3 => \splitter_case_reg_n_0_[2]\,
      I4 => \splitter_case_reg_n_0_[0]\,
      I5 => temp_reg_n_0,
      O => \splitter_data_in[31]_i_1_n_0\
    );
\splitter_data_in_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(0),
      Q => \splitter_data_in_reg_n_0_[0]\
    );
\splitter_data_in_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(10),
      Q => \splitter_data_in_reg_n_0_[10]\
    );
\splitter_data_in_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(11),
      Q => \splitter_data_in_reg_n_0_[11]\
    );
\splitter_data_in_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(12),
      Q => \splitter_data_in_reg_n_0_[12]\
    );
\splitter_data_in_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(13),
      Q => \splitter_data_in_reg_n_0_[13]\
    );
\splitter_data_in_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(14),
      Q => \splitter_data_in_reg_n_0_[14]\
    );
\splitter_data_in_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(15),
      Q => \splitter_data_in_reg_n_0_[15]\
    );
\splitter_data_in_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(16),
      Q => \splitter_data_in_reg_n_0_[16]\
    );
\splitter_data_in_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(17),
      Q => \splitter_data_in_reg_n_0_[17]\
    );
\splitter_data_in_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(18),
      Q => \splitter_data_in_reg_n_0_[18]\
    );
\splitter_data_in_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(19),
      Q => \splitter_data_in_reg_n_0_[19]\
    );
\splitter_data_in_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(1),
      Q => \splitter_data_in_reg_n_0_[1]\
    );
\splitter_data_in_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(20),
      Q => \splitter_data_in_reg_n_0_[20]\
    );
\splitter_data_in_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(21),
      Q => \splitter_data_in_reg_n_0_[21]\
    );
\splitter_data_in_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(22),
      Q => \splitter_data_in_reg_n_0_[22]\
    );
\splitter_data_in_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(23),
      Q => \splitter_data_in_reg_n_0_[23]\
    );
\splitter_data_in_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(24),
      Q => \splitter_data_in_reg_n_0_[24]\
    );
\splitter_data_in_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(25),
      Q => \splitter_data_in_reg_n_0_[25]\
    );
\splitter_data_in_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(26),
      Q => \splitter_data_in_reg_n_0_[26]\
    );
\splitter_data_in_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(27),
      Q => \splitter_data_in_reg_n_0_[27]\
    );
\splitter_data_in_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(28),
      Q => \splitter_data_in_reg_n_0_[28]\
    );
\splitter_data_in_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(29),
      Q => \splitter_data_in_reg_n_0_[29]\
    );
\splitter_data_in_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(2),
      Q => \splitter_data_in_reg_n_0_[2]\
    );
\splitter_data_in_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(30),
      Q => p_3_in(0)
    );
\splitter_data_in_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(31),
      Q => p_3_in(1)
    );
\splitter_data_in_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(3),
      Q => \splitter_data_in_reg_n_0_[3]\
    );
\splitter_data_in_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(4),
      Q => \splitter_data_in_reg_n_0_[4]\
    );
\splitter_data_in_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(5),
      Q => \splitter_data_in_reg_n_0_[5]\
    );
\splitter_data_in_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(6),
      Q => \splitter_data_in_reg_n_0_[6]\
    );
\splitter_data_in_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(7),
      Q => \splitter_data_in_reg_n_0_[7]\
    );
\splitter_data_in_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(8),
      Q => \splitter_data_in_reg_n_0_[8]\
    );
\splitter_data_in_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \splitter_data_in[31]_i_1_n_0\,
      CLR => reset,
      D => interleaver_dout_data(9),
      Q => \splitter_data_in_reg_n_0_[9]\
    );
start_data_splitter_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0400000004"
    )
        port map (
      I0 => dpd_din_valid01_in,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => dpd_din_valid_i_2_n_0,
      I5 => start_data_splitter,
      O => start_data_splitter_i_1_n_0
    );
start_data_splitter_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => start_data_splitter_i_1_n_0,
      Q => start_data_splitter
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCDCCFFCCCDCCFF"
    )
        port map (
      I0 => tx_start,
      I1 => \state[0]_i_2_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => mapper_din_last_i_2_n_0,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => interleaver_last_frame,
      I1 => \state_reg_n_0_[1]\,
      I2 => dpd_din_valid01_in,
      I3 => dpd_din_valid_i_2_n_0,
      I4 => \state_reg_n_0_[0]\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1202"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => tx_start,
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => tx_init,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[2]_i_3_n_0\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFF000000"
    )
        port map (
      I0 => dpd_din_valid01_in,
      I1 => dpd_din_valid_i_2_n_0,
      I2 => interleaver_last_frame,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[2]\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A800FFFDA800"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \control_unit_process.i_reg_n_0_[2]\,
      I2 => \control_unit_process.i_reg_n_0_[1]\,
      I3 => \control_unit_process.i_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => dpd_din_valid_i_2_n_0,
      O => \state[2]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[2]_i_1_n_0\,
      CLR => reset,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[2]_i_1_n_0\,
      CLR => reset,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[2]_i_1_n_0\,
      CLR => reset,
      D => \state[2]_i_2_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\symbol_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => symbol_counter_reg(7),
      I1 => symbol_counter_reg(8),
      I2 => symbol_counter_reg(9),
      I3 => \symbol_counter_reg_n_0_[0]\,
      O => symbol_counter(0)
    );
\symbol_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F00"
    )
        port map (
      I0 => symbol_counter_reg(9),
      I1 => symbol_counter_reg(8),
      I2 => symbol_counter_reg(7),
      I3 => \symbol_counter_reg_n_0_[0]\,
      I4 => \symbol_counter_reg_n_0_[1]\,
      O => symbol_counter(1)
    );
\symbol_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F000000"
    )
        port map (
      I0 => symbol_counter_reg(9),
      I1 => symbol_counter_reg(8),
      I2 => symbol_counter_reg(7),
      I3 => \symbol_counter_reg_n_0_[1]\,
      I4 => \symbol_counter_reg_n_0_[0]\,
      I5 => \symbol_counter_reg_n_0_[2]\,
      O => symbol_counter(2)
    );
\symbol_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => mapper_din_valid_i_2_n_0,
      I1 => \symbol_counter_reg_n_0_[2]\,
      I2 => \symbol_counter_reg_n_0_[0]\,
      I3 => \symbol_counter_reg_n_0_[1]\,
      I4 => \symbol_counter_reg_n_0_[3]\,
      O => symbol_counter(3)
    );
\symbol_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \symbol_counter_reg_n_0_[2]\,
      I1 => \symbol_counter_reg_n_0_[0]\,
      I2 => \symbol_counter_reg_n_0_[1]\,
      I3 => \symbol_counter_reg_n_0_[3]\,
      I4 => mapper_din_valid_i_2_n_0,
      I5 => \symbol_counter_reg_n_0_[4]\,
      O => symbol_counter(4)
    );
\symbol_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA1555"
    )
        port map (
      I0 => \symbol_counter[5]_i_2_n_0\,
      I1 => symbol_counter_reg(7),
      I2 => symbol_counter_reg(8),
      I3 => symbol_counter_reg(9),
      I4 => \symbol_counter_reg_n_0_[5]\,
      O => symbol_counter(5)
    );
\symbol_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \symbol_counter_reg_n_0_[3]\,
      I1 => \symbol_counter_reg_n_0_[1]\,
      I2 => \symbol_counter_reg_n_0_[0]\,
      I3 => \symbol_counter_reg_n_0_[2]\,
      I4 => \symbol_counter_reg_n_0_[4]\,
      O => \symbol_counter[5]_i_2_n_0\
    );
\symbol_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA1555"
    )
        port map (
      I0 => \symbol_counter[9]_i_3_n_0\,
      I1 => symbol_counter_reg(7),
      I2 => symbol_counter_reg(8),
      I3 => symbol_counter_reg(9),
      I4 => \symbol_counter_reg_n_0_[6]\,
      O => symbol_counter(6)
    );
\symbol_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBB4444"
    )
        port map (
      I0 => \symbol_counter[9]_i_3_n_0\,
      I1 => \symbol_counter_reg_n_0_[6]\,
      I2 => symbol_counter_reg(9),
      I3 => symbol_counter_reg(8),
      I4 => symbol_counter_reg(7),
      O => symbol_counter(7)
    );
\symbol_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFF4400"
    )
        port map (
      I0 => \symbol_counter[9]_i_3_n_0\,
      I1 => \symbol_counter_reg_n_0_[6]\,
      I2 => symbol_counter_reg(9),
      I3 => symbol_counter_reg(7),
      I4 => symbol_counter_reg(8),
      O => symbol_counter(8)
    );
\symbol_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0406"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => \splitter_case_reg_n_0_[2]\,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      O => \symbol_counter[9]_i_1_n_0\
    );
\symbol_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF4000"
    )
        port map (
      I0 => \symbol_counter[9]_i_3_n_0\,
      I1 => \symbol_counter_reg_n_0_[6]\,
      I2 => symbol_counter_reg(8),
      I3 => symbol_counter_reg(7),
      I4 => symbol_counter_reg(9),
      O => symbol_counter(9)
    );
\symbol_counter[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \symbol_counter_reg_n_0_[4]\,
      I1 => \symbol_counter_reg_n_0_[2]\,
      I2 => \symbol_counter_reg_n_0_[0]\,
      I3 => \symbol_counter_reg_n_0_[1]\,
      I4 => \symbol_counter_reg_n_0_[3]\,
      I5 => \symbol_counter_reg_n_0_[5]\,
      O => \symbol_counter[9]_i_3_n_0\
    );
\symbol_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(0),
      Q => \symbol_counter_reg_n_0_[0]\
    );
\symbol_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(1),
      Q => \symbol_counter_reg_n_0_[1]\
    );
\symbol_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(2),
      Q => \symbol_counter_reg_n_0_[2]\
    );
\symbol_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(3),
      Q => \symbol_counter_reg_n_0_[3]\
    );
\symbol_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(4),
      Q => \symbol_counter_reg_n_0_[4]\
    );
\symbol_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(5),
      Q => \symbol_counter_reg_n_0_[5]\
    );
\symbol_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(6),
      Q => \symbol_counter_reg_n_0_[6]\
    );
\symbol_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(7),
      Q => symbol_counter_reg(7)
    );
\symbol_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(8),
      Q => symbol_counter_reg(8)
    );
\symbol_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \symbol_counter[9]_i_1_n_0\,
      CLR => reset,
      D => symbol_counter(9),
      Q => symbol_counter_reg(9)
    );
temp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFFFFAB0000"
    )
        port map (
      I0 => temp_i_2_n_0,
      I1 => \splitter_case_reg_n_0_[0]\,
      I2 => temp_i_3_n_0,
      I3 => temp_i_4_n_0,
      I4 => temp0,
      I5 => temp_reg_n_0,
      O => temp_i_1_n_0
    );
temp_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055005700"
    )
        port map (
      I0 => \splitter_case[1]_i_2_n_0\,
      I1 => \data_splitter.index_reg_n_0_[5]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \splitter_case_reg_n_0_[1]\,
      I4 => temp_i_7_n_0,
      I5 => reset,
      O => temp_i_10_n_0
    );
temp_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[4]\,
      I1 => \data_splitter.index_reg_n_0_[5]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \splitter_case_reg_n_0_[1]\,
      I4 => \data_splitter.index_reg_n_0_[3]\,
      O => temp_i_11_n_0
    );
temp_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002020200"
    )
        port map (
      I0 => interleaver_din_ready_i_9_n_0,
      I1 => temp_reg_n_0,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \data_splitter.index[5]_i_3_n_0\,
      O => temp_i_12_n_0
    );
temp_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \splitter_case_reg_n_0_[1]\,
      I1 => reset,
      I2 => \splitter_case_reg_n_0_[2]\,
      I3 => \splitter_case_reg_n_0_[0]\,
      O => temp_i_13_n_0
    );
temp_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F0000001100"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => \data_splitter.index_reg_n_0_[3]\,
      I3 => \mapper_din_data[5]_i_4_n_0\,
      I4 => reset,
      I5 => temp_i_16_n_0,
      O => temp_i_14_n_0
    );
temp_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[3]\,
      I1 => \splitter_case_reg_n_0_[1]\,
      I2 => \data_splitter.index[5]_i_4_n_0\,
      I3 => \data_splitter.index_reg_n_0_[5]\,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      I5 => reset,
      O => temp_i_15_n_0
    );
temp_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => tx_modulation(0),
      I2 => tx_modulation(2),
      O => temp_i_16_n_0
    );
temp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABAAABAAABAA"
    )
        port map (
      I0 => temp_i_6_n_0,
      I1 => delay_counter,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => temp_reg_n_0,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      I5 => temp_i_7_n_0,
      O => temp_i_2_n_0
    );
temp_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => \data_splitter.index_reg_n_0_[2]\,
      I3 => \data_splitter.index_reg_n_0_[3]\,
      I4 => \data_splitter.index_reg_n_0_[4]\,
      O => temp_i_3_n_0
    );
temp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088F088008800"
    )
        port map (
      I0 => interleaver_dout_valid,
      I1 => start_data_splitter,
      I2 => temp_i_8_n_0,
      I3 => \splitter_case_reg_n_0_[0]\,
      I4 => temp_reg_n_0,
      I5 => \data_splitter.index_reg_n_0_[2]\,
      O => temp_i_4_n_0
    );
temp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEEEFEE"
    )
        port map (
      I0 => temp_i_9_n_0,
      I1 => temp_i_10_n_0,
      I2 => reset,
      I3 => temp_i_11_n_0,
      I4 => \data_splitter.index_reg_n_0_[2]\,
      I5 => \data_splitter.index_reg_n_0_[1]\,
      O => temp0
    );
temp_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03030002"
    )
        port map (
      I0 => tx_modulation(0),
      I1 => temp_reg_n_0,
      I2 => \splitter_case_reg_n_0_[0]\,
      I3 => interleaver_din_ready_i_8_n_0,
      I4 => \data_splitter.index_reg_n_0_[5]\,
      I5 => temp_i_12_n_0,
      O => temp_i_6_n_0
    );
temp_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_modulation(2),
      I1 => tx_modulation(1),
      I2 => tx_modulation(0),
      O => temp_i_7_n_0
    );
temp_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0CEC000"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => \data_splitter.index_reg_n_0_[1]\,
      I2 => tx_modulation(1),
      I3 => tx_modulation(0),
      I4 => tx_modulation(2),
      O => temp_i_8_n_0
    );
temp_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFDFCFFFCFCFC"
    )
        port map (
      I0 => \data_splitter.index_reg_n_0_[0]\,
      I1 => temp_i_13_n_0,
      I2 => temp_i_14_n_0,
      I3 => temp_i_15_n_0,
      I4 => tx_modulation(0),
      I5 => tx_modulation(1),
      O => temp_i_9_n_0
    );
temp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => temp_i_1_n_0,
      Q => temp_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tx_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_data_valid : in STD_LOGIC;
    control_unit_enable : out STD_LOGIC;
    tx_almost_full : out STD_LOGIC;
    tx_init : in STD_LOGIC;
    tx_start : in STD_LOGIC;
    tx_scrambler_ena : in STD_LOGIC;
    tx_dst_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_length : in STD_LOGIC_VECTOR ( 17 downto 0 );
    tx_modulation : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_fec : in STD_LOGIC_VECTOR ( 7 downto 0 );
    scrambler_init : in STD_LOGIC_VECTOR ( 31 downto 1 );
    scrambler_din_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    scrambler_seed : out STD_LOGIC_VECTOR ( 31 downto 1 );
    scrambler_din_valid : out STD_LOGIC;
    scrambler_din_last : out STD_LOGIC;
    scrambler_control_enable : out STD_LOGIC;
    encoder_code_rate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interleaver_dout_valid : in STD_LOGIC;
    interleaver_dout_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    interleaver_last_frame : in STD_LOGIC;
    interleaver_din_ready : out STD_LOGIC;
    mapper_selected_mod : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mapper_din_data : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mapper_din_valid : out STD_LOGIC;
    mapper_din_last : out STD_LOGIC;
    dpd_din_valid : out STD_LOGIC;
    dpd_din_data_I : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dpd_din_data_Q : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Design_2_CU_top_0_0,CU_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "CU_top,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dpd_din_data_i\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN Design_2_clk, INSERT_VIP 0";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  dpd_din_data_I(11) <= \^dpd_din_data_i\(11);
  dpd_din_data_I(10) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(9) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(8) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(7) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(6) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(5) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(4) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(3) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(2) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(1) <= \^dpd_din_data_i\(9);
  dpd_din_data_I(0) <= \<const1>\;
  dpd_din_data_Q(11) <= \<const0>\;
  dpd_din_data_Q(10) <= \<const0>\;
  dpd_din_data_Q(9) <= \<const0>\;
  dpd_din_data_Q(8) <= \<const0>\;
  dpd_din_data_Q(7) <= \<const0>\;
  dpd_din_data_Q(6) <= \<const0>\;
  dpd_din_data_Q(5) <= \<const0>\;
  dpd_din_data_Q(4) <= \<const0>\;
  dpd_din_data_Q(3) <= \<const0>\;
  dpd_din_data_Q(2) <= \<const0>\;
  dpd_din_data_Q(1) <= \<const0>\;
  dpd_din_data_Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CU_top
     port map (
      clk => clk,
      control_unit_enable => control_unit_enable,
      dpd_din_data_I(1) => \^dpd_din_data_i\(11),
      dpd_din_data_I(0) => \^dpd_din_data_i\(9),
      dpd_din_valid => dpd_din_valid,
      encoder_code_rate(1 downto 0) => encoder_code_rate(1 downto 0),
      interleaver_din_ready => interleaver_din_ready,
      interleaver_dout_data(31 downto 0) => interleaver_dout_data(31 downto 0),
      interleaver_dout_valid => interleaver_dout_valid,
      interleaver_last_frame => interleaver_last_frame,
      mapper_din_data(5 downto 0) => mapper_din_data(5 downto 0),
      mapper_din_last => mapper_din_last,
      mapper_din_valid => mapper_din_valid,
      mapper_selected_mod(2 downto 0) => mapper_selected_mod(2 downto 0),
      reset => reset,
      scrambler_control_enable => scrambler_control_enable,
      scrambler_din_data(31 downto 0) => scrambler_din_data(31 downto 0),
      scrambler_din_last => scrambler_din_last,
      scrambler_din_valid => scrambler_din_valid,
      scrambler_init(31 downto 1) => scrambler_init(31 downto 1),
      scrambler_seed(31 downto 1) => scrambler_seed(31 downto 1),
      tx_almost_full => tx_almost_full,
      tx_data(31 downto 0) => tx_data(31 downto 0),
      tx_data_valid => tx_data_valid,
      tx_dst_addr(7 downto 0) => tx_dst_addr(7 downto 0),
      tx_fec(7 downto 0) => tx_fec(7 downto 0),
      tx_init => tx_init,
      tx_length(17 downto 0) => tx_length(17 downto 0),
      tx_modulation(3 downto 0) => tx_modulation(3 downto 0),
      tx_scrambler_ena => tx_scrambler_ena,
      tx_start => tx_start
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
