-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    val_1 : IN STD_LOGIC_VECTOR (127 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (7 downto 0);
    val_3 : IN STD_LOGIC_VECTOR (127 downto 0);
    trunc_ln307_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    xor_i_i714_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    xor_i_i714_phi_out_ap_vld : OUT STD_LOGIC;
    call_i_i715_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call_i_i715_phi_out_ap_vld : OUT STD_LOGIC;
    call2_i_i716_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call2_i_i716_phi_out_ap_vld : OUT STD_LOGIC;
    call4_i_i717_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call4_i_i717_phi_out_ap_vld : OUT STD_LOGIC;
    call6_i_i718_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call6_i_i718_phi_out_ap_vld : OUT STD_LOGIC;
    call8_i_i719_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call8_i_i719_phi_out_ap_vld : OUT STD_LOGIC;
    call10_i_i720_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call10_i_i720_phi_out_ap_vld : OUT STD_LOGIC;
    hw_S_6_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_6_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_6_o_ap_vld : OUT STD_LOGIC;
    hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o_ap_vld : OUT STD_LOGIC;
    hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o_ap_vld : OUT STD_LOGIC;
    hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o_ap_vld : OUT STD_LOGIC;
    hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o_ap_vld : OUT STD_LOGIC;
    hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o_ap_vld : OUT STD_LOGIC;
    hw_S_5_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_5_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_5_o_ap_vld : OUT STD_LOGIC;
    Snew_1_hw_AES_fu_961_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_1_hw_AES_fu_961_p_ready : IN STD_LOGIC;
    Snew_2_hw_AES_fu_966_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_2_hw_AES_fu_966_p_ready : IN STD_LOGIC;
    Snew_3_hw_AES_fu_971_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_3_hw_AES_fu_971_p_ready : IN STD_LOGIC;
    Snew_4_hw_AES_fu_976_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_4_hw_AES_fu_976_p_ready : IN STD_LOGIC;
    Snew_5_hw_AES_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_5_hw_AES_fu_981_p_ready : IN STD_LOGIC;
    Snew_6_hw_AES_fu_986_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    Snew_6_hw_AES_fu_986_p_ready : IN STD_LOGIC );
end;


architecture behav of Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_296_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln296_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_fu_772_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal out_1_fu_959_p17 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_7_fu_1006_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_fu_138 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_1_fu_142 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_2_fu_146 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_3_fu_150 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_4_fu_154 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_5_fu_158 : STD_LOGIC_VECTOR (127 downto 0);
    signal Snew_6_fu_162 : STD_LOGIC_VECTOR (127 downto 0);
    signal i_fu_166 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_8_fu_616_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_7 : STD_LOGIC_VECTOR (4 downto 0);
    signal num_1_i_fu_632_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_2_i_fu_652_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_3_i_fu_672_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_4_i_fu_692_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_5_i_fu_712_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_6_i_fu_732_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_7_i_fu_752_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_8_i_fu_762_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_9_i_fu_742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_10_i_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_11_i_fu_702_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_12_i_fu_682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_13_i_fu_662_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_14_i_fu_642_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_i_fu_622_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_1_i3_fu_819_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_2_i5_fu_839_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_3_i7_fu_859_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_4_i9_fu_879_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_5_i1_fu_899_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_6_i1_fu_919_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_7_i1_fu_939_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_8_i1_fu_949_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_9_i1_fu_929_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_10_i1_fu_909_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_11_i1_fu_889_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_12_i8_fu_869_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_13_i6_fu_849_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_14_i4_fu_829_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal num_i2_fu_809_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_ready : OUT STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln296_fu_610_p2 = ap_const_lv1_0)) then 
                    i_fu_166 <= i_8_fu_616_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_166 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                Snew_1_fu_142 <= Snew_3_hw_AES_fu_971_p_dout0;
                Snew_2_fu_146 <= Snew_2_hw_AES_fu_966_p_dout0;
                Snew_3_fu_150 <= Snew_1_hw_AES_fu_961_p_dout0;
                Snew_4_fu_154 <= Snew_6_hw_AES_fu_986_p_dout0;
                Snew_5_fu_158 <= Snew_5_hw_AES_fu_981_p_dout0;
                Snew_6_fu_162 <= Snew_7_fu_1006_p2;
                Snew_fu_138 <= Snew_4_hw_AES_fu_976_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Snew_1_hw_AES_fu_961_p_din1 <= hw_S_2_i;
    Snew_1_hw_AES_fu_961_p_din2 <= hw_S_6_i;
    Snew_2_hw_AES_fu_966_p_din1 <= hw_S_3_i;
    Snew_2_hw_AES_fu_966_p_din2 <= out_1_fu_959_p17;
    Snew_3_hw_AES_fu_971_p_din1 <= hw_S_4_i;
    Snew_3_hw_AES_fu_971_p_din2 <= hw_S_3_i;
    Snew_4_hw_AES_fu_976_p_din1 <= hw_S_5_i;
    Snew_4_hw_AES_fu_976_p_din2 <= hw_S_4_i;
    Snew_5_hw_AES_fu_981_p_din1 <= hw_S_0_i;
    Snew_5_hw_AES_fu_981_p_din2 <= out_fu_772_p17;
    Snew_6_hw_AES_fu_986_p_din1 <= hw_S_1_i;
    Snew_6_hw_AES_fu_986_p_din2 <= hw_S_0_i;
    Snew_7_fu_1006_p2 <= (hw_S_6_i xor hw_S_1_i);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_7_assign_proc : process(ap_CS_fsm_state1, i_fu_166, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_7 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_7 <= i_fu_166;
        end if; 
    end process;

    call10_i_i720_phi_out <= Snew_fu_138;

    call10_i_i720_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call10_i_i720_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call10_i_i720_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call2_i_i716_phi_out <= Snew_4_fu_154;

    call2_i_i716_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call2_i_i716_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call2_i_i716_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call4_i_i717_phi_out <= Snew_3_fu_150;

    call4_i_i717_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call4_i_i717_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call4_i_i717_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call6_i_i718_phi_out <= Snew_2_fu_146;

    call6_i_i718_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call6_i_i718_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call6_i_i718_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call8_i_i719_phi_out <= Snew_1_fu_142;

    call8_i_i719_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call8_i_i719_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call8_i_i719_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call_i_i715_phi_out <= Snew_5_fu_158;

    call_i_i715_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            call_i_i715_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call_i_i715_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_0_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_0_i, Snew_7_fu_1006_p2)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_0_o <= Snew_7_fu_1006_p2;
        else 
            hw_S_0_o <= hw_S_0_i;
        end if; 
    end process;


    hw_S_0_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_0_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_1_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_1_i, Snew_5_hw_AES_fu_981_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_1_o <= Snew_5_hw_AES_fu_981_p_dout0;
        else 
            hw_S_1_o <= hw_S_1_i;
        end if; 
    end process;


    hw_S_1_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_1_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_2_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_2_i, Snew_6_hw_AES_fu_986_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_2_o <= Snew_6_hw_AES_fu_986_p_dout0;
        else 
            hw_S_2_o <= hw_S_2_i;
        end if; 
    end process;


    hw_S_2_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_2_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_3_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_3_i, Snew_1_hw_AES_fu_961_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_3_o <= Snew_1_hw_AES_fu_961_p_dout0;
        else 
            hw_S_3_o <= hw_S_3_i;
        end if; 
    end process;


    hw_S_3_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_3_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_4_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_4_i, Snew_2_hw_AES_fu_966_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_4_o <= Snew_2_hw_AES_fu_966_p_dout0;
        else 
            hw_S_4_o <= hw_S_4_i;
        end if; 
    end process;


    hw_S_4_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_4_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_5_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_5_i, Snew_3_hw_AES_fu_971_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_5_o <= Snew_3_hw_AES_fu_971_p_dout0;
        else 
            hw_S_5_o <= hw_S_5_i;
        end if; 
    end process;


    hw_S_5_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_5_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_6_o_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, hw_S_6_i, Snew_4_hw_AES_fu_976_p_dout0)
    begin
        if (((icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_6_o <= Snew_4_hw_AES_fu_976_p_dout0;
        else 
            hw_S_6_o <= hw_S_6_i;
        end if; 
    end process;


    hw_S_6_o_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            hw_S_6_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    i_8_fu_616_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_7) + unsigned(ap_const_lv5_1));
    icmp_ln296_fu_610_p2 <= "1" when (ap_sig_allocacmp_i_7 = ap_const_lv5_10) else "0";
    num_10_i1_fu_909_p4 <= val_3(87 downto 80);
    num_10_i_fu_722_p4 <= val_1(87 downto 80);
    num_11_i1_fu_889_p4 <= val_3(95 downto 88);
    num_11_i_fu_702_p4 <= val_1(95 downto 88);
    num_12_i8_fu_869_p4 <= val_3(103 downto 96);
    num_12_i_fu_682_p4 <= val_1(103 downto 96);
    num_13_i6_fu_849_p4 <= val_3(111 downto 104);
    num_13_i_fu_662_p4 <= val_1(111 downto 104);
    num_14_i4_fu_829_p4 <= val_3(119 downto 112);
    num_14_i_fu_642_p4 <= val_1(119 downto 112);
    num_1_i3_fu_819_p4 <= val_3(15 downto 8);
    num_1_i_fu_632_p4 <= val_1(15 downto 8);
    num_2_i5_fu_839_p4 <= val_3(23 downto 16);
    num_2_i_fu_652_p4 <= val_1(23 downto 16);
    num_3_i7_fu_859_p4 <= val_3(31 downto 24);
    num_3_i_fu_672_p4 <= val_1(31 downto 24);
    num_4_i9_fu_879_p4 <= val_3(39 downto 32);
    num_4_i_fu_692_p4 <= val_1(39 downto 32);
    num_5_i1_fu_899_p4 <= val_3(47 downto 40);
    num_5_i_fu_712_p4 <= val_1(47 downto 40);
    num_6_i1_fu_919_p4 <= val_3(55 downto 48);
    num_6_i_fu_732_p4 <= val_1(55 downto 48);
    num_7_i1_fu_939_p4 <= val_3(63 downto 56);
    num_7_i_fu_752_p4 <= val_1(63 downto 56);
    num_8_i1_fu_949_p4 <= val_3(71 downto 64);
    num_8_i_fu_762_p4 <= val_1(71 downto 64);
    num_9_i1_fu_929_p4 <= val_3(79 downto 72);
    num_9_i_fu_742_p4 <= val_1(79 downto 72);
    num_i2_fu_809_p4 <= val_3(127 downto 120);
    num_i_fu_622_p4 <= val_1(127 downto 120);
    out_1_fu_959_p17 <= (((((((((((((((trunc_ln307_1 & num_1_i3_fu_819_p4) & num_2_i5_fu_839_p4) & num_3_i7_fu_859_p4) & num_4_i9_fu_879_p4) & num_5_i1_fu_899_p4) & num_6_i1_fu_919_p4) & num_7_i1_fu_939_p4) & num_8_i1_fu_949_p4) & num_9_i1_fu_929_p4) & num_10_i1_fu_909_p4) & num_11_i1_fu_889_p4) & num_12_i8_fu_869_p4) & num_13_i6_fu_849_p4) & num_14_i4_fu_829_p4) & num_i2_fu_809_p4);
    out_fu_772_p17 <= (((((((((((((((trunc_ln & num_1_i_fu_632_p4) & num_2_i_fu_652_p4) & num_3_i_fu_672_p4) & num_4_i_fu_692_p4) & num_5_i_fu_712_p4) & num_6_i_fu_732_p4) & num_7_i_fu_752_p4) & num_8_i_fu_762_p4) & num_9_i_fu_742_p4) & num_10_i_fu_722_p4) & num_11_i_fu_702_p4) & num_12_i_fu_682_p4) & num_13_i_fu_662_p4) & num_14_i_fu_642_p4) & num_i_fu_622_p4);
    xor_i_i714_phi_out <= Snew_6_fu_162;

    xor_i_i714_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln296_fu_610_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln296_fu_610_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xor_i_i714_phi_out_ap_vld <= ap_const_logic_1;
        else 
            xor_i_i714_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
