#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000262c828be40 .scope module, "testbenchALU" "testbenchALU" 2 1;
 .timescale 0 0;
v00000262c8335040_0 .var "bcd1", 15 0;
v00000262c83350e0_0 .var "bcd2", 15 0;
v00000262c8335180_0 .net "bcd_out", 15 0, v00000262c82d4630_0;  1 drivers
v00000262c8335950_0 .var "clear", 0 0;
v00000262c8335270_0 .var "clk", 0 0;
v00000262c8335310_0 .var "op_selected", 1 0;
v00000262c83353b0_0 .net "special_signal", 0 0, v00000262c82dedf0_0;  1 drivers
S_00000262c82dea80 .scope module, "uut" "ALU" 2 15, 3 1 0, S_00000262c828be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "bcd1";
    .port_info 3 /INPUT 16 "bcd2";
    .port_info 4 /INPUT 2 "op_selected";
    .port_info 5 /OUTPUT 16 "bcd_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v00000262c82a3230_0 .net "bcd1", 15 0, v00000262c8335040_0;  1 drivers
v00000262c82a2fd0_0 .net "bcd2", 15 0, v00000262c83350e0_0;  1 drivers
v00000262c82d4630_0 .var "bcd_out", 15 0;
v00000262c82ce0c0_0 .var "bin1", 13 0;
v00000262c82ce160_0 .var "bin2", 13 0;
v00000262c82ce200_0 .var "bin_result", 13 0;
v00000262c82ce2a0_0 .net "clear", 0 0, v00000262c8335950_0;  1 drivers
v00000262c82dec10_0 .net "clk", 0 0, v00000262c8335270_0;  1 drivers
v00000262c82decb0_0 .var/i "i", 31 0;
v00000262c82ded50_0 .net "op_selected", 1 0, v00000262c8335310_0;  1 drivers
v00000262c82dedf0_0 .var "special_signal", 0 0;
E_00000262c82cfd60 .event anyedge, v00000262c82ce200_0;
E_00000262c82cf3a0 .event anyedge, v00000262c82ce2a0_0, v00000262c82ded50_0, v00000262c82ce0c0_0, v00000262c82ce160_0;
E_00000262c82cf3e0 .event anyedge, v00000262c82ce0c0_0, v00000262c82a3230_0, v00000262c82ce160_0, v00000262c82a2fd0_0;
    .scope S_00000262c82dea80;
T_0 ;
    %wait E_00000262c82cf3e0;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000262c82ce0c0_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000262c82decb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000262c82ce0c0_0;
    %pad/u 32;
    %load/vec4 v00000262c82a3230_0;
    %load/vec4 v00000262c82decb0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000262c82decb0_0;
    %pow/s;
    %mul;
    %add;
    %pad/u 14;
    %store/vec4 v00000262c82ce0c0_0, 0, 14;
    %load/vec4 v00000262c82decb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000262c82ce160_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000262c82decb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v00000262c82ce160_0;
    %pad/u 32;
    %load/vec4 v00000262c82a2fd0_0;
    %load/vec4 v00000262c82decb0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v00000262c82decb0_0;
    %pow/s;
    %mul;
    %add;
    %pad/u 14;
    %store/vec4 v00000262c82ce160_0, 0, 14;
    %load/vec4 v00000262c82decb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262c82dea80;
T_1 ;
    %wait E_00000262c82cf3a0;
    %load/vec4 v00000262c82ce2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000262c82ce200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262c82dedf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000262c82ded50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000262c82ce200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262c82dedf0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000262c82ce0c0_0;
    %load/vec4 v00000262c82ce160_0;
    %add;
    %assign/vec4 v00000262c82ce200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262c82dedf0_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000262c82ce160_0;
    %load/vec4 v00000262c82ce0c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v00000262c82ce0c0_0;
    %load/vec4 v00000262c82ce160_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v00000262c82ce200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262c82dedf0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000262c82ce160_0;
    %load/vec4 v00000262c82ce0c0_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v00000262c82ce200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262c82dedf0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000262c82dea80;
T_2 ;
    %wait E_00000262c82cfd60;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000262c82d4630_0, 0, 16;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000262c82decb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.1, 5;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262c82d4630_0, 4, 4;
T_2.2 ;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262c82d4630_0, 4, 4;
T_2.4 ;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262c82d4630_0, 4, 4;
T_2.6 ;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000262c82d4630_0, 4, 4;
T_2.8 ;
    %load/vec4 v00000262c82d4630_0;
    %parti/s 15, 0, 2;
    %load/vec4 v00000262c82ce200_0;
    %load/vec4 v00000262c82decb0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262c82d4630_0, 0, 16;
    %load/vec4 v00000262c82decb0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000262c82decb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000262c828be40;
T_3 ;
    %delay 5, 0;
    %load/vec4 v00000262c8335270_0;
    %inv;
    %store/vec4 v00000262c8335270_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000262c828be40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262c8335270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262c8335950_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000262c8335040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000262c83350e0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000262c8335310_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262c8335950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262c8335950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4608, 0, 16;
    %store/vec4 v00000262c8335040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v00000262c83350e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000262c8335310_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v00000262c8335040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v00000262c83350e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000262c8335310_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 5376, 0, 16;
    %store/vec4 v00000262c8335040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 9472, 0, 16;
    %store/vec4 v00000262c83350e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000262c8335310_0, 0, 2;
    %delay 20, 0;
    %delay 100, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000262c828be40;
T_5 ;
    %vpi_call 2 67 "$monitor", "Time = %t, bcd1 = %h, bcd2 = %h, op_selected = %b, bcd_out = %h, special_signal = %b", $time, v00000262c8335040_0, v00000262c83350e0_0, v00000262c8335310_0, v00000262c8335180_0, v00000262c83353b0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALU.v";
    "./ALU.v";
