// Seed: 1938362549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  logic [-1 : 1] id_6;
  assign id_5 = id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6,
    output tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output supply0 id_12,
    input wire id_13,
    output wor id_14
);
  final $clog2(59);
  ;
  localparam id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
