# Reading E:/program files/ModelSim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.4 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.register_array_tb -voptargs="+acc" 
# Start time: 23:49:36 on Feb 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.register_array_tb(fast)
# Loading work.register_array(fast)
run
# ** Note: $stop    : REGISTER_ARRAY_TB.v(98)
#    Time: 155 ns  Iteration: 0  Instance: /register_array_tb
# Break in Module register_array_tb at REGISTER_ARRAY_TB.v line 98
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.register_array_tb(fast)
# Loading work.register_array(fast)
add wave *
# Causality operation skipped due to absence of debug database file
run
# ** Note: $stop    : REGISTER_ARRAY_TB.v(98)
#    Time: 155 ns  Iteration: 0  Instance: /register_array_tb
# Break in Module register_array_tb at REGISTER_ARRAY_TB.v line 98
# End time: 23:51:17 on Feb 07,2021, Elapsed time: 0:01:41
# Errors: 0, Warnings: 1
