
Mech-Lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000296  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000242  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000296  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002c8  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000108  00000000  00000000  00000308  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000f82  00000000  00000000  00000410  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000090b  00000000  00000000  00001392  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000743  00000000  00000000  00001c9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000200  00000000  00000000  000023e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005aa  00000000  00000000  000025e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000006ec  00000000  00000000  00002b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f0  00000000  00000000  00003276  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e4       	ldi	r30, 0x42	; 66
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 30       	cpi	r26, 0x00	; 0
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e0       	ldi	r26, 0x00	; 0
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a0 30       	cpi	r26, 0x00	; 0
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 af 00 	call	0x15e	; 0x15e <main>
  9e:	0c 94 1f 01 	jmp	0x23e	; 0x23e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <USART_Init>:
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
		while(!(NEW_MSG)); //wait for new byte
		a.asChar[i] = receive_byte(); //collect byte
	}
	return a.asFloat; //return float value
}
  a6:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
  aa:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
  ae:	88 e1       	ldi	r24, 0x18	; 24
  b0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
  b4:	86 e0       	ldi	r24, 0x06	; 6
  b6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
  ba:	08 95       	ret

000000bc <print_byte>:


void print_byte(uint8_t value){
	//while(!(UCSR0A & (1<<UDRE0)));
	while(!(TRANSMIT_READY)); //after transmit line is ready
  bc:	e0 ec       	ldi	r30, 0xC0	; 192
  be:	f0 e0       	ldi	r31, 0x00	; 0
  c0:	90 81       	ld	r25, Z
  c2:	95 ff       	sbrs	r25, 5
  c4:	fd cf       	rjmp	.-6      	; 0xc0 <print_byte+0x4>
	UDR0 = value; //set transmit register to value
  c6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
  ca:	08 95       	ret

000000cc <print_float>:
}

void print_float(float value){ 
  cc:	ef 92       	push	r14
  ce:	ff 92       	push	r15
  d0:	0f 93       	push	r16
  d2:	1f 93       	push	r17
  d4:	cf 93       	push	r28
  d6:	df 93       	push	r29
  d8:	00 d0       	rcall	.+0      	; 0xda <print_float+0xe>
  da:	00 d0       	rcall	.+0      	; 0xdc <print_float+0x10>
  dc:	cd b7       	in	r28, 0x3d	; 61
  de:	de b7       	in	r29, 0x3e	; 62
	union floatChars b; //create helper union instance
	b.asFloat = value; //set float value
  e0:	69 83       	std	Y+1, r22	; 0x01
  e2:	7a 83       	std	Y+2, r23	; 0x02
  e4:	8b 83       	std	Y+3, r24	; 0x03
  e6:	9c 83       	std	Y+4, r25	; 0x04
  e8:	8e 01       	movw	r16, r28
  ea:	0f 5f       	subi	r16, 0xFF	; 255
  ec:	1f 4f       	sbci	r17, 0xFF	; 255
  ee:	7e 01       	movw	r14, r28
  f0:	85 e0       	ldi	r24, 0x05	; 5
  f2:	e8 0e       	add	r14, r24
  f4:	f1 1c       	adc	r15, r1
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
		print_byte(b.asChar[i]); //send each byte
  f6:	f8 01       	movw	r30, r16
  f8:	81 91       	ld	r24, Z+
  fa:	8f 01       	movw	r16, r30
  fc:	0e 94 5e 00 	call	0xbc	; 0xbc <print_byte>
}

void print_float(float value){ 
	union floatChars b; //create helper union instance
	b.asFloat = value; //set float value
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
 100:	0e 15       	cp	r16, r14
 102:	1f 05       	cpc	r17, r15
 104:	c1 f7       	brne	.-16     	; 0xf6 <print_float+0x2a>
		print_byte(b.asChar[i]); //send each byte
	}
}
 106:	0f 90       	pop	r0
 108:	0f 90       	pop	r0
 10a:	0f 90       	pop	r0
 10c:	0f 90       	pop	r0
 10e:	df 91       	pop	r29
 110:	cf 91       	pop	r28
 112:	1f 91       	pop	r17
 114:	0f 91       	pop	r16
 116:	ff 90       	pop	r15
 118:	ef 90       	pop	r14
 11a:	08 95       	ret

0000011c <timer0_init>:
}

void timer0_init()
{	
	// enable CTC for Timer0 and prescaler of 1024
	TCCR0A |= (1 << WGM01)|(1 << CS02)|(1 << CS00);
 11c:	84 b5       	in	r24, 0x24	; 36
 11e:	87 60       	ori	r24, 0x07	; 7
 120:	84 bd       	out	0x24, r24	; 36
	
	// initialize counter to zero
	TCNT0 = 0;
 122:	16 bc       	out	0x26, r1	; 38
	
	// initialize compare value for CTC
	OCR0A = 155;
 124:	8b e9       	ldi	r24, 0x9B	; 155
 126:	87 bd       	out	0x27, r24	; 39
	
	// enable compare interrupt
	TIMSK0 |= (1 << OCIE0A);
 128:	ee e6       	ldi	r30, 0x6E	; 110
 12a:	f0 e0       	ldi	r31, 0x00	; 0
 12c:	80 81       	ld	r24, Z
 12e:	82 60       	ori	r24, 0x02	; 2
 130:	80 83       	st	Z, r24
 132:	08 95       	ret

00000134 <timer1_init>:
}

void timer1_init()
{
	// Enable CTC for Timer1 with no prescaler
	TCCR1A |= (1 << WGM12)|(1 << CS10);
 134:	e0 e8       	ldi	r30, 0x80	; 128
 136:	f0 e0       	ldi	r31, 0x00	; 0
 138:	80 81       	ld	r24, Z
 13a:	89 60       	ori	r24, 0x09	; 9
 13c:	80 83       	st	Z, r24
	
	// initialize counter to zero
	TCNT1 = 0;
 13e:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
 142:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
	
	// initialize compare value
	OCR1A = 15999;
 146:	8f e7       	ldi	r24, 0x7F	; 127
 148:	9e e3       	ldi	r25, 0x3E	; 62
 14a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
 14e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
	
	// enable compare interrupt
	TIMSK1 |= (1 << OCIE1A);
 152:	ef e6       	ldi	r30, 0x6F	; 111
 154:	f0 e0       	ldi	r31, 0x00	; 0
 156:	80 81       	ld	r24, Z
 158:	82 60       	ori	r24, 0x02	; 2
 15a:	80 83       	st	Z, r24
 15c:	08 95       	ret

0000015e <main>:

void timer0_init();
void timer1_init();

int main(void)
{
 15e:	cf 93       	push	r28
 160:	df 93       	push	r29
 162:	cd b7       	in	r28, 0x3d	; 61
 164:	de b7       	in	r29, 0x3e	; 62
 166:	c4 54       	subi	r28, 0x44	; 68
 168:	d1 09       	sbc	r29, r1
 16a:	0f b6       	in	r0, 0x3f	; 63
 16c:	f8 94       	cli
 16e:	de bf       	out	0x3e, r29	; 62
 170:	0f be       	out	0x3f, r0	; 63
 172:	cd bf       	out	0x3d, r28	; 61
	struct Ring_Buffer_F input_queue;
	struct Ring_Buffer_F output_queue;
	USART_Init(MYUBRR);
 174:	87 e6       	ldi	r24, 0x67	; 103
 176:	0e 94 53 00 	call	0xa6	; 0xa6 <USART_Init>
	rb_initialize_F(&input_queue);
 17a:	ce 01       	movw	r24, r28
 17c:	01 96       	adiw	r24, 0x01	; 1
 17e:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <rb_initialize_F>
    rb_initialize_F(&output_queue);
 182:	ce 01       	movw	r24, r28
 184:	83 96       	adiw	r24, 0x23	; 35
 186:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <rb_initialize_F>

	timer0_init();
 18a:	0e 94 8e 00 	call	0x11c	; 0x11c <timer0_init>
	timer1_init();
 18e:	0e 94 9a 00 	call	0x134	; 0x134 <timer1_init>
	
	//Set AI0 to Output and rest as Input
	DDRC = 0b10000000;
 192:	80 e8       	ldi	r24, 0x80	; 128
 194:	87 b9       	out	0x07, r24	; 7
	//Set output to 1 to power sensor
	PORTC = 0b10000000;
 196:	88 b9       	out	0x08, r24	; 8
	//float angVel = 0;

    while (1) 
    {
		//if TIMER0_flag
		if(TIFR0 & (1 << OCF0A))
 198:	a9 9b       	sbis	0x15, 1	; 21
 19a:	07 c0       	rjmp	.+14     	; 0x1aa <main+0x4c>
		{
			//dequeue output
			float output = rb_pop_front_F(&output_queue);
 19c:	ce 01       	movw	r24, r28
 19e:	83 96       	adiw	r24, 0x23	; 35
 1a0:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <rb_pop_front_F>
			//print_float
			print_float(output);
 1a4:	0e 94 66 00 	call	0xcc	; 0xcc <print_float>
			//reset TIMER0_flag
			TIFR0 |= (1 << OCF0A);
 1a8:	a9 9a       	sbi	0x15, 1	; 21
		}
		//if TIMER1_flag
		if(TIFR1 & (1 << OCF1A))
 1aa:	b1 9b       	sbis	0x16, 1	; 22
 1ac:	f5 cf       	rjmp	.-22     	; 0x198 <main+0x3a>
				digital_filter_init(angVel);
				filtInit = 1;
			}*/
			
			//add angPos to queue
			rb_push_back_F(&output_queue, angPos); //needs to change to input_queue for this is for testing
 1ae:	40 e0       	ldi	r20, 0x00	; 0
 1b0:	50 e0       	ldi	r21, 0x00	; 0
 1b2:	60 e8       	ldi	r22, 0x80	; 128
 1b4:	7f e3       	ldi	r23, 0x3F	; 63
 1b6:	ce 01       	movw	r24, r28
 1b8:	83 96       	adiw	r24, 0x23	; 35
 1ba:	0e 94 e5 00 	call	0x1ca	; 0x1ca <rb_push_back_F>
			
			//add to output queue
			//rb_push_back_F(&output_queue, angVel);
			
			//reset TIMER1_flag
			TIFR1 |= (1 << OCF1A);
 1be:	b1 9a       	sbi	0x16, 1	; 22
 1c0:	eb cf       	rjmp	.-42     	; 0x198 <main+0x3a>

000001c2 <rb_initialize_F>:
 1c2:	fc 01       	movw	r30, r24
 1c4:	10 a2       	std	Z+32, r1	; 0x20
 1c6:	11 a2       	std	Z+33, r1	; 0x21
 1c8:	08 95       	ret

000001ca <rb_push_back_F>:
 1ca:	fc 01       	movw	r30, r24
 1cc:	91 a1       	ldd	r25, Z+33	; 0x21
 1ce:	df 01       	movw	r26, r30
 1d0:	84 e0       	ldi	r24, 0x04	; 4
 1d2:	98 9f       	mul	r25, r24
 1d4:	a0 0d       	add	r26, r0
 1d6:	b1 1d       	adc	r27, r1
 1d8:	11 24       	eor	r1, r1
 1da:	4d 93       	st	X+, r20
 1dc:	5d 93       	st	X+, r21
 1de:	6d 93       	st	X+, r22
 1e0:	7c 93       	st	X, r23
 1e2:	13 97       	sbiw	r26, 0x03	; 3
 1e4:	9f 5f       	subi	r25, 0xFF	; 255
 1e6:	97 70       	andi	r25, 0x07	; 7
 1e8:	91 a3       	std	Z+33, r25	; 0x21
 1ea:	80 a1       	ldd	r24, Z+32	; 0x20
 1ec:	98 13       	cpse	r25, r24
 1ee:	03 c0       	rjmp	.+6      	; 0x1f6 <rb_push_back_F+0x2c>
 1f0:	9f 5f       	subi	r25, 0xFF	; 255
 1f2:	97 70       	andi	r25, 0x07	; 7
 1f4:	90 a3       	std	Z+32, r25	; 0x20
 1f6:	08 95       	ret

000001f8 <rb_pop_front_F>:
 1f8:	dc 01       	movw	r26, r24
 1fa:	90 96       	adiw	r26, 0x20	; 32
 1fc:	9c 91       	ld	r25, X
 1fe:	90 97       	sbiw	r26, 0x20	; 32
 200:	e9 2f       	mov	r30, r25
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	91 96       	adiw	r26, 0x21	; 33
 206:	8c 91       	ld	r24, X
 208:	91 97       	sbiw	r26, 0x21	; 33
 20a:	98 17       	cp	r25, r24
 20c:	79 f0       	breq	.+30     	; 0x22c <rb_pop_front_F+0x34>
 20e:	ee 0f       	add	r30, r30
 210:	ff 1f       	adc	r31, r31
 212:	ee 0f       	add	r30, r30
 214:	ff 1f       	adc	r31, r31
 216:	ea 0f       	add	r30, r26
 218:	fb 1f       	adc	r31, r27
 21a:	50 81       	ld	r21, Z
 21c:	41 81       	ldd	r20, Z+1	; 0x01
 21e:	32 81       	ldd	r19, Z+2	; 0x02
 220:	23 81       	ldd	r18, Z+3	; 0x03
 222:	9f 5f       	subi	r25, 0xFF	; 255
 224:	97 70       	andi	r25, 0x07	; 7
 226:	90 96       	adiw	r26, 0x20	; 32
 228:	9c 93       	st	X, r25
 22a:	04 c0       	rjmp	.+8      	; 0x234 <rb_pop_front_F+0x3c>
 22c:	50 e0       	ldi	r21, 0x00	; 0
 22e:	40 e0       	ldi	r20, 0x00	; 0
 230:	30 e0       	ldi	r19, 0x00	; 0
 232:	20 e0       	ldi	r18, 0x00	; 0
 234:	65 2f       	mov	r22, r21
 236:	74 2f       	mov	r23, r20
 238:	83 2f       	mov	r24, r19
 23a:	92 2f       	mov	r25, r18
 23c:	08 95       	ret

0000023e <_exit>:
 23e:	f8 94       	cli

00000240 <__stop_program>:
 240:	ff cf       	rjmp	.-2      	; 0x240 <__stop_program>
