<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="write_master_avalon_master_translator_avalon_universal_master_0_agent" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="new_sdram_controller_0_s1_translator" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="write_master_avalon_master_translator" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/custom_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/burst_write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/burst_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/latency_aware_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys_new_sdram_controller_0.v"
   type="VERILOG"
   library="new_sdram_controller_0" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="amm_master_qsys_inst_reset_bfm" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="amm_master_qsys_inst_reset_bfm" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="amm_master_qsys_inst_clk_bfm" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="amm_master_qsys_inst_clk_bfm" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/submodules/amm_master_qsys.v"
   type="VERILOG"
   library="amm_master_qsys_inst" />
 <file
   path="amm_master_qsys/testbench/amm_master_qsys_tb/simulation/amm_master_qsys_tb.v"
   type="VERILOG" />
 <topLevel name="amm_master_qsys_tb" />
 <deviceFamily name="cycloneivgx" />
</simPackage>
