Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" into library work
Parsing module <PAC_MAN>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab12\lab12\keypad_scanner_t.v" into library work
Parsing module <keypad_scanner>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab12\lab12\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" Line 39: Assignment to clock_1MHz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" Line 40: Assignment to clock_10KHz ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" Line 41: Assignment to clock_10Hz ignored, since the identifier is never used

Elaborating module <keypad_scanner>.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\keypad_scanner_t.v" Line 62: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\keypad_scanner_t.v" Line 63: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <PAC_MAN>.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 179: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 190: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 192: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 203: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 205: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 268: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 269: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 274: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 278: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 280: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v" Line 291: Result of 32-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v".
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_1MHz> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_10KHz> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_1KHz> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_100Hz> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_10Hz> of the instance <c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab12\lab12\top.v" line 39: Output port <clock_1Hz> of the instance <c> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab12\lab12\clk_div.v".
    Found 1-bit register for signal <clock_1MHz_int>.
    Found 1-bit register for signal <clock_1MHz>.
    Found 1-bit register for signal <clock_100KHz>.
    Found 1-bit register for signal <clock_10KHz>.
    Found 1-bit register for signal <clock_1KHz>.
    Found 1-bit register for signal <clock_100Hz>.
    Found 1-bit register for signal <clock_10Hz>.
    Found 1-bit register for signal <clock_1Hz>.
    Found 3-bit register for signal <count_100KHz>.
    Found 1-bit register for signal <clock_100KHz_int>.
    Found 3-bit register for signal <count_10KHz>.
    Found 1-bit register for signal <clock_10KHz_int>.
    Found 3-bit register for signal <count_1KHz>.
    Found 1-bit register for signal <clock_1KHz_int>.
    Found 3-bit register for signal <count_100Hz>.
    Found 1-bit register for signal <clock_100Hz_int>.
    Found 3-bit register for signal <count_10Hz>.
    Found 1-bit register for signal <clock_10Hz_int>.
    Found 3-bit register for signal <count_1Hz>.
    Found 1-bit register for signal <clock_1Hz_int>.
    Found 5-bit register for signal <count_1MHz>.
    Found 5-bit adder for signal <count_1MHz[4]_GND_2_o_add_2_OUT> created at line 15.
    Found 3-bit adder for signal <count_100KHz[2]_GND_2_o_add_7_OUT> created at line 35.
    Found 3-bit adder for signal <count_10KHz[2]_GND_2_o_add_12_OUT> created at line 46.
    Found 3-bit adder for signal <count_1KHz[2]_GND_2_o_add_17_OUT> created at line 57.
    Found 3-bit adder for signal <count_100Hz[2]_GND_2_o_add_22_OUT> created at line 68.
    Found 3-bit adder for signal <count_10Hz[2]_GND_2_o_add_27_OUT> created at line 79.
    Found 3-bit adder for signal <count_1Hz[2]_GND_2_o_add_32_OUT> created at line 90.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <keypad_scanner>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab12\lab12\keypad_scanner_t.v".
        s_init = 2'b00
        s_scan = 2'b01
        s_update = 2'b10
        s_pause = 2'b11
        key_0 = 4'b0000
        key_1 = 4'b0001
        key_2 = 4'b0010
        key_3 = 4'b0011
        key_4 = 4'b0100
        key_5 = 4'b0101
        key_6 = 4'b0110
        key_7 = 4'b0111
        key_8 = 4'b1000
        key_9 = 4'b1001
        key_A = 4'b1010
        key_B = 4'b1011
        key_C = 4'b1100
        key_D = 4'b1101
        key_E = 4'b1110
        key_F = 4'b1111
        p_delay = 5'b01000
    Found 5-bit register for signal <pause>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <vir>.
    Found 2-bit register for signal <hor>.
    Found 2-bit register for signal <sel>.
    Found 4-bit register for signal <curr_key>.
    Found 1-bit register for signal <curr_pressed>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <sel[1]_GND_3_o_add_11_OUT> created at line 78.
    Found 5-bit adder for signal <pause[4]_GND_3_o_add_40_OUT> created at line 127.
    Found 4x4-bit Read Only RAM for signal <row>
WARNING:Xst:737 - Found 1-bit latch for signal <vir_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <vir_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hor_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hor_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <keypad_scanner> synthesized.

Synthesizing Unit <PAC_MAN>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab12\lab12\PAC_MAN.v".
        Init = 3'b000
        Set_StartLine = 3'b001
        Clear_Screen = 3'b010
        Copy_Image = 3'b011
        Pause = 3'b100
        Delay = 16'b1000000000000000
    Found 1-bit register for signal <CROSS>.
    Found 1-bit register for signal <LCD_CS2>.
    Found 1-bit register for signal <LCD_DI>.
    Found 1-bit register for signal <LCD_RW>.
    Found 1-bit register for signal <START>.
    Found 1-bit register for signal <NEW_PAGE>.
    Found 1-bit register for signal <NEW_COL>.
    Found 1-bit register for signal <ENABLE>.
    Found 1-bit register for signal <NEW_startline>.
    Found 1-bit register for signal <LCD_CS1>.
    Found 3-bit register for signal <X_PAGE>.
    Found 3-bit register for signal <PAGE_COUNTER>.
    Found 3-bit register for signal <STATE>.
    Found 12-bit register for signal <Y>.
    Found 12-bit register for signal <Y_START>.
    Found 5-bit register for signal <INDEX>.
    Found 2-bit register for signal <IMAGE>.
    Found 7-bit register for signal <COL_COUNTER>.
    Found 6-bit register for signal <startline>.
    Found 16-bit register for signal <PAUSE_TIME>.
    Found 8-bit register for signal <LCD_DATA>.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 12                                             |
    | Clock              | LCD_CLK (rising_edge)                          |
    | Reset              | RESETN (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <Y_START[11]_GND_8_o_sub_64_OUT> created at line 212.
    Found 6-bit adder for signal <startline[5]_GND_8_o_add_57_OUT> created at line 205.
    Found 12-bit adder for signal <Y_START[11]_GND_8_o_add_61_OUT> created at line 210.
    Found 13-bit adder for signal <n0402> created at line 257.
    Found 5-bit adder for signal <INDEX[4]_GND_8_o_add_70_OUT> created at line 268.
    Found 7-bit adder for signal <COL_COUNTER[6]_GND_8_o_add_71_OUT> created at line 269.
    Found 2-bit adder for signal <IMAGE[1]_GND_8_o_add_76_OUT> created at line 274.
    Found 3-bit adder for signal <X_PAGE[2]_GND_8_o_add_77_OUT> created at line 278.
    Found 3-bit adder for signal <PAGE_COUNTER[2]_GND_8_o_add_78_OUT> created at line 280.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_56_OUT<5:0>> created at line 203.
    Found 16-bit subtractor for signal <GND_8_o_GND_8_o_sub_131_OUT<15:0>> created at line 291.
    Found 32x24-bit Read Only RAM for signal <_n0957>
    Found 8-bit 4-to-1 multiplexer for signal <PATTERN> created at line 301.
    Found 7-bit comparator greater for signal <COL_COUNTER[6]_PWR_8_o_LessThan_15_o> created at line 173
    Found 7-bit comparator greater for signal <COL_COUNTER[6]_GND_8_o_LessThan_68_o> created at line 253
    Found 13-bit comparator greater for signal <GND_8_o_BUS_0006_LessThan_70_o> created at line 257
    Summary:
	inferred   1 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  94 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PAC_MAN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x24-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 12-bit addsub                                         : 1
 13-bit adder                                          : 1
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 8
 5-bit adder                                           : 3
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Registers                                            : 46
 1-bit register                                        : 24
 12-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 8
 4-bit register                                        : 1
 5-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 3
 13-bit comparator greater                             : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 83
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PAC_MAN>.
The following registers are absorbed into counter <startline>: 1 register on signal <startline>.
The following registers are absorbed into counter <Y_START>: 1 register on signal <Y_START>.
The following registers are absorbed into counter <INDEX>: 1 register on signal <INDEX>.
The following registers are absorbed into counter <IMAGE>: 1 register on signal <IMAGE>.
The following registers are absorbed into counter <PAUSE_TIME>: 1 register on signal <PAUSE_TIME>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0957> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 24-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INDEX>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PAC_MAN> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <count_1MHz>: 1 register on signal <count_1MHz>.
The following registers are absorbed into counter <count_100KHz>: 1 register on signal <count_100KHz>.
The following registers are absorbed into counter <count_10KHz>: 1 register on signal <count_10KHz>.
The following registers are absorbed into counter <count_1KHz>: 1 register on signal <count_1KHz>.
The following registers are absorbed into counter <count_100Hz>: 1 register on signal <count_100Hz>.
The following registers are absorbed into counter <count_10Hz>: 1 register on signal <count_10Hz>.
The following registers are absorbed into counter <count_1Hz>: 1 register on signal <count_1Hz>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scanner>.
The following registers are absorbed into counter <pause>: 1 register on signal <pause>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row>           |          |
    -----------------------------------------------------------------------
Unit <keypad_scanner> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x24-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 13-bit adder                                          : 1
 3-bit adder                                           : 2
 7-bit adder                                           : 1
# Counters                                             : 14
 12-bit updown counter                                 : 1
 16-bit down counter                                   : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 6
 5-bit up counter                                      : 3
 6-bit updown counter                                  : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 3
 13-bit comparator greater                             : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 83
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <k/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <man/FSM_1> on signal <STATE[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

Optimizing unit <top> ...

Optimizing unit <keypad_scanner> ...

Optimizing unit <clk_div> ...

Optimizing unit <PAC_MAN> ...
WARNING:Xst:1710 - FF/Latch <CROSS> (without init value) has a constant value of 1 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LCD_DI> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INDEX_0> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INDEX_1> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INDEX_2> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INDEX_3> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INDEX_4> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <STATE_FSM_FFd1> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMAGE_0> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IMAGE_1> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PAUSE_TIME_15> (without init value) has a constant value of 1 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_14> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_13> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_12> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_11> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_10> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_9> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_8> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_7> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_6> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_5> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_4> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_3> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_2> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_1> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PAUSE_TIME_0> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NEW_COL> (without init value) has a constant value of 0 in block <PAC_MAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Y_1> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_7> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <X_PAGE_0> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <X_PAGE_1> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <X_PAGE_2> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_0> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_2> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_3> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_4> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_5> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_6> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_8> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_9> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_10> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <Y_11> of sequential type is unconnected in block <PAC_MAN>.
WARNING:Xst:2677 - Node <c/count_100Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_100Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_100Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1KHz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1KHz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_1KHz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10KHz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10KHz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/count_10KHz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_1Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_1Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_10Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_10Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_100Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_100Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_1KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_1KHz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_10KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_10KHz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <c/clock_1MHz> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <man/NEW_startline> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/LCD_CS2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/LCD_CS1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/PAGE_COUNTER_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/PAGE_COUNTER_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/PAGE_COUNTER_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/COL_COUNTER_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/Y_START_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <man/startline_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/vir_next_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/vir_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/vir_next_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/vir_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/hor_next_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/hor_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/curr_key_2> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/curr_key_3> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/curr_key_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/curr_key_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/hor_next_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <k/hor_1> is unconnected in block <top>.
WARNING:Xst:2677 - Node <man/NEW_PAGE> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <man/LCD_DATA_5> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <man/LCD_DATA_4> <man/LCD_DATA_3> <man/LCD_DATA_2> <man/LCD_DATA_1> <man/LCD_DATA_0> 
INFO:Xst:2261 - The FF/Latch <man/LCD_DATA_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <man/LCD_DATA_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 37
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 12
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 4
#      LUT6                        : 4
#      VCC                         : 1
# FlipFlops/Latches                : 27
#      FD                          : 11
#      FDC                         : 14
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 5
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of  18224     0%  
 Number of Slice LUTs:                   35  out of   9112     0%  
    Number used as Logic:                35  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:       9  out of     36    25%  
   Number with an unused LUT:             1  out of     36     2%  
   Number of fully used LUT-FF pairs:    26  out of     36    72%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
c/clock_100KHz                     | NONE(k/sel_1)           | 16    |
clk                                | BUFGP                   | 7     |
c/clock_1MHz_int                   | NONE(c/clock_100KHz_int)| 4     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.498ns (Maximum Frequency: 400.304MHz)
   Minimum input arrival time before clock: 3.498ns
   Maximum output required time after clock: 4.932ns
   Maximum combinational path delay: 4.476ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'c/clock_100KHz'
  Clock period: 2.498ns (frequency: 400.304MHz)
  Total number of paths / destination ports: 67 / 18
-------------------------------------------------------------------------
Delay:               2.498ns (Levels of Logic = 2)
  Source:            k/pause_4 (FF)
  Destination:       k/state_FSM_FFd1 (FF)
  Source Clock:      c/clock_100KHz rising
  Destination Clock: c/clock_100KHz rising

  Data Path: k/pause_4 to k/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  k/pause_4 (k/pause_4)
     LUT5:I0->O            1   0.203   0.580  k/state_FSM_FFd1-In1 (k/state_FSM_FFd1-In1)
     LUT6:I5->O            1   0.205   0.000  k/state_FSM_FFd1-In2 (k/state_FSM_FFd1-In)
     FDC:D                     0.102          k/state_FSM_FFd1
    ----------------------------------------
    Total                      2.498ns (0.957ns logic, 1.541ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c/clock_1MHz_int'
  Clock period: 1.666ns (frequency: 600.402MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.666ns (Levels of Logic = 1)
  Source:            c/count_100KHz_1 (FF)
  Destination:       c/clock_100KHz_int (FF)
  Source Clock:      c/clock_1MHz_int rising
  Destination Clock: c/clock_1MHz_int rising

  Data Path: c/count_100KHz_1 to c/clock_100KHz_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  c/count_100KHz_1 (c/count_100KHz_1)
     LUT4:I1->O            1   0.205   0.000  c/clock_100KHz_int_rstpot (c/clock_100KHz_int_rstpot)
     FD:D                      0.102          c/clock_100KHz_int
    ----------------------------------------
    Total                      1.666ns (0.754ns logic, 0.912ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 23 / 6
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            c/count_1MHz_0 (FF)
  Destination:       c/count_1MHz_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c/count_1MHz_0 to c/count_1MHz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  c/count_1MHz_0 (c/count_1MHz_0)
     INV:I->O              1   0.206   0.579  c/count_1MHz_0_rstpot_INV_0 (c/count_1MHz_0_rstpot)
     FD:D                      0.102          c/count_1MHz_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/clock_100KHz'
  Total number of paths / destination ports: 20 / 17
-------------------------------------------------------------------------
Offset:              3.498ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       k/sel_1 (FF)
  Destination Clock: c/clock_100KHz rising

  Data Path: rst_n to k/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             14   0.206   0.957  k/resetn_inv1_INV_0 (k/resetn_inv)
     FDC:CLR                   0.430          k/state_FSM_FFd2
    ----------------------------------------
    Total                      3.498ns (1.858ns logic, 1.640ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c/clock_100KHz'
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 2)
  Source:            k/sel_0 (FF)
  Destination:       row<1> (PAD)
  Source Clock:      c/clock_100KHz rising

  Data Path: k/sel_0 to row<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  k/sel_0 (k/sel_0)
     LUT2:I0->O            1   0.203   0.579  k/Mram_row21 (row_1_OBUF)
     OBUF:I->O                 2.571          row_1_OBUF (row<1>)
    ----------------------------------------
    Total                      4.706ns (3.221ns logic, 1.485ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.932ns (Levels of Logic = 2)
  Source:            c/clock_100KHz (FF)
  Destination:       LCD_en (PAD)
  Source Clock:      clk rising

  Data Path: c/clock_100KHz to LCD_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.132  c/clock_100KHz (c/clock_100KHz)
     LUT2:I0->O            1   0.203   0.579  man/LCD_ENABLE1 (LCD_en_OBUF)
     OBUF:I->O                 2.571          LCD_en_OBUF (LCD_en)
    ----------------------------------------
    Total                      4.932ns (3.221ns logic, 1.711ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.476ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD_rstn (PAD)

  Data Path: rst_n to LCD_rstn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  rst_n_IBUF (rst_n_IBUF)
     OBUF:I->O                 2.571          LCD_rstn_OBUF (LCD_rstn)
    ----------------------------------------
    Total                      4.476ns (3.793ns logic, 0.683ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c/clock_100KHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c/clock_100KHz |    2.498|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c/clock_1MHz_int
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
c/clock_1MHz_int|    1.666|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
c/clock_1MHz_int|    1.165|         |         |         |
clk             |    2.078|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.29 secs
 
--> 

Total memory usage is 248852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  133 (   0 filtered)
Number of infos    :   11 (   0 filtered)

