# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PSI.srcs/sources_1/new/ALU.vhd" \
"../../../../PSI.srcs/sources_1/new/REG.vhd" \
"../../../../PSI.srcs/sources_1/new/DM.vhd" \
"../../../../PSI.srcs/sources_1/new/IM.vhd" \
"../../../../PSI.srcs/sim_1/new/ALU_Test.vhd" \
"../../../../PSI.srcs/sources_1/new/DATA_PATH.vhd" \
"../../../../../../ALU/ALU.srcs/sim_1/new/testALU.vhd" \
"../../../../../../ALU/ALU.srcs/sim_1/new/testREG.vhd" \
"../../../../../../ALU/ALU.srcs/sim_1/new/testIM.vhd" \
"../../../../../../ALU/ALU.srcs/sim_1/new/testDM.vhd" \
"../../../../../../ALU/ALU.srcs/sim_1/new/testDATA_PATH.vhd" \

# Do not sort compile order
nosort
