module fsm_module ( 
  input wire clk,
  input wire reset,
  output reg red,
  output reg green,
  output reg yellow
);

  parameter WIDTH = 4;
  parameter [WIDTH-1:0] RED = 1'b1;
  parameter [WIDTH-1:0] GREEN = 1'b10;
  parameter [WIDTH-1:0] YELLOW = 1'b100;
  parameter [WIDTH-1:0] M = 1'b1000;

  reg [WIDTH-1:0] current_state;
  reg [WIDTH-1:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= RED;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state) begin
    case (current_state)
      RED:
        begin
          red = 1'b1;
          green = 1'b0;
          yellow = 1'b0;
          next_state = GREEN;
        end
      GREEN:
        begin
          red = 1'b0;
          green = 1'b1;
          yellow = 1'b0;
          next_state = YELLOW;
        end
      YELLOW:
        begin
          red = 1'b0;
          green = 1'b0;
          yellow = 1'b1;
          next_state = M;
        end
      M:
        begin
          red = 1'b0;
          green = 1'b0;
          yellow = 1'b0;
          next_state = M;
        end
      default:
        begin
          red = 1'b1;
          green = 1'b0;
          yellow = 1'b0;
          next_state = GREEN;
        end
    endcase
  end
endmodule