; SMT-LIBv2 description generated by Yosys 0.56+101 (git sha1 dbb977aa8, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stdt
; yosys-smt2-module fdiv_harness
(declare-datatype |fdiv_harness_s| ((|fdiv_harness_mk|
  (|fdiv_harness_is| Bool)
  (|fdiv_harness#0| Bool) ; \clk
  (|fdiv_harness#1| (_ BitVec 32)) ; \opa_r
  (|fdiv_harness#3| (_ BitVec 32)) ; \opb_r
  (|fdiv_harness#5| (_ BitVec 50)) ; \u_divider.quo
  (|fdiv_harness#6| (_ BitVec 50)) ; \u_divider.rem
  (|fdiv_harness#7| (_ BitVec 50)) ; \u_divider.quo1
  (|fdiv_harness#8| (_ BitVec 50)) ; \u_divider.remainder
  (|fdiv_harness#9| (_ BitVec 8)) ; \u_prenorm.exp_out
  (|fdiv_harness#10| (_ BitVec 1)) ; \u_prenorm.sign
  (|fdiv_harness#11| (_ BitVec 1)) ; \u_prenorm.sign_exe
  (|fdiv_harness#12| (_ BitVec 1)) ; \u_prenorm.inf
  (|fdiv_harness#13| (_ BitVec 2)) ; \u_prenorm.exp_ovf
  (|fdiv_harness#14| (_ BitVec 3)) ; \u_prenorm.underflow
  (|fdiv_harness#15| (_ BitVec 1)) ; \u_prenorm.foo_u2
  (|fdiv_harness#16| (_ BitVec 24)) ; \u_prenorm.rewrite_fracta
  (|fdiv_harness#17| (_ BitVec 24)) ; \u_prenorm.rewrite_fractb
  (|fdiv_harness#81| (_ BitVec 1)) ; \u_except.inf
  (|fdiv_harness#82| (_ BitVec 1)) ; \u_except.ind
  (|fdiv_harness#83| (_ BitVec 1)) ; \u_except.qnan
  (|fdiv_harness#84| (_ BitVec 1)) ; \u_except.snan
  (|fdiv_harness#85| (_ BitVec 1)) ; \u_except.opa_nan
  (|fdiv_harness#86| (_ BitVec 1)) ; \u_except.opb_nan
  (|fdiv_harness#87| (_ BitVec 1)) ; \u_except.opa_00
  (|fdiv_harness#88| (_ BitVec 1)) ; \u_except.opb_00
  (|fdiv_harness#89| (_ BitVec 1)) ; \u_except.opa_inf
  (|fdiv_harness#90| (_ BitVec 1)) ; \u_except.opb_inf
  (|fdiv_harness#91| (_ BitVec 1)) ; \u_except.opa_dn
  (|fdiv_harness#92| (_ BitVec 1)) ; \u_except.opb_dn
  (|fdiv_harness#93| (_ BitVec 1)) ; \u_except.expa_ff
  (|fdiv_harness#94| (_ BitVec 1)) ; \u_except.infa_f_r
  (|fdiv_harness#95| (_ BitVec 1)) ; \u_except.qnan_r_a
  (|fdiv_harness#96| (_ BitVec 1)) ; \u_except.snan_r_a
  (|fdiv_harness#97| (_ BitVec 1)) ; \u_except.expb_ff
  (|fdiv_harness#98| (_ BitVec 1)) ; \u_except.infb_f_r
  (|fdiv_harness#99| (_ BitVec 1)) ; \u_except.qnan_r_b
  (|fdiv_harness#100| (_ BitVec 1)) ; \u_except.snan_r_b
  (|fdiv_harness#101| (_ BitVec 1)) ; \u_except.expa_00
  (|fdiv_harness#102| (_ BitVec 1)) ; \u_except.expb_00
  (|fdiv_harness#103| (_ BitVec 1)) ; \u_except.fracta_00
  (|fdiv_harness#104| (_ BitVec 1)) ; \u_except.fractb_00
  (|fdiv_harness#105| (_ BitVec 1)) ; \done_slow_reg
  (|fdiv_harness#106| (_ BitVec 6)) ; \slow_path_counter
  (|fdiv_harness#107| (_ BitVec 1)) ; \opb_00_r2
  (|fdiv_harness#108| (_ BitVec 1)) ; \opb_00_r1
  (|fdiv_harness#110| (_ BitVec 32)) ; \opb
  (|fdiv_harness#111| (_ BitVec 32)) ; \opa
)))
; yosys-smt2-wire u_divider.clk 1
; yosys-smt2-clock u_divider.clk posedge
(define-fun |fdiv_harness_n u_divider.clk| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\opa_r"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 32}
(define-fun |fdiv_harness#2| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 23) (|fdiv_harness#1| state)) #b00000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:119$78_Y
; yosys-smt2-wire u_divider.opa 50
(define-fun |fdiv_harness_n u_divider.opa| ((state |fdiv_harness_s|)) (_ BitVec 50) (concat (ite (|fdiv_harness#2| state) #b1 #b0) (concat ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000000)))
; yosys-smt2-witness {"offset": 0, "path": ["\\opb_r"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 32}
(define-fun |fdiv_harness#4| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 23) (|fdiv_harness#3| state)) #b00000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:120$80_Y
; yosys-smt2-wire u_divider.opb 24
(define-fun |fdiv_harness_n u_divider.opb| ((state |fdiv_harness_s|)) (_ BitVec 24) (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state))))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_divider", "\\quo"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 50}
; yosys-smt2-register u_divider.quo 50
; yosys-smt2-wire u_divider.quo 50
(define-fun |fdiv_harness_n u_divider.quo| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#5| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_divider", "\\rem"], "smtname": 6, "smtoffset": 0, "type": "reg", "width": 50}
; yosys-smt2-register u_divider.rem 50
; yosys-smt2-wire u_divider.rem 50
(define-fun |fdiv_harness_n u_divider.rem| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#6| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_divider", "\\quo1"], "smtname": 7, "smtoffset": 0, "type": "reg", "width": 50}
; yosys-smt2-register u_divider.quo1 50
; yosys-smt2-wire u_divider.quo1 50
(define-fun |fdiv_harness_n u_divider.quo1| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#7| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_divider", "\\remainder"], "smtname": 8, "smtoffset": 0, "type": "reg", "width": 50}
; yosys-smt2-register u_divider.remainder 50
; yosys-smt2-wire u_divider.remainder 50
(define-fun |fdiv_harness_n u_divider.remainder| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#8| state))
; yosys-smt2-wire u_prenorm.clk 1
; yosys-smt2-clock u_prenorm.clk posedge
(define-fun |fdiv_harness_n u_prenorm.clk| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#0| state))
; yosys-smt2-wire u_prenorm.fpu_op 3
(define-fun |fdiv_harness_n u_prenorm.fpu_op| ((state |fdiv_harness_s|)) (_ BitVec 3) #b011)
; yosys-smt2-wire u_prenorm.opa 32
(define-fun |fdiv_harness_n u_prenorm.opa| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#1| state))
; yosys-smt2-wire u_prenorm.opb 32
(define-fun |fdiv_harness_n u_prenorm.opb| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#3| state))
; yosys-smt2-wire u_prenorm.fracta 24
(define-fun |fdiv_harness_n u_prenorm.fracta| ((state |fdiv_harness_s|)) (_ BitVec 24) (concat (ite (|fdiv_harness#2| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#1| state))))
; yosys-smt2-wire u_prenorm.fractb 24
(define-fun |fdiv_harness_n u_prenorm.fractb| ((state |fdiv_harness_s|)) (_ BitVec 24) (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state))))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\exp_out"], "smtname": 9, "smtoffset": 0, "type": "reg", "width": 8}
; yosys-smt2-register u_prenorm.exp_out 8
; yosys-smt2-wire u_prenorm.exp_out 8
(define-fun |fdiv_harness_n u_prenorm.exp_out| ((state |fdiv_harness_s|)) (_ BitVec 8) (|fdiv_harness#9| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\sign"], "smtname": 10, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_prenorm.sign 1
; yosys-smt2-wire u_prenorm.sign 1
(define-fun |fdiv_harness_n u_prenorm.sign| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#10| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\sign_exe"], "smtname": 11, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_prenorm.sign_exe 1
; yosys-smt2-wire u_prenorm.sign_exe 1
(define-fun |fdiv_harness_n u_prenorm.sign_exe| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#11| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\inf"], "smtname": 12, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_prenorm.inf 1
; yosys-smt2-wire u_prenorm.inf 1
(define-fun |fdiv_harness_n u_prenorm.inf| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#12| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\exp_ovf"], "smtname": 13, "smtoffset": 0, "type": "reg", "width": 2}
; yosys-smt2-register u_prenorm.exp_ovf 2
; yosys-smt2-wire u_prenorm.exp_ovf 2
(define-fun |fdiv_harness_n u_prenorm.exp_ovf| ((state |fdiv_harness_s|)) (_ BitVec 2) (|fdiv_harness#13| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\underflow"], "smtname": 14, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-register u_prenorm.underflow 3
; yosys-smt2-wire u_prenorm.underflow 3
(define-fun |fdiv_harness_n u_prenorm.underflow| ((state |fdiv_harness_s|)) (_ BitVec 3) (|fdiv_harness#14| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\foo_u2"], "smtname": 15, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_prenorm.foo_u2 1
; yosys-smt2-wire u_prenorm.foo_u2 1
(define-fun |fdiv_harness_n u_prenorm.foo_u2| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#15| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\rewrite_fracta"], "smtname": 16, "smtoffset": 0, "type": "reg", "width": 24}
; yosys-smt2-register u_prenorm.rewrite_fracta 24
; yosys-smt2-wire u_prenorm.rewrite_fracta 24
(define-fun |fdiv_harness_n u_prenorm.rewrite_fracta| ((state |fdiv_harness_s|)) (_ BitVec 24) (|fdiv_harness#16| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_prenorm", "\\rewrite_fractb"], "smtname": 17, "smtoffset": 0, "type": "reg", "width": 24}
; yosys-smt2-register u_prenorm.rewrite_fractb 24
; yosys-smt2-wire u_prenorm.rewrite_fractb 24
(define-fun |fdiv_harness_n u_prenorm.rewrite_fractb| ((state |fdiv_harness_s|)) (_ BitVec 24) (|fdiv_harness#17| state))
; yosys-smt2-wire u_prenorm.signa 1
(define-fun |fdiv_harness_n u_prenorm.signa| ((state |fdiv_harness_s|)) Bool (= ((_ extract 31 31) (|fdiv_harness#1| state)) #b1))
; yosys-smt2-wire u_prenorm.signb 1
(define-fun |fdiv_harness_n u_prenorm.signb| ((state |fdiv_harness_s|)) Bool (= ((_ extract 31 31) (|fdiv_harness#3| state)) #b1))
(define-fun |fdiv_harness#18| ((state |fdiv_harness_s|)) Bool (= (concat ((_ extract 31 31) (|fdiv_harness#1| state)) ((_ extract 31 31) (|fdiv_harness#3| state))) #b10)) ; $flatten\u_prenorm.$procmux$296_CMP
(define-fun |fdiv_harness#19| ((state |fdiv_harness_s|)) Bool (= (concat ((_ extract 31 31) (|fdiv_harness#1| state)) ((_ extract 31 31) (|fdiv_harness#3| state))) #b01)) ; $flatten\u_prenorm.$procmux$297_CMP
(define-fun |fdiv_harness#20| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (|fdiv_harness#19| state) #b1 (ite (|fdiv_harness#18| state) #b1 #b0))) ; $flatten\u_prenorm.$procmux$295_Y
; yosys-smt2-wire u_prenorm.sign_d 1
(define-fun |fdiv_harness_n u_prenorm.sign_d| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#20| state)) #b1))
(define-fun |fdiv_harness#21| ((state |fdiv_harness_s|)) (_ BitVec 9) (bvadd (concat #b0 ((_ extract 30 23) (|fdiv_harness#1| state))) (concat #b0 ((_ extract 30 23) (|fdiv_harness#3| state))))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:136$93_Y
(define-fun |fdiv_harness#22| ((state |fdiv_harness_s|)) (_ BitVec 9) (bvsub (concat #b0 ((_ extract 30 23) (|fdiv_harness#1| state))) (concat #b0 ((_ extract 30 23) (|fdiv_harness#3| state))))) ; $flatten\u_prenorm.$sub$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:136$92_Y
(define-fun |fdiv_harness#23| ((state |fdiv_harness_s|)) Bool (= #b011 #b011)) ; $flatten\u_prenorm.$eq$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:101$77_Y
(define-fun |fdiv_harness#24| ((state |fdiv_harness_s|)) (_ BitVec 9) (ite (|fdiv_harness#23| state) (|fdiv_harness#22| state) (|fdiv_harness#21| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:136$94_Y
(define-fun |fdiv_harness#25| ((state |fdiv_harness_s|)) (_ BitVec 9) (bvsub (|fdiv_harness#24| state) #b001111111)) ; $flatten\u_prenorm.$sub$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:140$96_Y
(define-fun |fdiv_harness#26| ((state |fdiv_harness_s|)) (_ BitVec 9) (bvadd (|fdiv_harness#24| state) #b001111111)) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:140$95_Y
(define-fun |fdiv_harness#27| ((state |fdiv_harness_s|)) (_ BitVec 9) (ite (|fdiv_harness#23| state) (|fdiv_harness#26| state) (|fdiv_harness#25| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:140$97_Y
(define-fun |fdiv_harness#28| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand ((_ extract 8 8) (|fdiv_harness#27| state)) ((_ extract 30 30) (|fdiv_harness#1| state)))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:160$116_Y
(define-fun |fdiv_harness#29| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#28| state) ((_ extract 30 30) (|fdiv_harness#3| state)))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:160$117_Y
(define-fun |fdiv_harness#30| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 30 30) (|fdiv_harness#3| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:160$114_Y
(define-fun |fdiv_harness#31| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand ((_ extract 30 30) (|fdiv_harness#1| state)) (ite (|fdiv_harness#30| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:160$115_Y
(define-fun |fdiv_harness#32| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (|fdiv_harness#23| state) (|fdiv_harness#31| state) (|fdiv_harness#29| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:160$118_Y
(define-fun |fdiv_harness#33| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 30 30) (|fdiv_harness#1| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$119_Y
(define-fun |fdiv_harness#34| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 30 30) (|fdiv_harness#3| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$120_Y
(define-fun |fdiv_harness#35| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#33| state) #b1 #b0) (ite (|fdiv_harness#34| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$121_Y
(define-fun |fdiv_harness#36| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#35| state) ((_ extract 7 7) (|fdiv_harness#27| state)))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$122_Y
(define-fun |fdiv_harness#37| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#36| state) ((_ extract 8 8) (|fdiv_harness#27| state)))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$123_Y
(define-fun |fdiv_harness#38| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (|fdiv_harness#23| state) ((_ extract 8 8) (|fdiv_harness#27| state)) (|fdiv_harness#37| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:161$124_Y
; yosys-smt2-wire u_prenorm.exp_ovf_d 2
(define-fun |fdiv_harness_n u_prenorm.exp_ovf_d| ((state |fdiv_harness_s|)) (_ BitVec 2) (concat (|fdiv_harness#38| state) (|fdiv_harness#32| state)))
; yosys-smt2-wire u_prenorm.expa 8
(define-fun |fdiv_harness_n u_prenorm.expa| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 30 23) (|fdiv_harness#1| state)))
; yosys-smt2-wire u_prenorm.expb 8
(define-fun |fdiv_harness_n u_prenorm.expb| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 30 23) (|fdiv_harness#3| state)))
; yosys-smt2-wire u_prenorm.exp_tmp1 8
(define-fun |fdiv_harness_n u_prenorm.exp_tmp1| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 7 0) (|fdiv_harness#24| state)))
; yosys-smt2-wire u_prenorm.exp_tmp2 8
(define-fun |fdiv_harness_n u_prenorm.exp_tmp2| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 7 0) (|fdiv_harness#27| state)))
; yosys-smt2-wire u_prenorm.co1 1
(define-fun |fdiv_harness_n u_prenorm.co1| ((state |fdiv_harness_s|)) Bool (= ((_ extract 8 8) (|fdiv_harness#24| state)) #b1))
; yosys-smt2-wire u_prenorm.co2 1
(define-fun |fdiv_harness_n u_prenorm.co2| ((state |fdiv_harness_s|)) Bool (= ((_ extract 8 8) (|fdiv_harness#27| state)) #b1))
(define-fun |fdiv_harness#39| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#2| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:119$79_Y
; yosys-smt2-wire u_prenorm.expa_dn 1
(define-fun |fdiv_harness_n u_prenorm.expa_dn| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#39| state))
(define-fun |fdiv_harness#40| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#4| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:120$81_Y
; yosys-smt2-wire u_prenorm.expb_dn 1
(define-fun |fdiv_harness_n u_prenorm.expb_dn| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#40| state))
(define-fun |fdiv_harness#41| ((state |fdiv_harness_s|)) (_ BitVec 8) (bvsub #b01111111 ((_ extract 7 0) (|fdiv_harness#24| state)))) ; $flatten\u_prenorm.$sub$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:146$99_Y
(define-fun |fdiv_harness#42| ((state |fdiv_harness_s|)) (_ BitVec 32) (bvsub (concat #b000000000000000000000000 (|fdiv_harness#41| state)) #b00000000000000000000000000000001)) ; $flatten\u_prenorm.$sub$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:147$101_Y
(define-fun |fdiv_harness#43| ((state |fdiv_harness_s|)) (_ BitVec 32) (bvadd (concat #b000000000000000000000000 (|fdiv_harness#41| state)) #b00000000000000000000000000000001)) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:147$100_Y
(define-fun |fdiv_harness#44| ((state |fdiv_harness_s|)) (_ BitVec 32) (ite (|fdiv_harness#23| state) (|fdiv_harness#43| state) (|fdiv_harness#42| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:147$102_Y
(define-fun |fdiv_harness#45| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (ite (|fdiv_harness#39| state) #b1 #b0) (ite (|fdiv_harness#40| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:155$112_Y
(define-fun |fdiv_harness#46| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|fdiv_harness#45| state)) #b1) ((_ extract 7 0) (|fdiv_harness#44| state)) (|fdiv_harness#41| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:155$113_Y
; yosys-smt2-wire u_prenorm.exp_out_a 8
(define-fun |fdiv_harness_n u_prenorm.exp_out_a| ((state |fdiv_harness_s|)) (_ BitVec 8) (|fdiv_harness#46| state))
(define-fun |fdiv_harness#47| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 0) (|fdiv_harness#1| state)) #b0000000000000000000000000000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:121$82_Y
(define-fun |fdiv_harness#48| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#47| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:121$83_Y
; yosys-smt2-wire u_prenorm.opa_00 1
(define-fun |fdiv_harness_n u_prenorm.opa_00| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#48| state))
(define-fun |fdiv_harness#49| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 0) (|fdiv_harness#3| state)) #b0000000000000000000000000000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:122$84_Y
(define-fun |fdiv_harness#50| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#49| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:122$85_Y
; yosys-smt2-wire u_prenorm.opb_00 1
(define-fun |fdiv_harness_n u_prenorm.opb_00| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#50| state))
(define-fun |fdiv_harness#51| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:123$86_Y
(define-fun |fdiv_harness#52| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#51| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:123$87_Y
; yosys-smt2-wire u_prenorm.fracta_00 1
(define-fun |fdiv_harness_n u_prenorm.fracta_00| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#52| state))
(define-fun |fdiv_harness#53| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#3| state)) #b00000000000000000000000)) ; $flatten\u_prenorm.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:124$88_Y
(define-fun |fdiv_harness#54| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#53| state) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:124$89_Y
; yosys-smt2-wire u_prenorm.fractb_00 1
(define-fun |fdiv_harness_n u_prenorm.fractb_00| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#54| state))
(define-fun |fdiv_harness#55| ((state |fdiv_harness_s|)) (_ BitVec 32) (bvadd (concat #b000000000000000000000000 ((_ extract 7 0) (|fdiv_harness#27| state))) #b00000000000000000000000000000001)) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:145$98_Y
; yosys-smt2-wire u_prenorm.exp_tmp3 8
(define-fun |fdiv_harness_n u_prenorm.exp_tmp3| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 7 0) (|fdiv_harness#55| state)))
; yosys-smt2-wire u_prenorm.exp_tmp4 8
(define-fun |fdiv_harness_n u_prenorm.exp_tmp4| ((state |fdiv_harness_s|)) (_ BitVec 8) (|fdiv_harness#41| state))
; yosys-smt2-wire u_prenorm.exp_tmp5 8
(define-fun |fdiv_harness_n u_prenorm.exp_tmp5| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 7 0) (|fdiv_harness#44| state)))
(define-fun |fdiv_harness#56| ((state |fdiv_harness_s|)) Bool (bvult ((_ extract 7 0) (|fdiv_harness#24| state)) #b01111111)) ; $flatten\u_prenorm.$lt$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$126_Y
(define-fun |fdiv_harness#57| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 8 8) (|fdiv_harness#24| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$127_Y
(define-fun |fdiv_harness#58| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#56| state) #b1 #b0) (ite (|fdiv_harness#57| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$128_Y
(define-fun |fdiv_harness#59| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (ite (|fdiv_harness#48| state) #b1 #b0) (ite (|fdiv_harness#50| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$129_Y
(define-fun |fdiv_harness#60| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#59| state) (ite (|fdiv_harness#39| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$130_Y
(define-fun |fdiv_harness#61| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#60| state) (ite (|fdiv_harness#40| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$131_Y
(define-fun |fdiv_harness#62| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 0 0) (|fdiv_harness#61| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$132_Y
(define-fun |fdiv_harness#63| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#58| state) (ite (|fdiv_harness#62| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:172$133_Y
(define-fun |fdiv_harness#64| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor ((_ extract 30 30) (|fdiv_harness#1| state)) ((_ extract 30 30) (|fdiv_harness#3| state)))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:173$134_Y
(define-fun |fdiv_harness#65| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#64| state) (ite (|fdiv_harness#47| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:173$136_Y
(define-fun |fdiv_harness#66| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#65| state) (ite (|fdiv_harness#49| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:173$138_Y
(define-fun |fdiv_harness#67| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#39| state) #b1 #b0) (ite (|fdiv_harness#51| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:174$140_Y
(define-fun |fdiv_harness#68| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#66| state) (|fdiv_harness#67| state))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:173$141_Y
(define-fun |fdiv_harness#69| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#40| state) #b1 #b0) (ite (|fdiv_harness#53| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:174$143_Y
(define-fun |fdiv_harness#70| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#68| state) (|fdiv_harness#69| state))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:173$144_Y
(define-fun |fdiv_harness#71| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#47| state) #b1 #b0) (ite (|fdiv_harness#49| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:175$147_Y
(define-fun |fdiv_harness#72| ((state |fdiv_harness_s|)) Bool (= ((_ extract 7 0) (|fdiv_harness#24| state)) #b01111111)) ; $flatten\u_prenorm.$eq$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:175$148_Y
(define-fun |fdiv_harness#73| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#71| state) (ite (|fdiv_harness#72| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:175$149_Y
; yosys-smt2-wire u_prenorm.underflow_d 3
(define-fun |fdiv_harness_n u_prenorm.underflow_d| ((state |fdiv_harness_s|)) (_ BitVec 3) (concat (|fdiv_harness#73| state) (concat (|fdiv_harness#70| state) (|fdiv_harness#63| state))))
; yosys-smt2-wire u_prenorm.op_div 1
(define-fun |fdiv_harness_n u_prenorm.op_div| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#23| state))
(define-fun |fdiv_harness#74| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (ite (|fdiv_harness#39| state) #b1 #b0) (ite (|fdiv_harness#40| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:154$109_Y
(define-fun |fdiv_harness#75| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|fdiv_harness#74| state)) #b1) ((_ extract 7 0) (|fdiv_harness#55| state)) ((_ extract 7 0) (|fdiv_harness#27| state)))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:154$110_Y
(define-fun |fdiv_harness#76| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|fdiv_harness#38| state)) #b1) (|fdiv_harness#46| state) (|fdiv_harness#75| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:154$111_Y
; yosys-smt2-wire u_prenorm.exp_out_mul 8
(define-fun |fdiv_harness_n u_prenorm.exp_out_mul| ((state |fdiv_harness_s|)) (_ BitVec 8) (|fdiv_harness#76| state))
(define-fun |fdiv_harness#77| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 8 8) (|fdiv_harness#27| state)) #b1) (|fdiv_harness#41| state) ((_ extract 7 0) (|fdiv_harness#27| state)))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:153$107_Y
(define-fun |fdiv_harness#78| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 8 8) (|fdiv_harness#27| state)) #b1) ((_ extract 7 0) (|fdiv_harness#44| state)) ((_ extract 7 0) (|fdiv_harness#55| state)))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:153$106_Y
(define-fun |fdiv_harness#79| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (ite (|fdiv_harness#39| state) #b1 #b0) (ite (|fdiv_harness#40| state) #b1 #b0))) ; $flatten\u_prenorm.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:153$105_Y
(define-fun |fdiv_harness#80| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|fdiv_harness#79| state)) #b1) (|fdiv_harness#78| state) (|fdiv_harness#77| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:153$108_Y
; yosys-smt2-wire u_prenorm.exp_out_div 8
(define-fun |fdiv_harness_n u_prenorm.exp_out_div| ((state |fdiv_harness_s|)) (_ BitVec 8) (|fdiv_harness#80| state))
; yosys-smt2-wire u_prenorm.rewrite_co1_exp_tmp1 9
(define-fun |fdiv_harness_n u_prenorm.rewrite_co1_exp_tmp1| ((state |fdiv_harness_s|)) (_ BitVec 9) (|fdiv_harness#24| state))
; yosys-smt2-wire u_prenorm.rewrite_co2_exp_tmp2 9
(define-fun |fdiv_harness_n u_prenorm.rewrite_co2_exp_tmp2| ((state |fdiv_harness_s|)) (_ BitVec 9) (|fdiv_harness#27| state))
; yosys-smt2-wire u_prenorm.exp_ovf_d_0 1
(define-fun |fdiv_harness_n u_prenorm.exp_ovf_d_0| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#32| state)) #b1))
; yosys-smt2-wire u_prenorm.exp_ovf_d_1 1
(define-fun |fdiv_harness_n u_prenorm.exp_ovf_d_1| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#38| state)) #b1))
; yosys-smt2-wire u_prenorm.underflow_d_0 1
(define-fun |fdiv_harness_n u_prenorm.underflow_d_0| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#63| state)) #b1))
; yosys-smt2-wire u_prenorm.underflow_d_1 1
(define-fun |fdiv_harness_n u_prenorm.underflow_d_1| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#70| state)) #b1))
; yosys-smt2-wire u_prenorm.underflow_d_2 1
(define-fun |fdiv_harness_n u_prenorm.underflow_d_2| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#73| state)) #b1))
; yosys-smt2-wire u_except.clk 1
; yosys-smt2-clock u_except.clk posedge
(define-fun |fdiv_harness_n u_except.clk| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#0| state))
; yosys-smt2-wire u_except.opa 32
(define-fun |fdiv_harness_n u_except.opa| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#1| state))
; yosys-smt2-wire u_except.opb 32
(define-fun |fdiv_harness_n u_except.opb| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#3| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\inf"], "smtname": 81, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.inf 1
; yosys-smt2-wire u_except.inf 1
(define-fun |fdiv_harness_n u_except.inf| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#81| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\ind"], "smtname": 82, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.ind 1
; yosys-smt2-wire u_except.ind 1
(define-fun |fdiv_harness_n u_except.ind| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#82| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\qnan"], "smtname": 83, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.qnan 1
; yosys-smt2-wire u_except.qnan 1
(define-fun |fdiv_harness_n u_except.qnan| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#83| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\snan"], "smtname": 84, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.snan 1
; yosys-smt2-wire u_except.snan 1
(define-fun |fdiv_harness_n u_except.snan| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#84| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opa_nan"], "smtname": 85, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opa_nan 1
; yosys-smt2-wire u_except.opa_nan 1
(define-fun |fdiv_harness_n u_except.opa_nan| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#85| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opb_nan"], "smtname": 86, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opb_nan 1
; yosys-smt2-wire u_except.opb_nan 1
(define-fun |fdiv_harness_n u_except.opb_nan| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#86| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opa_00"], "smtname": 87, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opa_00 1
; yosys-smt2-wire u_except.opa_00 1
(define-fun |fdiv_harness_n u_except.opa_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#87| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opb_00"], "smtname": 88, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opb_00 1
; yosys-smt2-wire u_except.opb_00 1
(define-fun |fdiv_harness_n u_except.opb_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#88| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opa_inf"], "smtname": 89, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opa_inf 1
; yosys-smt2-wire u_except.opa_inf 1
(define-fun |fdiv_harness_n u_except.opa_inf| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#89| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opb_inf"], "smtname": 90, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opb_inf 1
; yosys-smt2-wire u_except.opb_inf 1
(define-fun |fdiv_harness_n u_except.opb_inf| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#90| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opa_dn"], "smtname": 91, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opa_dn 1
; yosys-smt2-wire u_except.opa_dn 1
(define-fun |fdiv_harness_n u_except.opa_dn| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#91| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\opb_dn"], "smtname": 92, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.opb_dn 1
; yosys-smt2-wire u_except.opb_dn 1
(define-fun |fdiv_harness_n u_except.opb_dn| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#92| state)) #b1))
; yosys-smt2-wire u_except.expa 8
(define-fun |fdiv_harness_n u_except.expa| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 30 23) (|fdiv_harness#1| state)))
; yosys-smt2-wire u_except.expb 8
(define-fun |fdiv_harness_n u_except.expb| ((state |fdiv_harness_s|)) (_ BitVec 8) ((_ extract 30 23) (|fdiv_harness#3| state)))
; yosys-smt2-wire u_except.fracta 23
(define-fun |fdiv_harness_n u_except.fracta| ((state |fdiv_harness_s|)) (_ BitVec 23) ((_ extract 22 0) (|fdiv_harness#1| state)))
; yosys-smt2-wire u_except.fractb 23
(define-fun |fdiv_harness_n u_except.fractb| ((state |fdiv_harness_s|)) (_ BitVec 23) ((_ extract 22 0) (|fdiv_harness#3| state)))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\expa_ff"], "smtname": 93, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.expa_ff 1
; yosys-smt2-wire u_except.expa_ff 1
(define-fun |fdiv_harness_n u_except.expa_ff| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#93| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\infa_f_r"], "smtname": 94, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.infa_f_r 1
; yosys-smt2-wire u_except.infa_f_r 1
(define-fun |fdiv_harness_n u_except.infa_f_r| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#94| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\qnan_r_a"], "smtname": 95, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.qnan_r_a 1
; yosys-smt2-wire u_except.qnan_r_a 1
(define-fun |fdiv_harness_n u_except.qnan_r_a| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#95| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\snan_r_a"], "smtname": 96, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.snan_r_a 1
; yosys-smt2-wire u_except.snan_r_a 1
(define-fun |fdiv_harness_n u_except.snan_r_a| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#96| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\expb_ff"], "smtname": 97, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.expb_ff 1
; yosys-smt2-wire u_except.expb_ff 1
(define-fun |fdiv_harness_n u_except.expb_ff| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#97| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\infb_f_r"], "smtname": 98, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.infb_f_r 1
; yosys-smt2-wire u_except.infb_f_r 1
(define-fun |fdiv_harness_n u_except.infb_f_r| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#98| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\qnan_r_b"], "smtname": 99, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.qnan_r_b 1
; yosys-smt2-wire u_except.qnan_r_b 1
(define-fun |fdiv_harness_n u_except.qnan_r_b| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#99| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\snan_r_b"], "smtname": 100, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.snan_r_b 1
; yosys-smt2-wire u_except.snan_r_b 1
(define-fun |fdiv_harness_n u_except.snan_r_b| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#100| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\expa_00"], "smtname": 101, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.expa_00 1
; yosys-smt2-wire u_except.expa_00 1
(define-fun |fdiv_harness_n u_except.expa_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#101| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\expb_00"], "smtname": 102, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.expb_00 1
; yosys-smt2-wire u_except.expb_00 1
(define-fun |fdiv_harness_n u_except.expb_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#102| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\fracta_00"], "smtname": 103, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.fracta_00 1
; yosys-smt2-wire u_except.fracta_00 1
(define-fun |fdiv_harness_n u_except.fracta_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#103| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\u_except", "\\fractb_00"], "smtname": 104, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register u_except.fractb_00 1
; yosys-smt2-wire u_except.fractb_00 1
(define-fun |fdiv_harness_n u_except.fractb_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#104| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\done_slow_reg"], "smtname": 105, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-wire done_slow 1
(define-fun |fdiv_harness_n done_slow| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#105| state)) #b1))
; yosys-smt2-register done_slow_reg 1
; yosys-smt2-wire done_slow_reg 1
(define-fun |fdiv_harness_n done_slow_reg| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#105| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\slow_path_counter"], "smtname": 106, "smtoffset": 0, "type": "reg", "width": 6}
; yosys-smt2-register slow_path_counter 6
; yosys-smt2-wire slow_path_counter 6
(define-fun |fdiv_harness_n slow_path_counter| ((state |fdiv_harness_s|)) (_ BitVec 6) (|fdiv_harness#106| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\opb_00_r2"], "smtname": 107, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-wire done_fast 1
(define-fun |fdiv_harness_n done_fast| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#107| state)) #b1))
; yosys-smt2-register opb_00_r2 1
; yosys-smt2-wire opb_00_r2 1
(define-fun |fdiv_harness_n opb_00_r2| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#107| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\opb_00_r1"], "smtname": 108, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register opb_00_r1 1
; yosys-smt2-wire opb_00_r1 1
(define-fun |fdiv_harness_n opb_00_r1| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#108| state)) #b1))
; yosys-smt2-register opb_r 32
; yosys-smt2-wire opb_r 32
(define-fun |fdiv_harness_n opb_r| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#3| state))
; yosys-smt2-register opa_r 32
; yosys-smt2-wire opa_r 32
(define-fun |fdiv_harness_n opa_r| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#1| state))
; yosys-smt2-wire rem 50
(define-fun |fdiv_harness_n rem| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#6| state))
; yosys-smt2-wire quo 50
(define-fun |fdiv_harness_n quo| ((state |fdiv_harness_s|)) (_ BitVec 50) (|fdiv_harness#5| state))
; yosys-smt2-wire fractb_mul 24
(define-fun |fdiv_harness_n fractb_mul| ((state |fdiv_harness_s|)) (_ BitVec 24) (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state))))
; yosys-smt2-wire fracta_mul 24
(define-fun |fdiv_harness_n fracta_mul| ((state |fdiv_harness_s|)) (_ BitVec 24) (concat (ite (|fdiv_harness#2| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#1| state))))
; yosys-smt2-wire opb_00 1
(define-fun |fdiv_harness_n opb_00| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#88| state)) #b1))
(define-fun |fdiv_harness#109| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#107| state) (|fdiv_harness#105| state))) ; $or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/test_harness.v:112$178_Y
; yosys-smt2-output done 1
; yosys-smt2-wire done 1
(define-fun |fdiv_harness_n done| ((state |fdiv_harness_s|)) Bool (= ((_ extract 0 0) (|fdiv_harness#109| state)) #b1))
; yosys-smt2-input opb 32
; yosys-smt2-wire opb 32
; yosys-smt2-witness {"offset": 0, "path": ["\\opb"], "smtname": "opb", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |fdiv_harness_n opb| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#110| state))
; yosys-smt2-input opa 32
; yosys-smt2-wire opa 32
; yosys-smt2-witness {"offset": 0, "path": ["\\opa"], "smtname": "opa", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |fdiv_harness_n opa| ((state |fdiv_harness_s|)) (_ BitVec 32) (|fdiv_harness#111| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |fdiv_harness_n clk| ((state |fdiv_harness_s|)) Bool (|fdiv_harness#0| state))
(define-fun |fdiv_harness#112| ((state |fdiv_harness_s|)) (_ BitVec 32) (bvadd (concat #b00000000000000000000000000 (|fdiv_harness#106| state)) #b00000000000000000000000000000001)) ; $add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/test_harness.v:102$177_Y
(define-fun |fdiv_harness#113| ((state |fdiv_harness_s|)) Bool (= (|fdiv_harness#106| state) #b011110)) ; $eq$verilog_benchmarks/iodine-benchmarks/fpu/verilog/test_harness.v:97$176_Y
(define-fun |fdiv_harness#114| ((state |fdiv_harness_s|)) (_ BitVec 6) (ite (|fdiv_harness#113| state) #b000000 ((_ extract 5 0) (|fdiv_harness#112| state)))) ; $procmux$284_Y
(define-fun |fdiv_harness#115| ((state |fdiv_harness_s|)) (_ BitVec 6) (ite (= ((_ extract 0 0) (|fdiv_harness#88| state)) #b1) #b000000 (|fdiv_harness#114| state))) ; $procmux$286_Y
(define-fun |fdiv_harness#116| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (|fdiv_harness#113| state) #b1 #b0)) ; $procmux$290_Y
(define-fun |fdiv_harness#117| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|fdiv_harness#88| state)) #b1) #b0 (|fdiv_harness#116| state))) ; $procmux$292_Y
(define-fun |fdiv_harness#118| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#3| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:157$59_Y
(define-fun |fdiv_harness#119| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#118| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:157$60_Y
(define-fun |fdiv_harness#120| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:154$56_Y
(define-fun |fdiv_harness#121| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#120| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:154$57_Y
(define-fun |fdiv_harness#122| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 23) (|fdiv_harness#3| state)) #b00000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:151$53_Y
(define-fun |fdiv_harness#123| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#122| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:151$54_Y
(define-fun |fdiv_harness#124| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 30 23) (|fdiv_harness#1| state)) #b00000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:148$50_Y
(define-fun |fdiv_harness#125| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#124| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:148$51_Y
(define-fun |fdiv_harness#126| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 22 22) (|fdiv_harness#3| state)) #b1) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:121$18_Y
(define-fun |fdiv_harness#127| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 21 0) (|fdiv_harness#3| state)) #b0000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:121$19_Y
(define-fun |fdiv_harness#128| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#126| state) #b1 #b0) (ite (|fdiv_harness#127| state) #b1 #b0))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:121$20_Y
(define-fun |fdiv_harness#129| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#3| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:109$9_Y
(define-fun |fdiv_harness#130| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#129| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:109$10_Y
(define-fun |fdiv_harness#131| ((state |fdiv_harness_s|)) Bool (= ((_ extract 30 23) (|fdiv_harness#3| state)) #b11111111)) ; $flatten\u_except.$reduce_and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:103$4_Y
(define-fun |fdiv_harness#132| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 22 22) (|fdiv_harness#1| state)) #b1) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:115$13_Y
(define-fun |fdiv_harness#133| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 21 0) (|fdiv_harness#1| state)) #b0000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:115$14_Y
(define-fun |fdiv_harness#134| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#132| state) #b1 #b0) (ite (|fdiv_harness#133| state) #b1 #b0))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:115$15_Y
(define-fun |fdiv_harness#135| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:106$6_Y
(define-fun |fdiv_harness#136| ((state |fdiv_harness_s|)) Bool (not (or  (|fdiv_harness#135| state) false))) ; $flatten\u_except.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:106$7_Y
(define-fun |fdiv_harness#137| ((state |fdiv_harness_s|)) Bool (= ((_ extract 30 23) (|fdiv_harness#1| state)) #b11111111)) ; $flatten\u_except.$reduce_and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:100$2_Y
(define-fun |fdiv_harness#138| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#97| state) (|fdiv_harness#98| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:145$48_Y
(define-fun |fdiv_harness#139| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#93| state) (|fdiv_harness#94| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:142$46_Y
(define-fun |fdiv_harness#140| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#102| state) (|fdiv_harness#104| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:163$64_Y
(define-fun |fdiv_harness#141| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#101| state) (|fdiv_harness#103| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:160$62_Y
(define-fun |fdiv_harness#142| ((state |fdiv_harness_s|)) Bool (= ((_ extract 30 23) (|fdiv_harness#3| state)) #b11111111)) ; $flatten\u_except.$reduce_and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:139$42_Y
(define-fun |fdiv_harness#143| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#3| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:139$43_Y
(define-fun |fdiv_harness#144| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#142| state) #b1 #b0) (ite (|fdiv_harness#143| state) #b1 #b0))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:139$44_Y
(define-fun |fdiv_harness#145| ((state |fdiv_harness_s|)) Bool (= ((_ extract 30 23) (|fdiv_harness#1| state)) #b11111111)) ; $flatten\u_except.$reduce_and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:136$38_Y
(define-fun |fdiv_harness#146| ((state |fdiv_harness_s|)) Bool (distinct ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000)) ; $flatten\u_except.$reduce_or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:136$39_Y
(define-fun |fdiv_harness#147| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#145| state) #b1 #b0) (ite (|fdiv_harness#146| state) #b1 #b0))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:136$40_Y
(define-fun |fdiv_harness#148| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#93| state) (|fdiv_harness#96| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:133$34_Y
(define-fun |fdiv_harness#149| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#97| state) (|fdiv_harness#100| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:133$35_Y
(define-fun |fdiv_harness#150| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#148| state) (|fdiv_harness#149| state))) ; $flatten\u_except.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:133$36_Y
(define-fun |fdiv_harness#151| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#93| state) (|fdiv_harness#95| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:130$30_Y
(define-fun |fdiv_harness#152| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#97| state) (|fdiv_harness#99| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:130$31_Y
(define-fun |fdiv_harness#153| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#151| state) (|fdiv_harness#152| state))) ; $flatten\u_except.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:130$32_Y
(define-fun |fdiv_harness#154| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#93| state) (|fdiv_harness#94| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:124$22_Y
(define-fun |fdiv_harness#155| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#97| state) (|fdiv_harness#98| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:124$23_Y
(define-fun |fdiv_harness#156| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#154| state) (|fdiv_harness#155| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:124$24_Y
(define-fun |fdiv_harness#157| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#93| state) (|fdiv_harness#94| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:127$26_Y
(define-fun |fdiv_harness#158| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (|fdiv_harness#97| state) (|fdiv_harness#98| state))) ; $flatten\u_except.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:127$27_Y
(define-fun |fdiv_harness#159| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvor (|fdiv_harness#157| state) (|fdiv_harness#158| state))) ; $flatten\u_except.$or$verilog_benchmarks/iodine-benchmarks/fpu/verilog/except.v:127$28_Y
(define-fun |fdiv_harness#160| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (concat #b0000000000000000 (|fdiv_harness#9| state)) (concat #b0000000000000000000000 (|fdiv_harness#13| state)))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$68_Y
(define-fun |fdiv_harness#161| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#160| state) (|fdiv_harness#16| state))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$69_Y
(define-fun |fdiv_harness#162| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#161| state) (|fdiv_harness#17| state))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$70_Y
(define-fun |fdiv_harness#163| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#162| state) (concat #b00000000000000000000000 (|fdiv_harness#12| state)))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$71_Y
(define-fun |fdiv_harness#164| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#163| state) (concat #b00000000000000000000000 (|fdiv_harness#10| state)))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$72_Y
(define-fun |fdiv_harness#165| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#164| state) (concat #b00000000000000000000000 (|fdiv_harness#11| state)))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$73_Y
(define-fun |fdiv_harness#166| ((state |fdiv_harness_s|)) (_ BitVec 24) (bvadd (|fdiv_harness#165| state) (concat #b000000000000000000000 (|fdiv_harness#14| state)))) ; $flatten\u_prenorm.$add$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:69$74_Y
(define-fun |fdiv_harness#167| ((state |fdiv_harness_s|)) Bool (bvugt (|fdiv_harness#24| state) #b101111110)) ; $flatten\u_prenorm.$gt$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:182$154_Y
(define-fun |fdiv_harness#168| ((state |fdiv_harness_s|)) Bool (not (or  (= ((_ extract 30 30) (|fdiv_harness#1| state)) #b1) false))) ; $flatten\u_prenorm.$logic_not$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:182$152_Y
(define-fun |fdiv_harness#169| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand (ite (|fdiv_harness#40| state) #b1 #b0) (ite (|fdiv_harness#168| state) #b1 #b0))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:182$153_Y
(define-fun |fdiv_harness#170| ((state |fdiv_harness_s|)) (_ BitVec 1) (ite (|fdiv_harness#23| state) (|fdiv_harness#169| state) (ite (|fdiv_harness#167| state) #b1 #b0))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:182$155_Y
(define-fun |fdiv_harness#171| ((state |fdiv_harness_s|)) (_ BitVec 1) (bvand ((_ extract 31 31) (|fdiv_harness#1| state)) ((_ extract 31 31) (|fdiv_harness#3| state)))) ; $flatten\u_prenorm.$and$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:204$159_Y
(define-fun |fdiv_harness#172| ((state |fdiv_harness_s|)) (_ BitVec 8) (ite (|fdiv_harness#23| state) (|fdiv_harness#80| state) (|fdiv_harness#76| state))) ; $flatten\u_prenorm.$ternary$verilog_benchmarks/iodine-benchmarks/fpu/verilog/pre_norm_fmul.v:151$104_Y
(define-fun |fdiv_harness#173| ((state |fdiv_harness_s|)) (_ BitVec 50) (bvurem (concat (ite (|fdiv_harness#2| state) #b1 #b0) (concat ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000000)) (concat #b00000000000000000000000000 (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state)))))) ; $flatten\u_divider.$mod$verilog_benchmarks/iodine-benchmarks/fpu/verilog/primitives.v:103$170_Y
(define-fun |fdiv_harness#174| ((state |fdiv_harness_s|)) (_ BitVec 50) (bvudiv (concat (ite (|fdiv_harness#2| state) #b1 #b0) (concat ((_ extract 22 0) (|fdiv_harness#1| state)) #b00000000000000000000000000)) (concat #b00000000000000000000000000 (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state)))))) ; $flatten\u_divider.$div$verilog_benchmarks/iodine-benchmarks/fpu/verilog/primitives.v:97$167_Y
(define-fun |fdiv_harness_a| ((state |fdiv_harness_s|)) Bool true)
(define-fun |fdiv_harness_u| ((state |fdiv_harness_s|)) Bool true)
(define-fun |fdiv_harness_i| ((state |fdiv_harness_s|)) Bool true)
(define-fun |fdiv_harness_h| ((state |fdiv_harness_s|)) Bool true)
(define-fun |fdiv_harness_t| ((state |fdiv_harness_s|) (next_state |fdiv_harness_s|)) Bool (and
  (= (|fdiv_harness#88| state) (|fdiv_harness#108| next_state)) ; $procdff$300 \opb_00_r1
  (= (|fdiv_harness#108| state) (|fdiv_harness#107| next_state)) ; $procdff$301 \opb_00_r2
  (= (|fdiv_harness#115| state) (|fdiv_harness#106| next_state)) ; $procdff$298 \slow_path_counter
  (= (|fdiv_harness#117| state) (|fdiv_harness#105| next_state)) ; $procdff$299 \done_slow_reg
  (= (ite (|fdiv_harness#119| state) #b1 #b0) (|fdiv_harness#104| next_state)) ; $flatten/u_except.$procdff$321 \u_except.fractb_00
  (= (ite (|fdiv_harness#121| state) #b1 #b0) (|fdiv_harness#103| next_state)) ; $flatten/u_except.$procdff$322 \u_except.fracta_00
  (= (ite (|fdiv_harness#123| state) #b1 #b0) (|fdiv_harness#102| next_state)) ; $flatten/u_except.$procdff$323 \u_except.expb_00
  (= (ite (|fdiv_harness#125| state) #b1 #b0) (|fdiv_harness#101| next_state)) ; $flatten/u_except.$procdff$324 \u_except.expa_00
  (= (|fdiv_harness#128| state) (|fdiv_harness#100| next_state)) ; $flatten/u_except.$procdff$333 \u_except.snan_r_b
  (= ((_ extract 22 22) (|fdiv_harness#3| state)) (|fdiv_harness#99| next_state)) ; $flatten/u_except.$procdff$334 \u_except.qnan_r_b
  (= (ite (|fdiv_harness#130| state) #b1 #b0) (|fdiv_harness#98| next_state)) ; $flatten/u_except.$procdff$337 \u_except.infb_f_r
  (= (ite (|fdiv_harness#131| state) #b1 #b0) (|fdiv_harness#97| next_state)) ; $flatten/u_except.$procdff$339 \u_except.expb_ff
  (= (|fdiv_harness#134| state) (|fdiv_harness#96| next_state)) ; $flatten/u_except.$procdff$335 \u_except.snan_r_a
  (= ((_ extract 22 22) (|fdiv_harness#1| state)) (|fdiv_harness#95| next_state)) ; $flatten/u_except.$procdff$336 \u_except.qnan_r_a
  (= (ite (|fdiv_harness#136| state) #b1 #b0) (|fdiv_harness#94| next_state)) ; $flatten/u_except.$procdff$338 \u_except.infa_f_r
  (= (ite (|fdiv_harness#137| state) #b1 #b0) (|fdiv_harness#93| next_state)) ; $flatten/u_except.$procdff$340 \u_except.expa_ff
  (= (|fdiv_harness#102| state) (|fdiv_harness#92| next_state)) ; $flatten/u_except.$procdff$317 \u_except.opb_dn
  (= (|fdiv_harness#101| state) (|fdiv_harness#91| next_state)) ; $flatten/u_except.$procdff$318 \u_except.opa_dn
  (= (|fdiv_harness#138| state) (|fdiv_harness#90| next_state)) ; $flatten/u_except.$procdff$325 \u_except.opb_inf
  (= (|fdiv_harness#139| state) (|fdiv_harness#89| next_state)) ; $flatten/u_except.$procdff$326 \u_except.opa_inf
  (= (|fdiv_harness#140| state) (|fdiv_harness#88| next_state)) ; $flatten/u_except.$procdff$319 \u_except.opb_00
  (= (|fdiv_harness#141| state) (|fdiv_harness#87| next_state)) ; $flatten/u_except.$procdff$320 \u_except.opa_00
  (= (|fdiv_harness#144| state) (|fdiv_harness#86| next_state)) ; $flatten/u_except.$procdff$327 \u_except.opb_nan
  (= (|fdiv_harness#147| state) (|fdiv_harness#85| next_state)) ; $flatten/u_except.$procdff$328 \u_except.opa_nan
  (= (|fdiv_harness#150| state) (|fdiv_harness#84| next_state)) ; $flatten/u_except.$procdff$329 \u_except.snan
  (= (|fdiv_harness#153| state) (|fdiv_harness#83| next_state)) ; $flatten/u_except.$procdff$330 \u_except.qnan
  (= (|fdiv_harness#156| state) (|fdiv_harness#82| next_state)) ; $flatten/u_except.$procdff$332 \u_except.ind
  (= (|fdiv_harness#159| state) (|fdiv_harness#81| next_state)) ; $flatten/u_except.$procdff$331 \u_except.inf
  (= (concat (ite (|fdiv_harness#4| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#3| state))) (|fdiv_harness#17| next_state)) ; $flatten/u_prenorm.$procdff$314 \u_prenorm.rewrite_fractb
  (= (concat (ite (|fdiv_harness#2| state) #b1 #b0) ((_ extract 22 0) (|fdiv_harness#1| state))) (|fdiv_harness#16| next_state)) ; $flatten/u_prenorm.$procdff$315 \u_prenorm.rewrite_fracta
  (= ((_ extract 0 0) (|fdiv_harness#166| state)) (|fdiv_harness#15| next_state)) ; $flatten/u_prenorm.$procdff$316 \u_prenorm.foo_u2
  (= (concat (|fdiv_harness#73| state) (concat (|fdiv_harness#70| state) (|fdiv_harness#63| state))) (|fdiv_harness#14| next_state)) ; $flatten/u_prenorm.$procdff$311 \u_prenorm.underflow
  (= (concat (|fdiv_harness#38| state) (|fdiv_harness#32| state)) (|fdiv_harness#13| next_state)) ; $flatten/u_prenorm.$procdff$312 \u_prenorm.exp_ovf
  (= (|fdiv_harness#170| state) (|fdiv_harness#12| next_state)) ; $flatten/u_prenorm.$procdff$310 \u_prenorm.inf
  (= (|fdiv_harness#171| state) (|fdiv_harness#11| next_state)) ; $flatten/u_prenorm.$procdff$308 \u_prenorm.sign_exe
  (= (|fdiv_harness#20| state) (|fdiv_harness#10| next_state)) ; $flatten/u_prenorm.$procdff$309 \u_prenorm.sign
  (= (|fdiv_harness#172| state) (|fdiv_harness#9| next_state)) ; $flatten/u_prenorm.$procdff$313 \u_prenorm.exp_out
  (= (|fdiv_harness#173| state) (|fdiv_harness#8| next_state)) ; $flatten/u_divider.$procdff$305 \u_divider.remainder
  (= (|fdiv_harness#174| state) (|fdiv_harness#7| next_state)) ; $flatten/u_divider.$procdff$307 \u_divider.quo1
  (= (|fdiv_harness#8| state) (|fdiv_harness#6| next_state)) ; $flatten/u_divider.$procdff$304 \u_divider.rem
  (= (|fdiv_harness#7| state) (|fdiv_harness#5| next_state)) ; $flatten/u_divider.$procdff$306 \u_divider.quo
  (= (|fdiv_harness#110| state) (|fdiv_harness#3| next_state)) ; $procdff$303 \opb_r
  (= (|fdiv_harness#111| state) (|fdiv_harness#1| next_state)) ; $procdff$302 \opa_r
)) ; end of module fdiv_harness
; yosys-smt2-topmod fdiv_harness
; end of yosys output
