% chktex-file 44
\section{Interfaces}

\subsection{Apb3 Interface}
The \textbf{Apb3 Interface} is a regular Apb3 Slave Interface. All signals supoported are shown below in 
Table~\ref{table:interface}. The width of several ports is controlled 
by the following input parameters:

\begin{itemize}[noitemsep]
  \item \textit{PDATA_WIDTH} is the width of PWDATA and PRDATA in bits
  \item \textit{PADDR_WIDTH} is the width of PADDR in bits
\end{itemize}
 
\renewcommand*{\arraystretch}{1.4}
\begin{longtable}[H]{
  | p{0.20\textwidth}
  | p{0.20\textwidth}
  | p{0.12\textwidth}
  | p{0.43\textwidth} |
  }
  \hline
  \textbf{Port Name} &   
  \textbf{Width} &   
  \textbf{Direction} &   
  \textbf{Description} \\ \hline \hline

  PCLK &       
  1 &       
  Input &       
  Positive edge clock \\ \hline

  PRESETN &       
  1 &       
  Input &       
  Active low reset \\ \hline

  PSEL &       
  1 & 
  Input &       
  Indicates slave is selected and a data transfer is required \\ \hline

  PENABLE &        
  1 & 
  Input &       
  Indicates second cycle of Apb transfer \\ \hline

  PWRITE &        
  1 & 
  Input &       
  Indicates write access when HIGH and read access when LOW\\ \hline

  PADDR &      
  \textit{PADDR_WIDTH} & 
  Input &     
  Address bus \\ \hline

  PWDATA &      
  \textit{PDATA_WIDTH} & 
  Input &     
  Write data bus driven when PWRITE is HIGH\\ \hline

  PRDATA &      
  \textit{PDATA_WIDTH} & 
  Output &     
  Read data bus driven when PWRITE is LOW\\ \hline
 
  PREADY &        
  1 & 
  Output &       
  Transfer ready \\ \hline

  PSLVERR &        
  1 & 
  Output &       
  Transfer error \\ \hline

  \caption{Interface Descriptions}\label{table:interface}
\end{longtable}
