# comp300-fa21-p4

Build, test and document a hardware peripheral multiplexed 7-segment display on a Verilog RISC-V processor.  Demonstrate the operation of the peripheral with a simple up/down timer. 

Report due Tuesday, 30-Nov 11:59 PM  
