# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorInterruptTestbench/processorInterruptTestbench.mdo}
# Loading project processorInterruptTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:44 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 17:26:44 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:44 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 17:26:44 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:44 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 17:26:45 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:45 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# ** Warning: C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(24): (vlog-2697) MSB 14 of part-select into 'U5' is out of bounds.
# 
# Top level modules:
# 	aluAMux
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v 
# -- Compiling module processorCoreInterruptTests
# 
# Top level modules:
# 	processorCoreInterruptTests
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/core_tf.v 
# -- Compiling module core_tf
# 
# Top level modules:
# 	core_tf
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:46 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 17:26:46 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:47 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:26:47 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:26:47 on Nov 02,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:26:47 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInterruptTests 
# Start time: 17:26:47 on Nov 02,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreInterruptTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# .main_pane.wave.interior.cs.body.pw.wf
# LOAD    [T=   455000] 0001 R01, 0100
# [T=456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000000000 != actual 1111111111111110
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 1111111111111110
add wave -position 8  sim:/processorCoreInterruptTests/testInstance/programCounterInst/PC_A
add wave -position 9  sim:/processorCoreInterruptTests/testInstance/programCounterInst/PC_A_NEXT
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# [T=456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000000000 != actual 1111111111111110
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 1111111111111110
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000000110 != actual 0000000000000000
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000001000 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001010 != actual 0000000000000000
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000001100 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000000
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000010000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {0108} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001000 != actual 0000000000000000
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010a} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000010
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000010
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000000110 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000001000 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001010 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000001100 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000000001110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000010000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {0108} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001000 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010a} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000000
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000000
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000000
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000000
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position end  sim:/processorCoreInterruptTests/testInstance/loadStoreGroupDecoderInst/ADDR_BUSX
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000000
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000000
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000000
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000000
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]

# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position end  sim:/processorCoreInterruptTests/testInstance/opxMultiplexerInst/ADDR_BUSX
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position 10  sim:/processorCoreInterruptTests/testInstance/programCounterInst/HERE
restart
add wave -position 10  sim:/processorCoreInterruptTests/testInstance/programCounterInst/HERE
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position 10  sim:/processorCoreInterruptTests/testInstance/programCounterInst/HERE
add wave -position 10  sim:/processorCoreInterruptTests/testInstance/programCounterInst/PC_HEREX
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=805000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000000000010 != actual 0000000000000000
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000000
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000000
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000000
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Warning in wave window restart: (vish-4014) No objects found matching '/processorCoreInterruptTests/testInstance/programCounterInst/PC_HEREX'. 
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000100
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000100
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000100
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position 11  sim:/processorCoreInterruptTests/testInstance/programCounterInst/PC_BASEX
add wave -position 12  sim:/processorCoreInterruptTests/testInstance/programCounterInst/PC_OFFSETX
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000100
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000100
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000100
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position 13  sim:/processorCoreInterruptTests/testInstance/loadStoreGroupDecoderInst/PC_OFFSETX
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000100
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000100
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000100
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
add wave -position 14  sim:/processorCoreInterruptTests/testInstance/opxMultiplexerInst/PC_OFFSETX_R
restart
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000000
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 0000000000000010
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 0000000000000100
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 0000000000000010
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 0000000000000100
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000000000010
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000000000100
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000000000010
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000100
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000000000110
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# LOAD    [T=   455000] 0001 R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# LOAD    [T=  1255000] 0002 R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 1000000000000001
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 1000000000000011
# LOAD    [T=  1655000] 0003 R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 1000000000000101
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 1000000000000111
# LOAD    [T=  2055000] 0004 R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 1000000000001001
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 1000000000001011
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 1000000000001101
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000001111
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000010001
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
#    1 LOAD    [T=   455000] R01, 0100
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
#    2 LOAD    [T=  1255000] R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 1000000000000001
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 1000000000000011
#    3 LOAD    [T=  1655000] R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 1000000000000101
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 1000000000000111
#    4 LOAD    [T=  2055000] R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 1000000000001001
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 1000000000001011
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 1000000000001101
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000001111
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000010001
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
#    1 LOAD    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE  [T=   655000]
#    1 COMMIT   [T=   755000]
#    2 LOAD    [T=  1255000] R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000000 != actual 1000000000000001
#    2 DECODE  [T=  1355000]
#    2 EXECUTE  [T=  1455000]
#    2 COMMIT   [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000010 != actual 1000000000000011
#    3 LOAD    [T=  1655000] R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000100 != actual 1000000000000101
#    3 DECODE  [T=  1755000]
#    3 EXECUTE  [T=  1855000]
#    3 COMMIT   [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100000110 != actual 1000000000000111
#    4 LOAD    [T=  2055000] R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 1000000000001001
#    4 DECODE  [T=  2155000]
#    4 EXECUTE  [T=  2255000]
#    4 COMMIT   [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 1000000000001011
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 1000000000001101
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000001111
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 1000000000001111
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 1000000000010001
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
#    1 LOAD    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
#    2 LOAD    [T=  1255000] R08, 0000
#    2 DECODE  [T=  1355000]
#    2 EXECUTE [T=  1455000]
#    2 COMMIT  [T=  1555000]
#    3 LOAD    [T=  1655000] R09, 0001
#    3 DECODE  [T=  1755000]
#    3 EXECUTE [T=  1855000]
#    3 COMMIT  [T=  1955000]
#    4 LOAD    [T=  2055000] R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100000110 != actual 0000000100001000
#    4 DECODE  [T=  2155000]
#    4 EXECUTE [T=  2255000]
#    4 COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 00000000000000000000000100001000 != actual 0000000100001010
# FETCH   [T=  2455000]    7 {010a} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001010 != actual 0000000100001100
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010c} :: {9080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000100001110
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000100001110
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000100001110
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {010c} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001100 != actual 0000000100010000
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
#    1 LOAD    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
#    2 LOAD    [T=  1255000] R08, 0000
#    2 DECODE  [T=  1355000]
#    2 EXECUTE [T=  1455000]
#    2 COMMIT  [T=  1555000]
#    3 LOAD    [T=  1655000] R09, 0001
#    3 DECODE  [T=  1755000]
#    3 EXECUTE [T=  1855000]
#    3 COMMIT  [T=  1955000]
#    4 LOAD    [T=  2055000] R00, 000a
#    4 DECODE  [T=  2155000]
#    4 EXECUTE [T=  2255000]
#    4 COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    7 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    8 {010e} :: {9080} ST (R0),RA
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000100001110
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000100001110
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000001 != actual xxxxxxxxxxxxxxxx
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  3255000]    9 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]   10 {0004} :: {9080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000000001010 != actual 0000000000000100
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0000000000000010 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T=  3955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
#    1 LOAD    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
#    3 LOAD    [T=  1255000] R08, 0000
#    3 DECODE  [T=  1355000]
#    3 EXECUTE [T=  1455000]
#    3 COMMIT  [T=  1555000]
#    4 LOAD    [T=  1655000] R09, 0001
#    4 DECODE  [T=  1755000]
#    4 EXECUTE [T=  1855000]
#    4 COMMIT  [T=  1955000]
#    5 LOAD    [T=  2055000] R00, 000a
#    5 DECODE  [T=  2155000]
#    5 EXECUTE [T=  2255000]
#    5 COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {010e} :: {5080} ST (R0),RA
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0004} :: {5080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
run 10us
# FETCH   [T=  4055000]   10 {0006} :: {0400} RETI
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {010e} :: {5080} ST (R0),RA
# [T=4456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100001110 != actual 0000000100010010
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0110} :: {c489} ADD RA,RB
# [T=4856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100010000 != actual 0000000100010100
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0112} :: {c489} ADD RA,RB
# [T=5256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100010010 != actual 0000000100010110
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {0114} :: {c489} ADD RA,RB
# [T=5656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100010100 != actual 0000000100011000
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {0116} :: {5080} ST (R0),RA
# [T=6056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100010110 != actual 0000000100011010
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {0118} :: {c489} ADD RA,RB
# [T=6456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100011000 != actual 0000000100011100
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {011a} :: {5080} ST (R0),RA
# [T=6856000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100011010 != actual 0000000100011110
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {011c} :: {0200} EI
# [T=7256000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100011100 != actual 0000000100100000
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# [T=7605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000100011100 != actual 0000000100100000
# FETCH   [T=  7655000]   19 {011e} :: {c489} ADD RA,RB
# [T=7656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100011110 != actual 0000000100100010
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0120} :: {c489} ADD RA,RB
# [T=8056000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100000 != actual 0000000100100100
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0122} :: {c489} ADD RA,RB
# [T=8456000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100010 != actual 0000000100100110
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {0008} :: {5080} ST (R0),RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {000a} :: {0400} RETI
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {0124} :: {5080} ST (R0),RA
# [T=9656000] FAILED in processorCoreInterruptTests: ADDR expected 0000000100100100 != actual 0000000100101000
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 20 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
#    1 LOAD    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
#    3 LOAD    [T=  1255000] R08, 0000
#    3 DECODE  [T=  1355000]
#    3 EXECUTE [T=  1455000]
#    3 COMMIT  [T=  1555000]
#    4 LOAD    [T=  1655000] R09, 0001
#    4 DECODE  [T=  1755000]
#    4 EXECUTE [T=  1855000]
#    4 COMMIT  [T=  1955000]
#    5 LOAD    [T=  2055000] R00, 000a
#    5 DECODE  [T=  2155000]
#    5 EXECUTE [T=  2255000]
#    5 COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {010c} :: {c489} ADD RA,RB
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {010e} :: {5080} ST (R0),RA
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {0110} :: {c489} ADD RA,RB
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0004} :: {5080} ST (R0),RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0006} :: {0400} RETI
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0112} :: {5080} ST (R0),RA
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0114} :: {c489} ADD RA,RB
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0116} :: {c489} ADD RA,RB
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {0118} :: {c489} ADD RA,RB
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {011a} :: {5080} ST (R0),RA
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {011c} :: {c489} ADD RA,RB
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {011e} :: {5080} ST (R0),RA
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0120} :: {0200} EI
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# [T=7605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0000000100011100 != actual 0000000100100000
# FETCH   [T=  7655000]   19 {0122} :: {c489} ADD RA,RB
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0124} :: {c489} ADD RA,RB
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0126} :: {c489} ADD RA,RB
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {0008} :: {5080} ST (R0),RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {000a} :: {0400} RETI
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {0128} :: {5080} ST (R0),RA
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Duncan/git/ForthCPU/processorCore/test/processorInterruptTestbench/wave.do
# End time: 18:29:35 on Nov 02,2023, Elapsed time: 1:02:48
# Errors: 0, Warnings: 1
