\hypertarget{classtb__io__ctrl_1_1sim}{}\section{sim Architecture Reference}
\label{classtb__io__ctrl_1_1sim}\index{sim@{sim}}


IO Control Unit Testbench Architecture S\+IM.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}{p\+\_\+clk}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em IO Control Unit Testbench Architecture S\+IM. \end{DoxyCompactList}\item 
\hyperlink{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}{run}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em IO Control Unit Testbench Architecture S\+IM. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}{io\+\_\+ctrl}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}{dig0\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}{dig1\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}{dig2\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}{dig3\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}{led\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}{sw\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}{pb\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}{ss\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}{led\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}{swsync\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}{pbsync\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}{i\+\_\+io\+\_\+ctrl}  {\bfseries io\+\_\+ctrl}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}
IO Control Unit Testbench Architecture S\+IM. 

The IO Control unit is part of the calculator project. 

\subsection{Member Function Documentation}
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}\label{classtb__io__ctrl_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!p\+\_\+clk@{p\+\_\+clk}}
\index{p\+\_\+clk@{p\+\_\+clk}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{p\+\_\+clk()}{p\_clk()}}
{\footnotesize\ttfamily p\+\_\+clk (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



IO Control Unit Testbench Architecture S\+IM. 

Process to generate 100\+M\+Hz clock \mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}\label{classtb__io__ctrl_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!run@{run}}
\index{run@{run}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{run()}{run()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} run ( ) \hspace{0.3cm}{\ttfamily [Process]}}



IO Control Unit Testbench Architecture S\+IM. 

Process to generate misc. stimuli 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}\label{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!clk\+\_\+i@{clk\+\_\+i}}
\index{clk\+\_\+i@{clk\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{clk\+\_\+i}{clk\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}\label{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!dig0\+\_\+i@{dig0\+\_\+i}}
\index{dig0\+\_\+i@{dig0\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{dig0\+\_\+i}{dig0\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a86f89d036a0d85bd49bf94aa4240b666}{dig0\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}\label{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!dig1\+\_\+i@{dig1\+\_\+i}}
\index{dig1\+\_\+i@{dig1\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{dig1\+\_\+i}{dig1\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_ac9c16ee91582299f4c4ca7c7743f60b7}{dig1\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}\label{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!dig2\+\_\+i@{dig2\+\_\+i}}
\index{dig2\+\_\+i@{dig2\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{dig2\+\_\+i}{dig2\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a866223738046d8b372140903399f5f99}{dig2\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}\label{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!dig3\+\_\+i@{dig3\+\_\+i}}
\index{dig3\+\_\+i@{dig3\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{dig3\+\_\+i}{dig3\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a62b374242dd2a33e856ed8195871c886}{dig3\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}\label{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!i\+\_\+io\+\_\+ctrl@{i\+\_\+io\+\_\+ctrl}}
\index{i\+\_\+io\+\_\+ctrl@{i\+\_\+io\+\_\+ctrl}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{i\+\_\+io\+\_\+ctrl}{i\_io\_ctrl}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a27c0b00ffb215dedd3c56546e08ebc31}{i\+\_\+io\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{io\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{I\+E\+EE}{IEEE}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}\label{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!io\+\_\+ctrl@{io\+\_\+ctrl}}
\index{io\+\_\+ctrl@{io\+\_\+ctrl}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{io\+\_\+ctrl}{io\_ctrl}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a97c813578819a319bf5e8c6d53894fea}{io\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}\label{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!led\+\_\+i@{led\+\_\+i}}
\index{led\+\_\+i@{led\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{led\+\_\+i}{led\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a93e1288e182eb4b48802a6e60e1b607b}{led\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}\label{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!led\+\_\+o@{led\+\_\+o}}
\index{led\+\_\+o@{led\+\_\+o}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{led\+\_\+o}{led\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a932396b44f6caa1031851247b7bb022a}{led\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}\label{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!pb\+\_\+i@{pb\+\_\+i}}
\index{pb\+\_\+i@{pb\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{pb\+\_\+i}{pb\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_ae305e37b166ca4a64ccc2e0cb7557cbe}{pb\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}\label{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!pbsync\+\_\+o@{pbsync\+\_\+o}}
\index{pbsync\+\_\+o@{pbsync\+\_\+o}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{pbsync\+\_\+o}{pbsync\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a47817054e5c040044217f0d8d20adc72}{pbsync\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}\label{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!reset\+\_\+i@{reset\+\_\+i}}
\index{reset\+\_\+i@{reset\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{reset\+\_\+i}{reset\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}\label{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!ss\+\_\+o@{ss\+\_\+o}}
\index{ss\+\_\+o@{ss\+\_\+o}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{ss\+\_\+o}{ss\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_ab0b21dc4dda12e78f77faa985fda48d0}{ss\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}\label{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}}
\index{ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{ss\+\_\+sel\+\_\+o}{ss\_sel\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_ae2dd1c6fda7cb4a3d9df11cac49d5ba9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}\label{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}\label{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!sw\+\_\+i@{sw\+\_\+i}}
\index{sw\+\_\+i@{sw\+\_\+i}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{sw\+\_\+i}{sw\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a0b9dc2012189ff08c5be99a0b802e7bb}{sw\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}\label{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}} 
\index{tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}!swsync\+\_\+o@{swsync\+\_\+o}}
\index{swsync\+\_\+o@{swsync\+\_\+o}!tb\+\_\+io\+\_\+ctrl\+::sim@{tb\+\_\+io\+\_\+ctrl\+::sim}}
\subsubsection{\texorpdfstring{swsync\+\_\+o}{swsync\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__io__ctrl_1_1sim_a520bda20a1a041dd2480ab8773097342}{swsync\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
tb/\hyperlink{tb__io__ctrl__sim_8vhd}{tb\+\_\+io\+\_\+ctrl\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
