<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:6:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" ParentFunc="full_pipeline" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist VITIS_LOOP_9_3.i.load.9 VITIS_LOOP_9_3.i.load.15 VITIS_LOOP_9_3.i.load.22" OrigAccess-DebugLoc="isList Include/HLS.c:11:28 Include/HLS.c:11:28 Include/HLS.c:11:28" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:6:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" ParentFunc="full_pipeline" Length="3" Direction="read" AccessID="scevgep35seq" OrigID="islist VITIS_LOOP_9_3.i.load.37 VITIS_LOOP_9_3.i.load.43 VITIS_LOOP_9_3.i.load.49" OrigAccess-DebugLoc="isList Include/HLS.c:11:28 Include/HLS.c:11:28 Include/HLS.c:11:28" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:6:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" ParentFunc="full_pipeline" Length="3" Direction="read" AccessID="scevgep36seq" OrigID="islist VITIS_LOOP_9_3.i.load.64 VITIS_LOOP_9_3.i.load.70 VITIS_LOOP_9_3.i.load.76" OrigAccess-DebugLoc="isList Include/HLS.c:11:28 Include/HLS.c:11:28 Include/HLS.c:11:28" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:6:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="conv_out" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" ParentFunc="full_pipeline" Length="variable" Direction="write" AccessID="scevgep37seq" OrigID="VITIS_LOOP_9_3.i.store.83" OrigAccess-DebugLoc="Include/HLS.c:14:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:5:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="kernel" LoopLoc="Include/HLS.c:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="full_pipeline" Length="9" Direction="read" AccessID="kernel38seq" OrigID="islist VITIS_LOOP_9_3.lr.ph.i.load.11 VITIS_LOOP_9_3.lr.ph.i.load.12 VITIS_LOOP_9_3.lr.ph.i.load.13 VITIS_LOOP_9_3.lr.ph.i.load.14 VITIS_LOOP_9_3.lr.ph.i.load.15 VITIS_LOOP_9_3.lr.ph.i.load.16 VITIS_LOOP_9_3.lr.ph.i.load.18 VITIS_LOOP_9_3.lr.ph.i.load.19 VITIS_LOOP_9_3.lr.ph.i.load.20" OrigDirection="islist read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:21:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:21:26" LoopName="VITIS_LOOP_21_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep39seq" OrigID="islist VITIS_LOOP_24_3.i.load.10 VITIS_LOOP_24_3.i.load.19" OrigAccess-DebugLoc="isList Include/HLS.c:26:31 Include/HLS.c:26:31" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:21:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:21:26" LoopName="VITIS_LOOP_21_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep40seq" OrigID="islist VITIS_LOOP_24_3.i.load.31 VITIS_LOOP_24_3.i.load.39" OrigAccess-DebugLoc="isList Include/HLS.c:26:31 Include/HLS.c:26:31" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:21:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="max_out" LoopLoc="Include/HLS.c:21:26" LoopName="VITIS_LOOP_21_2" ParentFunc="full_pipeline" Length="variable" Direction="write" AccessID="scevgep41seq" OrigID="VITIS_LOOP_24_3.i.store.46" OrigAccess-DebugLoc="Include/HLS.c:30:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:37:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:37:26" LoopName="VITIS_LOOP_37_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep42seq" OrigID="islist VITIS_LOOP_40_3.i.load.10 VITIS_LOOP_40_3.i.load.19" OrigAccess-DebugLoc="isList Include/HLS.c:42:31 Include/HLS.c:42:31" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:37:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:37:26" LoopName="VITIS_LOOP_37_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep43seq" OrigID="islist VITIS_LOOP_40_3.i.load.31 VITIS_LOOP_40_3.i.load.39" OrigAccess-DebugLoc="isList Include/HLS.c:42:31 Include/HLS.c:42:31" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:37:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="min_out" LoopLoc="Include/HLS.c:37:26" LoopName="VITIS_LOOP_37_2" ParentFunc="full_pipeline" Length="variable" Direction="write" AccessID="scevgep44seq" OrigID="VITIS_LOOP_40_3.i.store.46" OrigAccess-DebugLoc="Include/HLS.c:46:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:53:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:53:26" LoopName="VITIS_LOOP_53_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep45seq" OrigID="islist VITIS_LOOP_56_3.i.load.10 VITIS_LOOP_56_3.i.load.15" OrigAccess-DebugLoc="isList Include/HLS.c:58:28 Include/HLS.c:58:28" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:53:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="input" LoopLoc="Include/HLS.c:53:26" LoopName="VITIS_LOOP_53_2" ParentFunc="full_pipeline" Length="2" Direction="read" AccessID="scevgep46seq" OrigID="islist VITIS_LOOP_56_3.i.load.29 VITIS_LOOP_56_3.i.load.34" OrigAccess-DebugLoc="isList Include/HLS.c:58:28 Include/HLS.c:58:28" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Include/HLS.c:53:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="avg_out" LoopLoc="Include/HLS.c:53:26" LoopName="VITIS_LOOP_53_2" ParentFunc="full_pipeline" Length="variable" Direction="write" AccessID="scevgep47seq" OrigID="VITIS_LOOP_56_3.i.store.41" OrigAccess-DebugLoc="Include/HLS.c:61:23" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="Include/HLS.c:5:21" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="kernel" LoopLoc="Include/HLS.c:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="full_pipeline" OrigID="kernel38seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Include/HLS.c:5:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="conv_out" LoopLoc="Include/HLS.c:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="full_pipeline" OrigID="scevgep37seq" OrigAccess-DebugLoc="Include/HLS.c:6:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Include/HLS.c:20:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="max_out" LoopLoc="Include/HLS.c:20:22" LoopName="VITIS_LOOP_20_1" ParentFunc="full_pipeline" OrigID="scevgep41seq" OrigAccess-DebugLoc="Include/HLS.c:21:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Include/HLS.c:36:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="min_out" LoopLoc="Include/HLS.c:36:22" LoopName="VITIS_LOOP_36_1" ParentFunc="full_pipeline" OrigID="scevgep44seq" OrigAccess-DebugLoc="Include/HLS.c:37:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Include/HLS.c:52:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="avg_out" LoopLoc="Include/HLS.c:52:22" LoopName="VITIS_LOOP_52_1" ParentFunc="full_pipeline" OrigID="scevgep47seq" OrigAccess-DebugLoc="Include/HLS.c:53:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:58:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep45seq" OrigAccess-DebugLoc="Include/HLS.c:58:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:58:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep46seq" OrigAccess-DebugLoc="Include/HLS.c:58:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:53:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="avg_out" LoopLoc="Include/HLS.c:53:26" LoopName="VITIS_LOOP_53_2" ParentFunc="full_pipeline" OrigID="scevgep47seq" OrigAccess-DebugLoc="Include/HLS.c:53:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:42:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep42seq" OrigAccess-DebugLoc="Include/HLS.c:42:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:42:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep43seq" OrigAccess-DebugLoc="Include/HLS.c:42:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:37:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="min_out" LoopLoc="Include/HLS.c:37:26" LoopName="VITIS_LOOP_37_2" ParentFunc="full_pipeline" OrigID="scevgep44seq" OrigAccess-DebugLoc="Include/HLS.c:37:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:26:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep39seq" OrigAccess-DebugLoc="Include/HLS.c:26:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:26:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep40seq" OrigAccess-DebugLoc="Include/HLS.c:26:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:21:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="max_out" LoopLoc="Include/HLS.c:21:26" LoopName="VITIS_LOOP_21_2" ParentFunc="full_pipeline" OrigID="scevgep41seq" OrigAccess-DebugLoc="Include/HLS.c:21:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:11:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgepseq" OrigAccess-DebugLoc="Include/HLS.c:11:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:11:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep35seq" OrigAccess-DebugLoc="Include/HLS.c:11:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:11:28" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="input" ParentFunc="full_pipeline" OrigID="scevgep36seq" OrigAccess-DebugLoc="Include/HLS.c:11:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Include/HLS.c:6:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="conv_out" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" ParentFunc="full_pipeline" OrigID="scevgep37seq" OrigAccess-DebugLoc="Include/HLS.c:6:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="kernel" ParentFunc="full_pipeline" OrigID="kernel38seq" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="9" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:6:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_6_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Include/HLS.c:6:25" LoopName="VITIS_LOOP_6_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:11:28" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:21:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Include/HLS.c:21:26" LoopName="VITIS_LOOP_21_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:26:31" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:37:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Include/HLS.c:37:26" LoopName="VITIS_LOOP_37_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:42:31" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:53:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_53_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Include/HLS.c:53:26" LoopName="VITIS_LOOP_53_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Include/HLS.c:58:28" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

