[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"MyCpu.MEM.mem",
    "fileName":"src/loong/loong_mem.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"MyCpu.IF.mem",
    "fileName":"src/loong/loong_core1.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"MyCpu.IF",
    "name":"MyCpu.IF.mem.v",
    "text":"module BindsTo_0_IF(\n  input         clock,\n  input         reset,\n  input         io_stallStageIF,\n  input  [31:0] io_branchTarget_ID,\n  input         io_branchFlag_ID,\n  input         io_reset,\n  output [31:0] io_PC_IF,\n  output [31:0] io_instr_IF\n);\n\ninitial begin\n  $readmemh(\"src/loong/loong_core1.hex\", IF.mem);\nend\n                      endmodule\n\nbind IF BindsTo_0_IF BindsTo_0_IF_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"MyCpu.MEM",
    "name":"MyCpu.MEM.mem.v",
    "text":"module BindsTo_1_MEM(\n  input         clock,\n  input         reset,\n  input  [31:0] io_aluResult_MEM,\n  input  [31:0] io_wMemData_MEM,\n  input         io_weMEM_ctrl_uMEM_MEM,\n  input         io_wRegDataSrc_ctrl_uMEM_MEM,\n  input  [1:0]  io_wrMemByteSelScr_ctrl_uMEM_MEM,\n  input         io_memReadDataExt_ctrl_uMEM_MEM,\n  output [31:0] io_wRegData_MEM\n);\n\ninitial begin\n  $readmemh(\"src/loong/loong_mem.hex\", MEM.mem);\nend\n                      endmodule\n\nbind MEM BindsTo_1_MEM BindsTo_1_MEM_Inst(.*);"
  }
]