##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for AudioClkGen_Clock_I2S
		4.2::Critical Path Report for AudioClkGen_Ref
		4.3::Critical Path Report for Clock_CIC
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
		5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
		5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: AudioClkGen_Clock_I2S          | Frequency: 59.99 MHz  | Target: 5.62 MHz   | 
Clock: AudioClkGen_Clock_SCK          | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Clock_SCK(routed)  | N/A                   | Target: 11.25 MHz  | 
Clock: AudioClkGen_Ref                | Frequency: 39.50 MHz  | Target: 24.00 MHz  | 
Clock: Clock_CIC                      | Frequency: 29.34 MHz  | Target: 22.50 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 49.59 MHz  | Target: 45.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 45.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 45.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 45.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
AudioClkGen_Clock_I2S  AudioClkGen_Clock_I2S  177778           161109      N/A              N/A         N/A              N/A         N/A              N/A         
AudioClkGen_Ref        AudioClkGen_Ref        41666.7          16348       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              Clock_CIC              44444.4          10361       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_CIC              CyBUS_CLK              22222.2          12692       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_CIC              22222.2          2069        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              22222.2          2056        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase                 
----------------------  ------------  -------------------------------  
PSOC_I2S_LRCLK(0)_PAD   23594         AudioClkGen_Clock_I2S:R          
PSOC_I2S_MCLK(0)_PAD    25495         AudioClkGen_Clock_SCK(routed):R  
PSOC_I2S_MCLK(0)_PAD    25495         AudioClkGen_Clock_SCK(routed):F  
PSOC_I2S_SCLK(0)_PAD    25391         AudioClkGen_Clock_I2S:R          
PSOC_I2S_SDTO(0)_PAD    25197         AudioClkGen_Clock_I2S:R          
PSOC_PDM_ClkOut(0)_PAD  23995         Clock_CIC:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for AudioClkGen_Clock_I2S
***************************************************
Clock: AudioClkGen_Clock_I2S
Frequency: 59.99 MHz | Target: 5.62 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 161109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161109  RISE       1
\I2S:tx_status_0\/main_2           macrocell39     2303   7583  161109  RISE       1
\I2S:tx_status_0\/q                macrocell39     3350  10933  161109  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    4166  15099  161109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for AudioClkGen_Ref
*********************************************
Clock: AudioClkGen_Ref
Frequency: 39.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 16348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13789
-------------------------------------   ----- 
End-of-path arrival time (ps)           13789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell20     5524   6774  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell20     3350  10124  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3664  13789  16348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_CIC
***************************************
Clock: Clock_CIC
Frequency: 29.34 MHz | Target: 22.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28114
-------------------------------------   ----- 
End-of-path arrival time (ps)           28114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  28114  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  28114  10361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.59 MHz | Target: 45.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16656
-------------------------------------   ----- 
End-of-path arrival time (ps)           16656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                       drqcell10     9000   9000   2056  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1  macrocell94   7656  16656   2056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (AudioClkGen_Ref:R vs. AudioClkGen_Ref:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 16348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13789
-------------------------------------   ----- 
End-of-path arrival time (ps)           13789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell20     5524   6774  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell20     3350  10124  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3664  13789  16348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16656
-------------------------------------   ----- 
End-of-path arrival time (ps)           16656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                       drqcell10     9000   9000   2056  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1  macrocell94   7656  16656   2056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_CIC:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:Net_2548\/main_1
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16644
-------------------------------------   ----- 
End-of-path arrival time (ps)           16644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout  drqcell10     9000   9000   2069  RISE       1
\PDM_CIC:Net_2548\/main_1       macrocell83   7644  16644   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1


5.4::Critical Path Report for (Clock_CIC:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 12692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                   macrocell46   1250   1250  12692  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2  macrocell98   4771   6021  12692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1


5.5::Critical Path Report for (Clock_CIC:R vs. Clock_CIC:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28114
-------------------------------------   ----- 
End-of-path arrival time (ps)           28114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  28114  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  28114  10361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1


5.6::Critical Path Report for (AudioClkGen_Clock_I2S:R vs. AudioClkGen_Clock_I2S:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 161109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161109  RISE       1
\I2S:tx_status_0\/main_2           macrocell39     2303   7583  161109  RISE       1
\I2S:tx_status_0\/q                macrocell39     3350  10933  161109  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    4166  15099  161109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16656
-------------------------------------   ----- 
End-of-path arrival time (ps)           16656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                       drqcell10     9000   9000   2056  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_1  macrocell94   7656  16656   2056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 2066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16647
-------------------------------------   ----- 
End-of-path arrival time (ps)           16647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                drqcell8      9000   9000   2066  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_0  macrocell90   7647  16647   2066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:Net_2548\/main_1
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16644
-------------------------------------   ----- 
End-of-path arrival time (ps)           16644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout  drqcell10     9000   9000   2069  RISE       1
\PDM_CIC:Net_2548\/main_1       macrocell83   7644  16644   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_L\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16644
-------------------------------------   ----- 
End-of-path arrival time (ps)           16644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_L\/clock                                drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_L\/termout                        drqcell10     9000   9000   2069  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_2  macrocell95   7644  16644   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:Net_2654\/main_0
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 2074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16638
-------------------------------------   ----- 
End-of-path arrival time (ps)           16638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout  drqcell8      9000   9000   2074  RISE       1
\PDM_CIC:Net_2654\/main_0             macrocell84   7638  16638   2074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell84         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_L\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 2074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16638
-------------------------------------   ----- 
End-of-path arrival time (ps)           16638
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_L\/clock                          drqcell8            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_L\/termout                 drqcell8      9000   9000   2074  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_0  macrocell91   7638  16638   2074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:Net_2664\/main_1
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 2171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16542
-------------------------------------   ----- 
End-of-path arrival time (ps)           16542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout  drqcell11     9000   9000   2171  RISE       1
\PDM_CIC:Net_2664\/main_1       macrocell85   7542  16542   2171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 2171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16542
-------------------------------------   ----- 
End-of-path arrival time (ps)           16542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                        drqcell11     9000   9000   2171  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_2  macrocell97   7542  16542   2171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_IntOut_R\/termout
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 2180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16532
-------------------------------------   ----- 
End-of-path arrival time (ps)           16532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_IntOut_R\/clock                                drqcell11           0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_IntOut_R\/termout                       drqcell11     9000   9000   2180  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_1  macrocell96   7532  16532   2180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:Net_2665\/main_0
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 2945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout  drqcell9      9000   9000   2945  RISE       1
\PDM_CIC:Net_2665\/main_0             macrocell86   6767  15767   2945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell86         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 2945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15767
-------------------------------------   ----- 
End-of-path arrival time (ps)           15767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                 drqcell9      9000   9000   2945  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_1  macrocell93   6767  15767   2945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:DMA_CombD0Update_R\/termout
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 2957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15756
-------------------------------------   ----- 
End-of-path arrival time (ps)           15756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:DMA_CombD0Update_R\/clock                          drqcell9            0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:DMA_CombD0Update_R\/termout                drqcell9      9000   9000   2957  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_0  macrocell92   6756  15756   2957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_7
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 3578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15135
-------------------------------------   ----- 
End-of-path arrival time (ps)           15135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   3578  RISE       1
\ByteSwap_Tx:State_3\/main_7                   macrocell30     7795  15135   3578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_3\/main_6
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 3715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14997
-------------------------------------   ----- 
End-of-path arrival time (ps)           14997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   3715  RISE       1
\ByteSwap_Tx:State_3\/main_6                   macrocell30     7657  14997   3715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_7
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 4466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14247
-------------------------------------   ----- 
End-of-path arrival time (ps)           14247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   3578  RISE       1
\ByteSwap_Tx:State_4\/main_7                   macrocell31     6907  14247   4466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_4\/main_6
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 4636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14076
-------------------------------------   ----- 
End-of-path arrival time (ps)           14076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   3715  RISE       1
\ByteSwap_Tx:State_4\/main_6                   macrocell31     6736  14076   4636  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 4939p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q                 macrocell29     1250   1250   4939  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_2  datapathcell7   5063   6313   4939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 5322p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q                 macrocell28     1250   1250   5322  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_1  datapathcell7   4680   5930   5322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 5459p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    22222
- Setup time                                       -10970
------------------------------------------------   ------ 
End-of-path required time (ps)                      11252

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q                 macrocell27     1250   1250   5459  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/cs_addr_0  datapathcell7   4543   5793   5459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/d0_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 5999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1900
------------------------------------------------   ----- 
End-of-path required time (ps)                     20322

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14323
-------------------------------------   ----- 
End-of-path arrival time (ps)           14323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q               macrocell30     1250   1250   5999  RISE       1
\ByteSwap_Tx:d0_load\/main_1          macrocell32     7428   8678   5999  RISE       1
\ByteSwap_Tx:d0_load\/q               macrocell32     3350  12028   5999  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/d0_load  datapathcell7   2294  14323   5999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_load
Capture Clock  : \ByteSwap_Tx:dp_ByteSwap:u0\/clock
Path slack     : 6031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     20372

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14341
-------------------------------------   ----- 
End-of-path arrival time (ps)           14341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q               macrocell30     1250   1250   5999  RISE       1
\ByteSwap_Tx:f1_load\/main_1          macrocell34     7446   8696   6031  RISE       1
\ByteSwap_Tx:f1_load\/q               macrocell34     3350  12046   6031  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_load  datapathcell7   2295  14341   6031  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_7
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 6725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   3578  RISE       1
\ByteSwap_Tx:State_2\/main_7                   macrocell29     4647  11987   6725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_2\/main_6
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 7324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11388
-------------------------------------   ----- 
End-of-path arrival time (ps)           11388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   3715  RISE       1
\ByteSwap_Tx:State_2\/main_6                   macrocell29     4048  11388   7324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_6
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 7559p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f0_blk_stat_comb  datapathcell7   7340   7340   3715  RISE       1
\ByteSwap_Tx:State_0\/main_6                   macrocell27     3814  11154   7559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_1\/main_7
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 7651p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   3578  RISE       1
\ByteSwap_Tx:State_1\/main_7                   macrocell28     3721  11061   7651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb
Path End       : \ByteSwap_Tx:State_0\/main_7
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 7660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:dp_ByteSwap:u0\/busclk                         datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:dp_ByteSwap:u0\/f1_blk_stat_comb  datapathcell7   7340   7340   3578  RISE       1
\ByteSwap_Tx:State_0\/main_7                   macrocell27     3713  11053   7660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 7824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_bus_stat_comb  datapathcell24   7210   7210   7824  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_1            macrocell99      3679  10889   7824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 7830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_bus_stat_comb  datapathcell20   7210   7210   7830  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_0            macrocell98      3673  10883   7830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 9050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/busclk               datapathcell24      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_blk_stat_comb  datapathcell24   7340   7340   9050  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/main_0              macrocell79      2323   9663   9050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell79         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 9060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/busclk               datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_blk_stat_comb  datapathcell20   7340   7340   9060  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/main_0              macrocell78      2312   9652   9060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell78         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 9085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9628
-------------------------------------   ---- 
End-of-path arrival time (ps)           9628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/busclk                     datapathcell12      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell12   7340   7340   9085  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/main_0              macrocell52      2288   9628   9085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/main_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 9131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/busclk                     datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_blk_stat_comb  datapathcell16   7340   7340   9131  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/main_0              macrocell68      2241   9581   9131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_3\/main_4
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 9153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9560
-------------------------------------   ---- 
End-of-path arrival time (ps)           9560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell28   1250   1250   5322  RISE       1
\ByteSwap_Tx:State_3\/main_4  macrocell30   8310   9560   9153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_3\/main_5
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 9293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell27   1250   1250   5459  RISE       1
\ByteSwap_Tx:State_3\/main_5  macrocell30   8169   9419   9293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_2\/main_0
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 9486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell33   1250   1250   9486  RISE       1
\ByteSwap_Tx:State_2\/main_0  macrocell29   7977   9227   9486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_2\/main_1
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 9580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell31   1250   1250   6458  RISE       1
\ByteSwap_Tx:State_2\/main_1  macrocell29   7883   9133   9580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_4\/main_3
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 9791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell29   1250   1250   4939  RISE       1
\ByteSwap_Tx:State_4\/main_3  macrocell31   7671   8921   9791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_0\/main_2
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 10016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell30   1250   1250   5999  RISE       1
\ByteSwap_Tx:State_0\/main_2  macrocell27   7446   8696  10016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_1\/main_3
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 10034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell30   1250   1250   5999  RISE       1
\ByteSwap_Tx:State_1\/main_3  macrocell28   7428   8678  10034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_4\/main_4
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 10044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell28   1250   1250   5322  RISE       1
\ByteSwap_Tx:State_4\/main_4  macrocell31   7418   8668  10044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_4\/main_5
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 10176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell27   1250   1250   5459  RISE       1
\ByteSwap_Tx:State_4\/main_5  macrocell31   7286   8536  10176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 10361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28114
-------------------------------------   ----- 
End-of-path arrival time (ps)           28114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/co_msb     datapathcell23   3310  28114  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/ci         datapathcell24      0  28114  10361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_1\/main_0
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 10412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell33   1250   1250   9486  RISE       1
\ByteSwap_Tx:State_1\/main_0  macrocell28   7050   8300  10412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_0\/main_0
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 10414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell33   1250   1250   9486  RISE       1
\ByteSwap_Tx:State_0\/main_0  macrocell27   7048   8298  10414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_0\/main_1
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 10473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell31   1250   1250   6458  RISE       1
\ByteSwap_Tx:State_0\/main_1  macrocell27   6989   8239  10473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_1\/main_2
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 10493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell31   1250   1250   6458  RISE       1
\ByteSwap_Tx:State_1\/main_2  macrocell28   6969   8219  10493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_3\/main_3
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 10706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell29   1250   1250   4939  RISE       1
\ByteSwap_Tx:State_3\/main_3  macrocell30   6756   8006  10706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_2\/main_2
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 11040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell30   1250   1250   5999  RISE       1
\ByteSwap_Tx:State_2\/main_2  macrocell29   6422   7672  11040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:resolution_ctrl\/q
Path End       : \ByteSwap_Tx:State_1\/main_1
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 11263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:resolution_ctrl\/q  macrocell35   1250   1250  11263  RISE       1
\ByteSwap_Tx:State_1\/main_1     macrocell28   6199   7449  11263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_2\/main_5
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 11957p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell27   1250   1250   5459  RISE       1
\ByteSwap_Tx:State_2\/main_5  macrocell29   5505   6755  11957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 12032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26443
-------------------------------------   ----- 
End-of-path arrival time (ps)           26443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    8863  10113  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  19823  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  19823  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  23133  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  23133  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/co_msb     datapathcell11   3310  26443  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ci         datapathcell12      0  26443  12032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_0\/main_3
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 12410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell29   1250   1250   4939  RISE       1
\ByteSwap_Tx:State_0\/main_3  macrocell27   5052   6302  12410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 12692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                   macrocell46   1250   1250  12692  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_2  macrocell98   4771   6021  12692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_3\/main_1
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 12756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell31   1250   1250   6458  RISE       1
\ByteSwap_Tx:State_3\/main_1  macrocell30   4706   5956  12756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_1\/main_5
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell28   1250   1250   5322  RISE       1
\ByteSwap_Tx:State_1\/main_5  macrocell28   4683   5933  12779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_0\/main_4
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 12785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell28   1250   1250   5322  RISE       1
\ByteSwap_Tx:State_0\/main_4  macrocell27   4677   5927  12785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_3\/main_0
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 12795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell33   1250   1250   9486  RISE       1
\ByteSwap_Tx:State_3\/main_0  macrocell30   4667   5917  12795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_1\/main_6
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 12896p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell27   1250   1250   5459  RISE       1
\ByteSwap_Tx:State_1\/main_6  macrocell28   4567   5817  12896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_1\/q
Path End       : \ByteSwap_Tx:State_2\/main_4
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 12942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_1\/q       macrocell28   1250   1250   5322  RISE       1
\ByteSwap_Tx:State_2\/main_4  macrocell29   4521   5771  12942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 12951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25524
-------------------------------------   ----- 
End-of-path arrival time (ps)           25524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   7944   9194  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18904  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18904  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  22214  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  22214  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/co_msb     datapathcell19   3310  25524  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/ci         datapathcell20      0  25524  12951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_4\/main_2
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell30   1250   1250   5999  RISE       1
\ByteSwap_Tx:State_4\/main_2  macrocell31   4452   5702  13010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_1\/main_4
Capture Clock  : \ByteSwap_Tx:State_1\/clock_0
Path slack     : 13126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell29   1250   1250   4939  RISE       1
\ByteSwap_Tx:State_1\/main_4  macrocell28   4336   5586  13126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_1\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                     macrocell48   1250   1250  13360  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_5  macrocell98   4102   5352  13360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 13665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24810
-------------------------------------   ----- 
End-of-path arrival time (ps)           24810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   7230   8480  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  18190  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  18190  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  21500  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  21500  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/co_msb     datapathcell15   3310  24810  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ci         datapathcell16      0  24810  13665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 13671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24804
-------------------------------------   ----- 
End-of-path arrival time (ps)           24804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/co_msb     datapathcell22   3310  24804  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/ci         datapathcell23      0  24804  13671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 13672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/q       macrocell99   1250   1250  13672  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_0  macrocell99   3790   5040  13672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:enable\/q
Path End       : \ByteSwap_Tx:State_4\/main_0
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:enable\/q        macrocell33   1250   1250   9486  RISE       1
\ByteSwap_Tx:State_4\/main_0  macrocell31   3768   5018  13694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                   macrocell44   1250   1250  13703  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_4  macrocell98   3759   5009  13703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_4\/q
Path End       : \ByteSwap_Tx:State_4\/main_1
Capture Clock  : \ByteSwap_Tx:State_4\/clock_0
Path slack     : 13714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_4\/q       macrocell31   1250   1250   6458  RISE       1
\ByteSwap_Tx:State_4\/main_1  macrocell31   3748   4998  13714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_4\/clock_0                               macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_0\/q
Path End       : \ByteSwap_Tx:State_0\/main_5
Capture Clock  : \ByteSwap_Tx:State_0\/clock_0
Path slack     : 13730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_0\/q       macrocell27   1250   1250   5459  RISE       1
\ByteSwap_Tx:State_0\/main_5  macrocell27   3732   4982  13730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_0\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3010\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 13793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell89         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3010\/q                            macrocell89    1250   1250  13793  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_1  statusicell2   5609   6859  13793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_0
Path End       : \ByteSwap_Tx:enable\/main_0
Capture Clock  : \ByteSwap_Tx:enable\/clock_0
Path slack     : 13813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_0  controlcell1   2580   2580  13813  RISE       1
\ByteSwap_Tx:enable\/main_0         macrocell33    2320   4900  13813  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:enable\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:ControlReg\/control_1
Path End       : \ByteSwap_Tx:resolution_ctrl\/main_0
Capture Clock  : \ByteSwap_Tx:resolution_ctrl\/clock_0
Path slack     : 13814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:ControlReg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteSwap_Tx:ControlReg\/control_1    controlcell1   2580   2580  13814  RISE       1
\ByteSwap_Tx:resolution_ctrl\/main_0  macrocell35    2318   4898  13814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:resolution_ctrl\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 13859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                   macrocell45   1250   1250  13859  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_3  macrocell98   3604   4854  13859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_3\/q
Path End       : \ByteSwap_Tx:State_3\/main_2
Capture Clock  : \ByteSwap_Tx:State_3\/clock_0
Path slack     : 13985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_3\/q       macrocell30   1250   1250   5999  RISE       1
\ByteSwap_Tx:State_3\/main_2  macrocell30   3477   4727  13985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_3\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                   macrocell60   1250   1250  14010  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_4  macrocell99   3453   4703  14010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteSwap_Tx:State_2\/q
Path End       : \ByteSwap_Tx:State_2\/main_3
Capture Clock  : \ByteSwap_Tx:State_2\/clock_0
Path slack     : 14027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\ByteSwap_Tx:State_2\/q       macrocell29   1250   1250   4939  RISE       1
\ByteSwap_Tx:State_2\/main_3  macrocell29   3435   4685  14027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteSwap_Tx:State_2\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 14165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q              macrocell47   1250   1250  14165  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_6  macrocell98   3297   4547  14165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                   macrocell61   1250   1250  14167  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_3  macrocell99   3295   4545  14167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q              macrocell63   1250   1250  14252  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_6  macrocell99   3210   4460  14252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                     macrocell64   1250   1250  14289  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_5  macrocell99   3173   4423  14289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 14661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q       macrocell96   1250   1250  14661  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_0  macrocell96   2801   4051  14661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0
Path slack     : 14664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                   macrocell62   1250   1250  14664  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/main_2  macrocell99   2799   4049  14664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\/clock_0              macrocell99         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_0
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 14686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q  macrocell96   1250   1250  14686  RISE       1
\PDM_CIC:Net_2664\/main_0                       macrocell85   2776   4026  14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 14686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/q        macrocell96   1250   1250  14686  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_1  macrocell97   2776   4026  14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0
Path slack     : 14690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q      macrocell97   1250   1250  14690  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/main_2  macrocell96   2773   4023  14690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\/clock_0        macrocell96         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 14695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q      macrocell93   1250   1250  14695  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_2  macrocell92   2767   4017  14695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q       macrocell94   1250   1250  14767  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_0  macrocell94   2695   3945  14767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_0
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 14784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q  macrocell94   1250   1250  14784  RISE       1
\PDM_CIC:Net_2548\/main_0                       macrocell83   2678   3928  14784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 14784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/q        macrocell94   1250   1250  14784  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_1  macrocell95   2678   3928  14784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0
Path slack     : 14788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q      macrocell95   1250   1250  14788  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/main_2  macrocell94   2674   3924  14788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\/clock_0        macrocell94         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_1
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 14887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q  macrocell92   1250   1250  14887  RISE       1
\PDM_CIC:Net_2665\/main_1                      macrocell86   2576   3826  14887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell86         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 14887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q        macrocell92   1250   1250  14887  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_2  macrocell93   2576   3826  14887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0
Path slack     : 14887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/q       macrocell92   1250   1250  14887  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/main_1  macrocell92   2575   3825  14887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\/clock_0         macrocell92         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 14903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14903  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_4  macrocell80   2329   3809  14903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PSOC_PDM_DataIn(0)_SYNC/out
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_4
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 14903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PSOC_PDM_DataIn(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PSOC_PDM_DataIn(0)_SYNC/out                 synccell      1480   1480  14903  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_4  macrocell81   2329   3809  14903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_1
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 14926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q  macrocell90   1250   1250  14926  RISE       1
\PDM_CIC:Net_2654\/main_1                      macrocell84   2536   3786  14926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell84         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 14926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_CIC:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q        macrocell90   1250   1250  14926  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_2  macrocell91   2536   3786  14926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/q       macrocell90   1250   1250  14929  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_1  macrocell90   2533   3783  14929  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0
Path slack     : 14931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q      macrocell91   1250   1250  14931  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/main_2  macrocell90   2532   3782  14931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\/clock_0         macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q
Path End       : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1
Capture Clock  : \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0
Path slack     : 15169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     18712

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/q       macrocell98   1250   1250  15169  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/main_1  macrocell98   2293   3543  15169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\/clock_0              macrocell98         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 15342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23133
-------------------------------------   ----- 
End-of-path arrival time (ps)           23133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    8863  10113  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  19823  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  19823  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/co_msb     datapathcell10   3310  23133  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/ci         datapathcell11      0  23133  15342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 16261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22214
-------------------------------------   ----- 
End-of-path arrival time (ps)           22214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   7944   9194  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18904  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18904  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/co_msb     datapathcell18   3310  22214  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/ci         datapathcell19      0  22214  16261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 16348p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13789
-------------------------------------   ----- 
End-of-path arrival time (ps)           13789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q              macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/main_1  macrocell20     5524   6774  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_0\/q       macrocell20     3350  10124  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_0  datapathcell4   3664  13789  16348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 16975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21500
-------------------------------------   ----- 
End-of-path arrival time (ps)           21500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   7230   8480  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  18190  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  18190  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/co_msb     datapathcell14   3310  21500  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/ci         datapathcell15      0  21500  16975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 16981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21494
-------------------------------------   ----- 
End-of-path arrival time (ps)           21494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/co_msb     datapathcell21   9710  21494  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/ci         datapathcell22      0  21494  16981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_l\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell100        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_l\/q                      macrocell100   1250   1250  17071  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_2  statusicell2   2331   3581  17071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_3007\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17072p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell88         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Net_3007\/q                            macrocell88    1250   1250  17072  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_0  statusicell2   2330   3580  17072  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:wire_comb_ov_r\/q
Path End       : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3
Capture Clock  : \PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock
Path slack     : 17088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. CyBUS_CLK:R#2)   22222
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     20652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:wire_comb_ov_r\/q                      macrocell101   1250   1250  17088  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/status_3  statusicell2   2314   3564  17088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Status_Reg:sts_intr:sts_reg\/clock                 statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 17435p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12701
-------------------------------------   ----- 
End-of-path arrival time (ps)           12701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q             macrocell24     1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/main_3  macrocell22     5190   6440  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_2\/q       macrocell22     3350   9790  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_2  datapathcell4   2911  12701  17435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:Counter:u0\/clock
Path slack     : 17546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12591
-------------------------------------   ----- 
End-of-path arrival time (ps)           12591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q             macrocell24     1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/main_3  macrocell21     5695   6945  17546  RISE       1
\AudioClkGen:UDB_ACG:sync:counterAddr_1\/q       macrocell21     3350  10295  17546  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/cs_addr_1  datapathcell4   2295  12591  17546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 18650p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13395
-------------------------------------   ----- 
End-of-path arrival time (ps)           13395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_2  datapathcell23  12145  13395  18650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 18652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19823
-------------------------------------   ----- 
End-of-path arrival time (ps)           19823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9    8863  10113  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/co_msb     datapathcell9    9710  19823  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/ci         datapathcell10      0  19823  18652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 19567p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12478
-------------------------------------   ----- 
End-of-path arrival time (ps)           12478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_2  datapathcell22  11228  12478  19567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 19571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18904
-------------------------------------   ----- 
End-of-path arrival time (ps)           18904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   7944   9194  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/co_msb     datapathcell17   9710  18904  12951  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/ci         datapathcell18      0  18904  19571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 19724p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12321
-------------------------------------   ----- 
End-of-path arrival time (ps)           12321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_2  datapathcell24  11071  12321  19724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 20261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11784
-------------------------------------   ----- 
End-of-path arrival time (ps)           11784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_2  datapathcell21  10534  11784  20261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/ci
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 20285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                     38474

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18190
-------------------------------------   ----- 
End-of-path arrival time (ps)           18190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   7230   8480  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/co_msb     datapathcell13   9710  18190  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/ci         datapathcell14      0  18190  20285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 20736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15831
-------------------------------------   ----- 
End-of-path arrival time (ps)           15831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   4871   6121  20736  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/co_msb     datapathcell5   9710  15831  20736  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/ci         datapathcell6      0  15831  20736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 21337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_1  datapathcell16   9458  10708  21337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 21340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_1  datapathcell15   9454  10704  21340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 21597p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell46      1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_2  datapathcell10   9197  10447  21597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 21797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_2  datapathcell19   8997  10247  21797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 21798p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_2  datapathcell20   8997  10247  21798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 21840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell45      1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_1  datapathcell10   8955  10205  21840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/ci
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 21896p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -5100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14671
-------------------------------------   ----- 
End-of-path arrival time (ps)           14671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell16     1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2  datapathcell2   3711   4961  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/co_msb     datapathcell2   9710  14671  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/ci         datapathcell3      0  14671  21896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 21932p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10113
-------------------------------------   ----- 
End-of-path arrival time (ps)           10113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44     1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_0  datapathcell9   8863  10113  21932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 22080p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9965
-------------------------------------   ---- 
End-of-path arrival time (ps)           9965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell46     1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_2  datapathcell9   8715   9965  22080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 22086p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_1  datapathcell24   8709   9959  22086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 22087p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9957
-------------------------------------   ---- 
End-of-path arrival time (ps)           9957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_1  datapathcell23   8707   9957  22087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 22155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_1  datapathcell14   8639   9889  22155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 22330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell45     1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/cs_addr_1  datapathcell9   8465   9715  22330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 22394p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/cs_addr_0  datapathcell10   8401   9651  22394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 22433p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_0  datapathcell18   8361   9611  22433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 22764p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell46      1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_2  datapathcell11   8031   9281  22764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 22850p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_2  datapathcell18   7944   9194  22850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 22851p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q                  macrocell73      1250   1250  10361  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_2  datapathcell17   7944   9194  22851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 22921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9124
-------------------------------------   ---- 
End-of-path arrival time (ps)           9124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q                macrocell46      1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_2  datapathcell12   7874   9124  22921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 23002p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_0  datapathcell17   7793   9043  23002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 23012p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9032
-------------------------------------   ---- 
End-of-path arrival time (ps)           9032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell45      1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_1  datapathcell11   7782   9032  23012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 23157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_0  datapathcell12   7637   8887  23157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 23170p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q                macrocell45      1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/cs_addr_1  datapathcell12   7624   8874  23170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 23276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q                macrocell44      1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/cs_addr_0  datapathcell11   7518   8768  23276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 23327p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell17     1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_0  datapathcell6   5560   6810  23327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 23338p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_1  datapathcell21   7457   8707  23338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 23339p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_1  datapathcell22   7455   8705  23339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 23565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q                macrocell61      1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_1  datapathcell13   7230   8480  23565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 24016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_1  datapathcell5   4871   6121  24016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 24017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q         macrocell12     1250   1250  24017  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_0  datapathcell1   4880   6130  24017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 24017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q                 macrocell17     1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_0  datapathcell5   4870   6120  24017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 24251p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell16     1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_2  datapathcell3   4635   5885  24251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 24308p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell60      1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_0  datapathcell15   6486   7736  24308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 24309p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q                 macrocell18     1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_1  datapathcell6   4578   5828  24309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 24590p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7455
-------------------------------------   ---- 
End-of-path arrival time (ps)           7455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_1  datapathcell20   6205   7455  24590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 24591p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_1  datapathcell19   6203   7453  24591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 24780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell62      1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/cs_addr_2  datapathcell15   6015   7265  24780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 24780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell62      1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_2  datapathcell16   6014   7264  24780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 24806p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell60      1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/cs_addr_0  datapathcell16   5988   7238  24806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:Div:u0\/clock
Path slack     : 24919p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11520
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q         macrocell13     1250   1250  24919  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/cs_addr_1  datapathcell1   3978   5228  24919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 24951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell60      1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_0  datapathcell14   5844   7094  24951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock
Path slack     : 24993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell19     1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/cs_addr_2  datapathcell5   3894   5144  24993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 24993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q                 macrocell19     1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/cs_addr_2  datapathcell6   3893   5143  24993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 25176p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q         macrocell16     1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_2  datapathcell2   3711   4961  25176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 25188p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell14     1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_0  datapathcell2   3698   4948  25188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 25190p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q         macrocell14     1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_0  datapathcell3   3697   4947  25190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 25357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell15     1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cs_addr_1  datapathcell2   3530   4780  25357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 25458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)    41667
- Setup time                                                   -11530
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                  30137

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q         macrocell15     1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cs_addr_1  datapathcell3   3429   4679  25458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 25458p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/cs_addr_1  datapathcell18   5336   6586  25458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 25522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/cs_addr_0  datapathcell19   5272   6522  25522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 25684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/cs_addr_0  datapathcell20   5111   6361  25684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 25688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q                macrocell60      1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_0  datapathcell13   5106   6356  25688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 25730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q                  macrocell72      1250   1250  13438  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/cs_addr_1  datapathcell17   5065   6315  25730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 26007p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell62      1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/cs_addr_2  datapathcell14   4787   6037  26007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 26008p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q                macrocell62      1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/cs_addr_2  datapathcell13   4787   6037  26008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u0\/clock
Path slack     : 26371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6780
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/so_comb  datapathcell6   4690   4690  26371  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/route_si      datapathcell2   3826   8516  26371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 26450p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/cs_addr_0  datapathcell22   4345   5595  26450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 26600p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/cs_addr_0  datapathcell21   4195   5445  26600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 26950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10234
-------------------------------------   ----- 
End-of-path arrival time (ps)           10234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q            macrocell81      1250   1250  17020  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/route_ci  datapathcell21   8984  10234  26950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 27491p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/cs_addr_0  datapathcell24   3303   4553  27491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 27511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)    44444
- Setup time                                       -12400
------------------------------------------------   ------ 
End-of-path required time (ps)                      32044

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q                  macrocell71      1250   1250  13102  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/cs_addr_0  datapathcell23   3283   4533  27511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 28191p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28191  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28191  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28191  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_4   macrocell14     2786   9966  28191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0
Path End       : \AudioClkGen:UDB_ACG:delta\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 28191p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/cl0       datapathcell2   4140   4140  28191  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0i      datapathcell3      0   4140  28191  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/cl0_comb  datapathcell3   3040   7180  28191  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_3            macrocell10     2786   9966  28191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 28425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -7260
------------------------------------------------   ----- 
End-of-path required time (ps)                     37184

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q            macrocell80      1250   1250  18495  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/route_ci  datapathcell17   7509   8759  28425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 28440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q        macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_0  macrocell70  11244  12494  28440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 28524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28524  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_0  macrocell11     4603   9633  28524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 28524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28524  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_0   macrocell12     4603   9633  28524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 28623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_2  macrocell80  11061  12311  28623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_2
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 28623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q            macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_2  macrocell81  11061  12311  28623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : Net_3458/main_1
Capture Clock  : Net_3458/clock_0
Path slack     : 28634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q  macrocell73   1250   1250  10361  RISE       1
Net_3458/main_1                   macrocell9   11050  12300  28634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 28634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_0  macrocell71  11050  12300  28634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 28664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce0_comb  datapathcell1   5060   5060  28664  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_4   macrocell12     4433   9493  28664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 29399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29399  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_6       macrocell19     4938   8758  29399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 29449p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb  datapathcell1   5030   5030  28524  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_0   macrocell13     3678   8708  29449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 29449p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:Div:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:Div:u0\/ce1_comb    datapathcell1   5030   5030  28524  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_3  macrocell14     3678   8708  29449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 29526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_2  macrocell73  10158  11408  29526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 29605p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29605  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_6       macrocell17     4702   8552  29605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 29964p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29399  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_4    macrocell16     4373   8193  29964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 30161p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29605  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_7       macrocell19     4146   7996  30161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 30216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_1  macrocell65   9468  10718  30216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 30216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q             macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_1  macrocell69   9468  10718  30216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/main_0  macrocell55   9219  10469  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_0  macrocell56   9219  10469  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Net_2537\/main_0
Capture Clock  : \PDM_CIC:Net_2537\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q  macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Net_2537\/main_0     macrocell82   9219  10469  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2537\/clock_0                                 macrocell82         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_0\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/main_0  macrocell54   9212  10462  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 30488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q  macrocell61   1250   1250  13665  RISE       1
MODIN3_0/main_1               macrocell2    9196  10446  30488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 30488p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q  macrocell61   1250   1250  13665  RISE       1
MODIN3_1/main_1               macrocell3    9196  10446  30488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 30691p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q        macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_1  macrocell24   6216   7466  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 30691p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7466
-------------------------------------   ---- 
End-of-path arrival time (ps)           7466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q      macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_1  macrocell25   6216   7466  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_8
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 30698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q  macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_8     macrocell45   8987  10237  30698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_8
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 30698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q  macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_8     macrocell46   8987  10237  30698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 30714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10220
-------------------------------------   ----- 
End-of-path arrival time (ps)           10220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/main_1  macrocell55   8970  10220  30714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_1
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 30714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10220
-------------------------------------   ----- 
End-of-path arrival time (ps)           10220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_1  macrocell56   8970  10220  30714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Net_2537\/main_1
Capture Clock  : \PDM_CIC:Net_2537\/clock_0
Path slack     : 30714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10220
-------------------------------------   ----- 
End-of-path arrival time (ps)           10220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q  macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Net_2537\/main_1     macrocell82   8970  10220  30714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2537\/clock_0                                 macrocell82         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_0\/clock_0
Path slack     : 30721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/main_1  macrocell54   8963  10213  30721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 30722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_1  macrocell80   8963  10213  30722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_1
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 30722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q            macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_1  macrocell81   8963  10213  30722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 30804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/main_2  macrocell55   8881  10131  30804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_2
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 30804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_2  macrocell56   8881  10131  30804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Net_2537\/main_2
Capture Clock  : \PDM_CIC:Net_2537\/clock_0
Path slack     : 30804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q  macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Net_2537\/main_2     macrocell82   8881  10131  30804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2537\/clock_0                                 macrocell82         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_0\/clock_0
Path slack     : 30811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10123
-------------------------------------   ----- 
End-of-path arrival time (ps)           10123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/main_2  macrocell54   8873  10123  30811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 30818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10117
-------------------------------------   ----- 
End-of-path arrival time (ps)           10117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:f1_load\/main_0  macrocell75   8867  10117  30818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 30884p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q        macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_0  macrocell24   6023   7273  30884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 30884p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q      macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_0  macrocell25   6023   7273  30884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : Net_3458/main_2
Capture Clock  : Net_3458/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9925
-------------------------------------   ---- 
End-of-path arrival time (ps)           9925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q  macrocell72   1250   1250  13438  RISE       1
Net_3458/main_2                   macrocell9    8675   9925  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 31010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9925
-------------------------------------   ---- 
End-of-path arrival time (ps)           9925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_1  macrocell71   8675   9925  31010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 31146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_5  macrocell17   5761   7011  31146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_5  macrocell18   5695   6945  31211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 31298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:f1_load\/main_2  macrocell75   8387   9637  31298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q          macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_2  macrocell16   5573   6823  31334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 31340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q          macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_1  macrocell16   5567   6817  31340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:Counter7\/tc
Path End       : \PDM_CIC:Integrator:f0_load\/main_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 31434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:Counter7\/tc     count7cell    2580   2580  31434  RISE       1
\PDM_CIC:Integrator:f0_load\/main_0  macrocell74   6921   9501  31434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 31513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9421
-------------------------------------   ---- 
End-of-path arrival time (ps)           9421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_1  macrocell73   8171   9421  31513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 31571p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell16   1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_1   macrocell26   5336   6586  31571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 31572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q  macrocell16   1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_0      macrocell10   5335   6585  31572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 31572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell16   1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_0  macrocell15   5335   6585  31572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 31662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_0  macrocell49   8022   9272  31662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 31662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q             macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_0  macrocell53   8022   9272  31662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 31697p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z1_comb  datapathcell4   3820   3820  29399  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_6       macrocell18     2640   6460  31697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31717p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q      macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_5  macrocell19   5190   6440  31717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 31754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q   macrocell67   1250   1250  31754  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_3  macrocell60   7930   9180  31754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 31874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_0  macrocell72   7810   9060  31874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 31874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q     macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:f0_load\/main_1  macrocell74   7810   9060  31874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 31893p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_2  macrocell19   5014   6264  31893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 31909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_1  macrocell49   7776   9026  31909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_1
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 31909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q             macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_1  macrocell53   7776   9026  31909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 31966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8968
-------------------------------------   ---- 
End-of-path arrival time (ps)           8968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q   macrocell66   1250   1250  31966  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_4  macrocell60   7718   8968  31966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_6
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 32001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8934
-------------------------------------   ---- 
End-of-path arrival time (ps)           8934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q  macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_6       macrocell48   7684   8934  32001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_6
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 32001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8934
-------------------------------------   ---- 
End-of-path arrival time (ps)           8934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q       macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_6  macrocell57   7684   8934  32001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32008p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:Counter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:Counter:u0\/z0_comb  datapathcell4   3850   3850  29605  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_7       macrocell18     2299   6149  32008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 32034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:f1_load\/main_2  macrocell49   7651   8901  32034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 32034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q             macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_2  macrocell53   7651   8901  32034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 32159p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q         macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_3  macrocell16   4748   5998  32159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 32198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q        macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_2  macrocell24   4709   5959  32198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 32198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q      macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_2  macrocell25   4709   5959  32198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 32211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                    macrocell84   1250   1250  32211  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_4  macrocell47   7474   8724  32211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_6
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_2\/q  macrocell56   1250   1250  32220  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_6     macrocell45   7465   8715  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_6
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 32220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_2\/q  macrocell56   1250   1250  32220  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_6     macrocell46   7465   8715  32220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_1
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 32260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8675
-------------------------------------   ---- 
End-of-path arrival time (ps)           8675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q        macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_1  macrocell70   7425   8675  32260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 32296p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_2  macrocell17   4610   5860  32296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 32312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell14   1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_8  macrocell16   4594   5844  32312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_3  macrocell18   4533   5783  32373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_1  macrocell18   4526   5776  32381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_7
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 32479p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell15   1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_7  macrocell16   4428   5678  32479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_7
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 32480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q  macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_7     macrocell45   7204   8454  32480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_7
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 32480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q  macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_7     macrocell46   7204   8454  32480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 32573p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell26   1250   1250  32573  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_8  macrocell18   4334   5584  32573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 32617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_3  macrocell17   4290   5540  32617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 32739p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q       macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_3  macrocell24   4168   5418  32739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:state_3\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 32739p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:state_3\/q     macrocell24   1250   1250  17435  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_3  macrocell25   4168   5418  32739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:Counter7\/reset
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 32770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11675
-------------------------------------   ----- 
End-of-path arrival time (ps)           11675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:Counter7\/reset             count7cell     9095  11675  32770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_2\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_4
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 32920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_2\/q  macrocell56   1250   1250  32220  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_4       macrocell48   6765   8015  32920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_4
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 32920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_2\/q       macrocell56   1250   1250  32220  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_4  macrocell57   6765   8015  32920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell83   1250   1250  32929  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_7  macrocell44   6755   8005  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_9
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q               macrocell83   1250   1250  32929  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_9  macrocell45   6755   8005  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 33012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:out_fifo_full\/q  macrocell52    1250   1250  33012  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_1   macrocell100   6673   7923  33012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f1_load\/main_1
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 33020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:f1_load\/main_1  macrocell75   6665   7915  33020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 33027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_1  macrocell17   3880   5130  33027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cnt_enable\/q
Path End       : \PDM_CIC:Integrator:Counter7\/enable
Capture Clock  : \PDM_CIC:Integrator:Counter7\/clock
Path slack     : 33174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3340
------------------------------------------------   ----- 
End-of-path required time (ps)                     41104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cnt_enable\/q     macrocell70   1250   1250  33174  RISE       1
\PDM_CIC:Integrator:Counter7\/enable  count7cell    6680   7930  33174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:Counter7\/clock                        count7cell          0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 33180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_2  macrocell65   6504   7754  33180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_2
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 33180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q             macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_2  macrocell69   6504   7754  33180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 33181p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell16   1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_0  macrocell14   3726   4976  33181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 33219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell58   1250   1250  33219  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_6     macrocell60   6466   7716  33219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 33219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell58   1250   1250  33219  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_4     macrocell61   6466   7716  33219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 33219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q  macrocell58   1250   1250  33219  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_4     macrocell62   6466   7716  33219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 33224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell14   1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_2  macrocell14   3682   4932  33224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33225p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell14   1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_3   macrocell26   3681   4931  33225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q  macrocell60   1250   1250  15788  RISE       1
MODIN3_0/main_2               macrocell2    6409   7659  33276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q  macrocell60   1250   1250  15788  RISE       1
MODIN3_1/main_2               macrocell3    6409   7659  33276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q          macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_0  macrocell16   3621   4871  33286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_0\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_0\/q       macrocell17   1250   1250  17174  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_3  macrocell19   3618   4868  33289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_2\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33297p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_2\/q       macrocell19   1250   1250  16406  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_1  macrocell19   3610   4860  33297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q            macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_0  macrocell47   6377   7627  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q     macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_0  macrocell48   6377   7627  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 33307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_0  macrocell57   6377   7627  33307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 33316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_0  macrocell42   6368   7618  33316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 33316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q               macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_0  macrocell43   6368   7618  33316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_5
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q  macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_5       macrocell48   6337   7587  33347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_5
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q       macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_5  macrocell57   6337   7587  33347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 33370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell23   1250   1250  33370  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_4  macrocell18   3537   4787  33370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 33381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell15   1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_2   macrocell26   3526   4776  33381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_0\/clock_0
Path slack     : 33384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell15   1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/main_1  macrocell14   3523   4773  33384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 33468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell48      1250   1250  33468  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f0_load  datapathcell12   7796   9046  33468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q  macrocell15   1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_1      macrocell10   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_1\/q       macrocell15   1250   1250  22077  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_1  macrocell15   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 33475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_2  macrocell72   6209   7459  33475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_3
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 33475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q     macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:f0_load\/main_3  macrocell74   6209   7459  33475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:shaper:Div:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:Div:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:Div:u0\/sol_msb  datapathcell2   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/sir      datapathcell3      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:Div:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb
Path End       : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir
Capture Clock  : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock
Path slack     : 33477p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -6540
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 35127

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:SofCounter:u0\/sol_msb  datapathcell5   1650   1650  33477  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/sir      datapathcell6      0   1650  33477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:SofCounter:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 33487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell64      1250   1250  33487  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f0_load  datapathcell16   7778   9028  33487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_8
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 33487p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q          macrocell26   1250   1250  32573  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_8  macrocell19   3419   4669  33487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33503p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q              macrocell10   1250   1250  33503  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_1  macrocell11   3404   4654  33503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_5
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 33515p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q           macrocell25   1250   1250  33515  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_5  macrocell16   3391   4641  33515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 33528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f1_load  datapathcell23   7816   9066  33528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 33530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f1_load  datapathcell24   7814   9064  33530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 33585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8929
-------------------------------------   ---- 
End-of-path arrival time (ps)           8929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell48      1250   1250  33468  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f0_load  datapathcell11   7679   8929  33585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/ce1_comb  datapathcell12   5030   5030  33595  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_4    macrocell53      2310   7340  33595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_4
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 33645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/ce1_comb  datapathcell16   5030   5030  33645  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_4    macrocell69      2259   7289  33645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f1_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 33657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:f1_load\/main_0  macrocell65   6027   7277  33657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 33657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q             macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_0  macrocell69   6027   7277  33657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q  macrocell14   1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_2      macrocell10   3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_1\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_0\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_0\/q       macrocell14   1250   1250  21908  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/main_2  macrocell15   3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_1\/clock_0               macrocell15         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 33673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q        macrocell13   1250   1250  24919  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_2  macrocell11   3234   4484  33673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 33673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell13   1250   1250  24919  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_1  macrocell12   3234   4484  33673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 33697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10748
-------------------------------------   ----- 
End-of-path arrival time (ps)           10748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/ar_0             macrocell73    8168  10748  33697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : GenClock/main_1
Capture Clock  : GenClock/clock_0
Path slack     : 33703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q  macrocell12   1250   1250  24017  RISE       1
GenClock/main_1                      macrocell1    3203   4453  33703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell12   1250   1250  24017  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_2  macrocell13   3203   4453  33703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 33704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell11   1250   1250  33704  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_3  macrocell13   3203   4453  33704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:shift_count_reg_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_0\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/ar_0         macrocell54    8123  10703  33741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/ar_0         macrocell55    8123  10703  33741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/ar_0         macrocell56    8123  10703  33741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_2537\/ar_0
Capture Clock  : \PDM_CIC:Net_2537\/clock_0
Path slack     : 33741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Net_2537\/ar_0                         macrocell82    8123  10703  33741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2537\/clock_0                                 macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2654\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 33767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell84         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2654\/q                                 macrocell84   1250   1250  32211  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_1  macrocell91   5918   7168  33767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : Net_3458/ar_0
Capture Clock  : Net_3458/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
Net_3458/ar_0                                   macrocell9     7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/ar_0         macrocell58    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/ar_0         macrocell59    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/ar_0             macrocell71    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:first_count_0\/ar_0         macrocell76    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_r\/clock_0
Path slack     : 34051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/ar_0       macrocell79    7813  10393  34051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell79         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 34213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q         macrocell53      1250   1250  34213  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/route_si  datapathcell12   2902   4152  34213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 34272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -6080
------------------------------------------------   ----- 
End-of-path required time (ps)                     38364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q         macrocell69      1250   1250  34272  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/route_si  datapathcell16   2842   4092  34272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:transfer\/q
Path End       : \AudioClkGen:UDB_ACG:sync:state_3\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:state_3\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:transfer\/q           macrocell26   1250   1250  32573  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/main_4  macrocell24   2629   3879  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:state_3\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:shaper:state_2\/q
Path End       : \AudioClkGen:UDB_ACG:shaper:state_2\/main_6
Capture Clock  : \AudioClkGen:UDB_ACG:shaper:state_2\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:shaper:state_2\/q       macrocell16   1250   1250  21896  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/main_6  macrocell16   2629   3879  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:shaper:state_2\/clock_0               macrocell16         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_2\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_2\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell23   1250   1250  33370  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/main_4  macrocell19   2622   3872  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_2\/clock_0                  macrocell19         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:lastSof\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_0\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_0\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:lastSof\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:lastSof\/q      macrocell23   1250   1250  33370  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/main_4  macrocell17   2622   3872  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_0\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:sync_ready\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:sync_ready\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q       macrocell25   1250   1250  33515  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/main_4  macrocell25   2618   3868  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync_ready\/q
Path End       : \AudioClkGen:UDB_ACG:transfer\/main_0
Capture Clock  : \AudioClkGen:UDB_ACG:transfer\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync_ready\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync_ready\/q     macrocell25   1250   1250  33515  RISE       1
\AudioClkGen:UDB_ACG:transfer\/main_0  macrocell26   2618   3868  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:transfer\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:delta\/q
Path End       : \AudioClkGen:UDB_ACG:delta\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:delta\/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:delta\/q       macrocell10   1250   1250  33503  RISE       1
\AudioClkGen:UDB_ACG:delta\/main_4  macrocell10   2612   3862  34295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:delta\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell48      1250   1250  33468  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f0_load  datapathcell10   6929   8179  34335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 34353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q                macrocell48     1250   1250  33468  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f0_load  datapathcell9   6912   8162  34353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 34354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_0  macrocell44   5331   6581  34354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 34354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_0  macrocell45   5331   6581  34354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 34354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_2\/q       macrocell46   1250   1250  12180  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_0  macrocell46   5331   6581  34354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 34368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell64      1250   1250  33487  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f0_load  datapathcell13   6896   8146  34368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_2  macrocell58   5302   6552  34382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q               macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_2  macrocell59   5302   6552  34382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_1  macrocell58   5282   6532  34402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q               macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_1  macrocell59   5282   6532  34402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 34439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell64      1250   1250  33487  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f0_load  datapathcell15   6826   8076  34439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_1  macrocell42   5164   6414  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 34521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_1  macrocell43   5164   6414  34521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:sync:addr_1\/q
Path End       : \AudioClkGen:UDB_ACG:sync:addr_1\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:sync:addr_1\/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:sync:addr_1\/q       macrocell18   1250   1250  16348  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/main_2  macrocell18   2318   3568  34589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:sync:addr_1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_4
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q       macrocell11   1250   1250  33704  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_4  macrocell11   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:deltaReg\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:deltaReg\/q      macrocell11   1250   1250  33704  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_3  macrocell12   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : GenClock/main_0
Capture Clock  : GenClock/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q  macrocell13   1250   1250  24919  RISE       1
GenClock/main_0                      macrocell1    2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
GenClock/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_1\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_1\/main_1
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_1\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_1\/q       macrocell13   1250   1250  24919  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/main_1  macrocell13   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_1\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:deltaReg\/main_3
Capture Clock  : \AudioClkGen:UDB_ACG:div:deltaReg\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q        macrocell12   1250   1250  24017  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/main_3  macrocell11   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:deltaReg\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AudioClkGen:UDB_ACG:div:state_0\/q
Path End       : \AudioClkGen:UDB_ACG:div:state_0\/main_2
Capture Clock  : \AudioClkGen:UDB_ACG:div:state_0\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (AudioClkGen_Ref:R#1 vs. AudioClkGen_Ref:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\AudioClkGen:UDB_ACG:div:state_0\/q       macrocell12   1250   1250  24017  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/main_2  macrocell12   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\AudioClkGen:UDB_ACG:div:state_0\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_2/main_5
Capture Clock  : MODIN3_2/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell2    1250   1250  34613  RISE       1
MODIN3_2/main_5  macrocell4    5071   6321  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_3/main_6
Capture Clock  : MODIN3_3/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell2    1250   1250  34613  RISE       1
MODIN3_3/main_6  macrocell5    5071   6321  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:out_fifo_full\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/ar_0             macrocell52    7248   9828  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:out_fifo_full\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:first_count_0\/ar_0             macrocell66    7248   9828  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:first_count_1\/ar_0             macrocell67    7248   9828  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/ar_0        macrocell80    7248   9828  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/ar_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/ar_0        macrocell81    7248   9828  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f1_load  datapathcell22   6725   7975  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f1_load\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:f1_load\/ar_0                   macrocell49    7245   9825  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/ar_0           macrocell53    7245   9825  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 34621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f1_load  datapathcell21   6723   7973  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_l\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 34657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f0_load\/q       macrocell48    1250   1250  33468  RISE       1
\PDM_CIC:wire_comb_ov_l\/main_0  macrocell100   5028   6278  34657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 34688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q       macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/main_1  macrocell72   4997   6247  34688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_1\/q
Path End       : \PDM_CIC:Integrator:f0_load\/main_2
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 34688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_1\/q     macrocell72   1250   1250  13438  RISE       1
\PDM_CIC:Integrator:f0_load\/main_2  macrocell74   4997   6247  34688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_2/main_4
Capture Clock  : MODIN3_2/clock_0
Path slack     : 34818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q       macrocell3    1250   1250  34818  RISE       1
MODIN3_2/main_4  macrocell4    4867   6117  34818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_3/main_5
Capture Clock  : MODIN3_3/clock_0
Path slack     : 34818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q       macrocell3    1250   1250  34818  RISE       1
MODIN3_3/main_5  macrocell5    4867   6117  34818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 34864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q            macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_2  macrocell47   4821   6071  34864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 34864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q     macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_2  macrocell48   4821   6071  34864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_2
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 34864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_2  macrocell57   4821   6071  34864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 34872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_2  macrocell42   4812   6062  34872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 34872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q               macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_2  macrocell43   4812   6062  34872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 34892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q  macrocell62   1250   1250  16108  RISE       1
MODIN3_0/main_0               macrocell2    4792   6042  34892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 34892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q  macrocell62   1250   1250  16108  RISE       1
MODIN3_1/main_0               macrocell3    4792   6042  34892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 34894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_0  macrocell58   4791   6041  34894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 34894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q               macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_0  macrocell59   4791   6041  34894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 34910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q                macrocell64      1250   1250  33487  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f0_load  datapathcell14   6354   7604  34910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cnt_enable\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:cnt_enable\/ar_0            macrocell70    6887   9467  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : MODIN3_2/ar_0
Capture Clock  : MODIN3_2/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
MODIN3_2/ar_0                                   macrocell4     6886   9466  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : MODIN3_3/ar_0
Capture Clock  : MODIN3_3/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
MODIN3_3/ar_0                                   macrocell5     6886   9466  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/ap_0            macrocell63    6886   9466  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:first_count_1\/ar_0         macrocell77    6886   9466  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_2666\/ar_0
Capture Clock  : \PDM_CIC:Net_2666\/clock_0
Path slack     : 34978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Net_2666\/ar_0                         macrocell87    6886   9466  34978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2666\/clock_0                                 macrocell87         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 34993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_1  macrocell60   4691   5941  34993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 34993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_1  macrocell61   4691   5941  34993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 34993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q       macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_1  macrocell62   4691   5941  34993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 34993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q     macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_1  macrocell64   4691   5941  34993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock
Path slack     : 35082p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/f0_load  datapathcell24   6183   7433  35082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u3\/clock               datapathcell24      0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock
Path slack     : 35083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/f0_load  datapathcell23   6182   7432  35083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u2\/clock               datapathcell23      0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f0_load\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 35170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f0_load\/q       macrocell64    1250   1250  33487  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_0  macrocell101   4514   5764  35170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 35189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q            macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_1  macrocell47   4495   5745  35189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_1
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 35189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q     macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_1  macrocell48   4495   5745  35189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_1
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 35189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q               macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_1  macrocell57   4495   5745  35189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_r\/q
Path End       : \PDM_CIC:Net_3010\/main_1
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 35271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_r\/clock_0               macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_r\/q  macrocell79   1250   1250  35271  RISE       1
\PDM_CIC:Net_3010\/main_1               macrocell89   4414   5664  35271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell89         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_2
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 35298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q            macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_2  macrocell63   4387   5637  35298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Net_2666\/main_2
Capture Clock  : \PDM_CIC:Net_2666\/clock_0
Path slack     : 35298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q  macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Net_2666\/main_2     macrocell87   4387   5637  35298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2666\/clock_0                                 macrocell87         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : MODIN3_2/main_2
Capture Clock  : MODIN3_2/clock_0
Path slack     : 35314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q  macrocell60   1250   1250  15788  RISE       1
MODIN3_2/main_2               macrocell4    4370   5620  35314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : MODIN3_3/main_2
Capture Clock  : MODIN3_3/clock_0
Path slack     : 35314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q  macrocell60   1250   1250  15788  RISE       1
MODIN3_3/main_2               macrocell5    4370   5620  35314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_1
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 35318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q            macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_1  macrocell63   4367   5617  35318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : \PDM_CIC:Net_2666\/main_1
Capture Clock  : \PDM_CIC:Net_2666\/clock_0
Path slack     : 35318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q  macrocell61   1250   1250  13665  RISE       1
\PDM_CIC:Net_2666\/main_1     macrocell87   4367   5617  35318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2666\/clock_0                                 macrocell87         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_2
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 35319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q        macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_2  macrocell70   4366   5616  35319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : MODIN3_2/main_1
Capture Clock  : MODIN3_2/clock_0
Path slack     : 35338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q  macrocell61   1250   1250  13665  RISE       1
MODIN3_2/main_1               macrocell4    4347   5597  35338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_1\/q
Path End       : MODIN3_3/main_1
Capture Clock  : MODIN3_3/clock_0
Path slack     : 35338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_1\/q  macrocell61   1250   1250  13665  RISE       1
MODIN3_3/main_1               macrocell5    4347   5597  35338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_1  macrocell44   4251   5501  35433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_1  macrocell45   4251   5501  35433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_1
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_1\/q       macrocell45   1250   1250  12430  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_1  macrocell46   4251   5501  35433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_9
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 35514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q                         macrocell2    1250   1250  34613  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_9  macrocell61   4171   5421  35514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_8
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 35514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q                         macrocell2    1250   1250  34613  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_8  macrocell62   4171   5421  35514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_6
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 35514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q                       macrocell2    1250   1250  34613  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_6  macrocell64   4171   5421  35514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 35521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_0  macrocell80   4163   5413  35521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_0
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 35521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q            macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_0  macrocell81   4163   5413  35521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 35584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell50   1250   1250  35584  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_1  macrocell51   4100   5350  35584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 35603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell51   1250   1250  35603  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_0  macrocell50   4082   5332  35603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_0\/clock_0
Path slack     : 35631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q       macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/main_3  macrocell54   4053   5303  35631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 35647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q       macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/main_4  macrocell55   4037   5287  35647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_0\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_5
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 35647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_0\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_0\/q       macrocell54   1250   1250  30698  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_5  macrocell56   4037   5287  35647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 35710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f1_load  datapathcell19   5635   6885  35710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 35712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f1_load  datapathcell20   5633   6883  35712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_8
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q                         macrocell3    1250   1250  34818  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_8  macrocell61   3968   5218  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_7
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q                         macrocell3    1250   1250  34818  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_7  macrocell62   3968   5218  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_5
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q                       macrocell3    1250   1250  34818  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_5  macrocell64   3968   5218  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 35727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell59   1250   1250  35727  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_5     macrocell60   3957   5207  35727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 35727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell59   1250   1250  35727  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_3     macrocell61   3957   5207  35727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 35727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q  macrocell59   1250   1250  35727  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_3     macrocell62   3957   5207  35727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_0
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 35808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q            macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_0  macrocell63   3876   5126  35808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Net_2666\/main_0
Capture Clock  : \PDM_CIC:Net_2666\/clock_0
Path slack     : 35808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q  macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Net_2666\/main_0     macrocell87   3876   5126  35808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2666\/clock_0                                 macrocell87         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : MODIN3_2/main_0
Capture Clock  : MODIN3_2/clock_0
Path slack     : 35822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q  macrocell62   1250   1250  16108  RISE       1
MODIN3_2/main_0               macrocell4    3863   5113  35822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : MODIN3_3/main_0
Capture Clock  : MODIN3_3/clock_0
Path slack     : 35822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q  macrocell62   1250   1250  16108  RISE       1
MODIN3_3/main_0               macrocell5    3863   5113  35822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 35823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell65      1250   1250  35823  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/f1_load  datapathcell14   5521   6771  35823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 35883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell67   1250   1250  31754  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_0  macrocell66   3801   5051  35883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_1\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 35883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_1\/q       macrocell67   1250   1250  31754  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_0  macrocell67   3801   5051  35883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 35911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_2  macrocell44   3774   5024  35911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 35911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_2  macrocell45   3774   5024  35911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 35911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:cs_addr_0\/q       macrocell44   1250   1250  12032  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_2  macrocell46   3774   5024  35911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_2\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_3
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 35993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_2\/q       macrocell56   1250   1250  32220  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_3  macrocell56   3691   4941  35993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:out_fifo_full_l\/ar_0
Capture Clock  : \PDM_CIC:Integrator:out_fifo_full_l\/clock_0
Path slack     : 36085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/ar_0       macrocell78    5779   8359  36085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell78         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/ar_0                 macrocell60    5778   8358  36086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/ar_0                 macrocell61    5778   8358  36086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/ar_0                 macrocell62    5778   8358  36086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:f0_load\/ar_0                   macrocell64    5778   8358  36086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:out_fifo_full\/q
Path End       : \PDM_CIC:wire_comb_ov_r\/main_1
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 36090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:out_fifo_full\/q  macrocell68    1250   1250  36090  RISE       1
\PDM_CIC:wire_comb_ov_r\/main_1   macrocell101   3594   4844  36090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock
Path slack     : 36171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/f0_load  datapathcell21   5093   6343  36171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u0\/clock               datapathcell21      0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock
Path slack     : 36172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/f0_load  datapathcell22   5092   6342  36172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk3:dp32_r:u1\/clock               datapathcell22      0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3458/q
Path End       : Net_3458/main_0
Capture Clock  : Net_3458/clock_0
Path slack     : 36189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3458/q       macrocell9    1250   1250  36189  RISE       1
Net_3458/main_0  macrocell9    3495   4745  36189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_0\/clock_0
Path slack     : 36193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell66   1250   1250  31966  RISE       1
\PDM_CIC:Comb_R:first_count_0\/main_1  macrocell66   3491   4741  36193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:first_count_0\/q
Path End       : \PDM_CIC:Comb_R:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Comb_R:first_count_1\/clock_0
Path slack     : 36193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_0\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:first_count_0\/q       macrocell66   1250   1250  31966  RISE       1
\PDM_CIC:Comb_R:first_count_1\/main_1  macrocell67   3491   4741  36193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:first_count_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 36203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q   macrocell77   1250   1250  36203  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_3  macrocell71   3482   4732  36203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 36203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell77   1250   1250  36203  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_0  macrocell76   3482   4732  36203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_2  macrocell60   3437   4687  36248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_2  macrocell61   3437   4687  36248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_2
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q       macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_2  macrocell62   3437   4687  36248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_0\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_2
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_0\/q     macrocell60   1250   1250  15788  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_2  macrocell64   3437   4687  36248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_l\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_l\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_l\/clock_0
Path slack     : 36251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_l\/q       macrocell80   1250   1250  18495  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/main_3  macrocell80   3433   4683  36251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_l\/clock_0                macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_1\/clock_0
Path slack     : 36257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q       macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/main_3  macrocell55   3427   4677  36257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_1\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_2\/main_4
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_2\/clock_0
Path slack     : 36257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_1\/q       macrocell55   1250   1250  32480  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/main_4  macrocell56   3427   4677  36257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:pdm_data_reg_r\/q
Path End       : \PDM_CIC:Integrator:pdm_data_reg_r\/main_3
Capture Clock  : \PDM_CIC:Integrator:pdm_data_reg_r\/clock_0
Path slack     : 36267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:pdm_data_reg_r\/q       macrocell81   1250   1250  17020  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/main_3  macrocell81   3417   4667  36267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:pdm_data_reg_r\/clock_0                macrocell81         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 36271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell76   1250   1250  36271  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_1  macrocell77   3414   4664  36271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_4
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 36273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q    macrocell76   1250   1250  36271  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_4  macrocell70   3412   4662  36273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_3/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_6
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_3/q                         macrocell5    1250   1250  36278  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_6  macrocell61   3407   4657  36278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_3/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_3/q                         macrocell5    1250   1250  36278  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_5  macrocell62   3407   4657  36278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_3/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_3
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_3/q                       macrocell5    1250   1250  36278  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_3  macrocell64   3407   4657  36278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_7
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell85   1250   1250  36289  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_7  macrocell60   3396   4646  36289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q               macrocell85   1250   1250  36289  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_5  macrocell61   3396   4646  36289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_4
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 36295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                    macrocell86   1250   1250  36295  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_4  macrocell63   3390   4640  36295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 36371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell65      1250   1250  35823  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/f1_load  datapathcell13   4973   6223  36371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_6
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell42   1250   1250  36381  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_6     macrocell44   3304   4554  36381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell42   1250   1250  36381  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_4     macrocell45   3304   4554  36381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q  macrocell42   1250   1250  36381  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_4     macrocell46   3304   4554  36381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_3\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_3\/q  macrocell57   1250   1250  36385  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_5     macrocell45   3299   4549  36385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_3\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_3\/q  macrocell57   1250   1250  36385  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_5     macrocell46   3299   4549  36385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : Net_3458/main_3
Capture Clock  : Net_3458/clock_0
Path slack     : 36403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q  macrocell71   1250   1250  13102  RISE       1
Net_3458/main_3                   macrocell9    3281   4531  36403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3458/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_2
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 36403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_0\/q       macrocell71   1250   1250  13102  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_2  macrocell71   3281   4531  36403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:cs_addr_2\/q
Path End       : \PDM_CIC:Integrator:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_2\/clock_0
Path slack     : 36442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:cs_addr_2\/q       macrocell73   1250   1250  10361  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/main_0  macrocell73   3242   4492  36442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_2\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_2/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_7
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_2/q                         macrocell4    1250   1250  36450  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_7  macrocell61   3235   4485  36450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_2/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_6
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_2/q                         macrocell4    1250   1250  36450  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_6  macrocell62   3235   4485  36450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_2/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_4
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_2/q                       macrocell4    1250   1250  36450  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_4  macrocell64   3235   4485  36450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q   macrocell50   1250   1250  35584  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_4  macrocell44   3217   4467  36468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_5
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell43   1250   1250  36515  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_5     macrocell44   3170   4420  36515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 36515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell43   1250   1250  36515  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/main_3     macrocell45   3170   4420  36515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 36515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q  macrocell43   1250   1250  36515  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/main_3     macrocell46   3170   4420  36515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 36519p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q   macrocell51   1250   1250  35603  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/main_3  macrocell44   3165   4415  36519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:out_fifo_full_l\/q
Path End       : \PDM_CIC:Net_3007\/main_1
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 36751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:out_fifo_full_l\/clock_0               macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:out_fifo_full_l\/q  macrocell78   1250   1250  36751  RISE       1
\PDM_CIC:Net_3007\/main_1               macrocell88   2933   4183  36751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell88         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3007\/main_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 36787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell74   1250   1250  35082  RISE       1
\PDM_CIC:Net_3007\/main_0       macrocell88   2898   4148  36787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell88         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Net_3010\/main_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 36787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q  macrocell74   1250   1250  35082  RISE       1
\PDM_CIC:Net_3010\/main_0       macrocell89   2898   4148  36787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell89         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_L:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_L:right_shift_msb\/clock_0
Path slack     : 36793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:right_shift_msb\/q       macrocell53   1250   1250  34213  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/main_3  macrocell53   2892   4142  36793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:right_shift_msb\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 36803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f1_load  datapathcell17   4542   5792  36803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:right_shift_msb\/q
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/main_3
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 36855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:right_shift_msb\/q       macrocell69   1250   1250  34272  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/main_3  macrocell69   2829   4079  36855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2664\/main_2
Capture Clock  : \PDM_CIC:Net_2664\/clock_0
Path slack     : 36888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q  macrocell97   1250   1250  36888  RISE       1
\PDM_CIC:Net_2664\/main_2                        macrocell85   2797   4047  36888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 36888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/q       macrocell97   1250   1250  36888  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_3  macrocell97   2797   4047  36888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_0\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_0\/clock_0
Path slack     : 36893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/main_0  macrocell60   2792   4042  36893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_1\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_1\/clock_0
Path slack     : 36893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/main_0  macrocell61   2792   4042  36893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_1\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:cs_addr_2\/main_0
Capture Clock  : \PDM_CIC:Comb_R:cs_addr_2\/clock_0
Path slack     : 36893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q       macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/main_0  macrocell62   2792   4042  36893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:cs_addr_2\/q
Path End       : \PDM_CIC:Comb_R:f0_load\/main_0
Capture Clock  : \PDM_CIC:Comb_R:f0_load\/clock_0
Path slack     : 36893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:cs_addr_2\/clock_0                         macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:cs_addr_2\/q     macrocell62   1250   1250  16108  RISE       1
\PDM_CIC:Comb_R:f0_load\/main_0  macrocell64   2792   4042  36893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:Net_2665\/main_2
Capture Clock  : \PDM_CIC:Net_2665\/clock_0
Path slack     : 36908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q  macrocell93   1250   1250  36908  RISE       1
\PDM_CIC:Net_2665\/main_2                       macrocell86   2776   4026  36908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell86         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 36908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/q       macrocell93   1250   1250  36908  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_3  macrocell93   2776   4026  36908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sor  datapathcell10   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/sil  datapathcell9       0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sor  datapathcell11   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/sil  datapathcell10      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:genblk2:dp32:u3\/sor  datapathcell12   1510   1510  36984  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/sil  datapathcell11      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u0\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u0\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sor  datapathcell14   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/sil  datapathcell13      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u0\/clock                     datapathcell13      0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u1\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u1\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sor  datapathcell15   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/sil  datapathcell14      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u1\/clock                     datapathcell14      0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:genblk2:dp32:u3\/sor
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/sil
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 36984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -5950
------------------------------------------------   ----- 
End-of-path required time (ps)                     38494

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1510
-------------------------------------   ---- 
End-of-path arrival time (ps)           1510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:genblk2:dp32:u3\/sor  datapathcell16   1510   1510  36984  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/sil  datapathcell15      0   1510  36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2548\/main_2
Capture Clock  : \PDM_CIC:Net_2548\/clock_0
Path slack     : 36986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q  macrocell95   1250   1250  36986  RISE       1
\PDM_CIC:Net_2548\/main_2                        macrocell83   2698   3948  36986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 36986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/q       macrocell95   1250   1250  36986  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_3  macrocell95   2698   3948  36986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 37046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell2    1250   1250  34613  RISE       1
MODIN3_0/main_3  macrocell2    2639   3889  37046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 37046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell2    1250   1250  34613  RISE       1
MODIN3_1/main_4  macrocell3    2639   3889  37046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2664\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0
Path slack     : 37053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2664\/clock_0                                 macrocell85         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2664\/q                                  macrocell85   1250   1250  36289  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/main_0  macrocell97   2632   3882  37053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\/clock_0      macrocell97         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_3/q
Path End       : MODIN3_3/main_3
Capture Clock  : MODIN3_3/clock_0
Path slack     : 37056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_3/q       macrocell5    1250   1250  36278  RISE       1
MODIN3_3/main_3  macrocell5    2628   3878  37056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2665\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0
Path slack     : 37065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2665\/clock_0                                 macrocell86         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2665\/q                                 macrocell86   1250   1250  36295  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/main_0  macrocell93   2619   3869  37065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\/clock_0       macrocell93         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_0\/clock_0
Path slack     : 37074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell58   1250   1250  33219  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/main_3  macrocell58   2610   3860  37074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 37074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_0\/q       macrocell58   1250   1250  33219  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_4  macrocell59   2610   3860  37074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/ar_0         macrocell42    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/ar_0         macrocell43    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/ap_0
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/ap_0            macrocell47    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:f0_load\/ar_0                   macrocell48    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:first_count_1\/ar_0             macrocell51    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/ar_0         macrocell57    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:out_fifo_full\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:out_fifo_full\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/ar_0             macrocell68    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:out_fifo_full\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:f1_load\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:f1_load\/ar_0                   macrocell65    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_R:right_shift_msb\/ar_0
Capture Clock  : \PDM_CIC:Comb_R:right_shift_msb\/clock_0
Path slack     : 37094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7350
-------------------------------------   ---- 
End-of-path arrival time (ps)           7350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/ar_0           macrocell69    4770   7350  37094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:right_shift_msb\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:cnt_enable\/main_3
Capture Clock  : \PDM_CIC:Integrator:cnt_enable\/clock_0
Path slack     : 37096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q    macrocell77   1250   1250  36203  RISE       1
\PDM_CIC:Integrator:cnt_enable\/main_3  macrocell70   2588   3838  37096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cnt_enable\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_1\/q
Path End       : \PDM_CIC:Integrator:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Integrator:first_count_1\/clock_0
Path slack     : 37099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_1\/q       macrocell77   1250   1250  36203  RISE       1
\PDM_CIC:Integrator:first_count_1\/main_0  macrocell77   2586   3836  37099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_L:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_L:d0_reg_updated\/clock_0
Path slack     : 37146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:d0_reg_updated\/q       macrocell47   1250   1250  37146  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/main_3  macrocell47   2539   3789  37146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:d0_reg_updated\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_0\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_0\/clock_0
Path slack     : 37147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell42   1250   1250  36381  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/main_3  macrocell42   2538   3788  37147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_0\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_4
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_0\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_0\/q       macrocell42   1250   1250  36381  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_4  macrocell43   2538   3788  37147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:Net_2654\/main_2
Capture Clock  : \PDM_CIC:Net_2654\/clock_0
Path slack     : 37152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q  macrocell91   1250   1250  37152  RISE       1
\PDM_CIC:Net_2654\/main_2                       macrocell84   2533   3783  37152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2654\/clock_0                                 macrocell84         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q
Path End       : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3
Capture Clock  : \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0
Path slack     : 37152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/q       macrocell91   1250   1250  37152  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/main_3  macrocell91   2533   3783  37152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\/clock_0       macrocell91         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Net_2548\/q
Path End       : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0
Capture Clock  : \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0
Path slack     : 37160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_2548\/clock_0                                 macrocell83         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Net_2548\/q                                  macrocell83   1250   1250  32929  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/main_0  macrocell95   2525   3775  37160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\/clock_0      macrocell95         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_3\/q
Path End       : \PDM_CIC:Comb_L:f0_load\/main_3
Capture Clock  : \PDM_CIC:Comb_L:f0_load\/clock_0
Path slack     : 37161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_3\/q  macrocell57   1250   1250  36385  RISE       1
\PDM_CIC:Comb_L:f0_load\/main_3       macrocell48   2523   3773  37161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f0_load\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:shift_count_reg_3\/q
Path End       : \PDM_CIC:Comb_L:shift_count_reg_3\/main_3
Capture Clock  : \PDM_CIC:Comb_L:shift_count_reg_3\/clock_0
Path slack     : 37161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:shift_count_reg_3\/q       macrocell57   1250   1250  36385  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/main_3  macrocell57   2523   3773  37161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:shift_count_reg_3\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:first_count_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:first_count_0\/ar_0             macrocell50    4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Integrator:cs_addr_1\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/ar_0             macrocell72    4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_1\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f0_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f0_load\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:f0_load\/ar_0               macrocell74    4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3007\/ar_0
Capture Clock  : \PDM_CIC:Net_3007\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Net_3007\/ar_0                         macrocell88    4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3007\/clock_0                                 macrocell88         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Net_3010\/ar_0
Capture Clock  : \PDM_CIC:Net_3010\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Net_3010\/ar_0                         macrocell89    4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Net_3010\/clock_0                                 macrocell89         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_l\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_l\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:wire_comb_ov_l\/ar_0                   macrocell100   4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_l\/clock_0                           macrocell100        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:wire_comb_ov_r\/ar_0
Capture Clock  : \PDM_CIC:wire_comb_ov_r\/clock_0
Path slack     : 37193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:wire_comb_ov_r\/ar_0                   macrocell101   4671   7251  37193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:wire_comb_ov_r\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock
Path slack     : 37261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/f0_load  datapathcell20   4004   5254  37261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u3\/clock               datapathcell20      0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock
Path slack     : 37262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/f0_load  datapathcell19   4003   5253  37262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u2\/clock               datapathcell19      0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u2\/clock
Path slack     : 37322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell65      1250   1250  35823  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/f1_load  datapathcell15   4023   5273  37322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u2\/clock                     datapathcell15      0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_2/q
Path End       : MODIN3_2/main_3
Capture Clock  : MODIN3_2/clock_0
Path slack     : 37367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_2/q       macrocell4    1250   1250  36450  RISE       1
MODIN3_2/main_3  macrocell4    2318   3568  37367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_2/q
Path End       : MODIN3_3/main_4
Capture Clock  : MODIN3_3/clock_0
Path slack     : 37367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_2/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_2/q       macrocell4    1250   1250  36450  RISE       1
MODIN3_3/main_4  macrocell5    2318   3568  37367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_3/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_0\/q
Path End       : \PDM_CIC:Comb_L:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Comb_L:first_count_0\/clock_0
Path slack     : 37374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_0\/q       macrocell50   1250   1250  35584  RISE       1
\PDM_CIC:Comb_L:first_count_0\/main_1  macrocell50   2311   3561  37374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:cs_addr_0\/main_4
Capture Clock  : \PDM_CIC:Integrator:cs_addr_0\/clock_0
Path slack     : 37378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q   macrocell76   1250   1250  36271  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/main_4  macrocell71   2307   3557  37378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:cs_addr_0\/clock_0                     macrocell71         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:first_count_0\/q
Path End       : \PDM_CIC:Integrator:first_count_0\/main_1
Capture Clock  : \PDM_CIC:Integrator:first_count_0\/clock_0
Path slack     : 37378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:first_count_0\/q       macrocell76   1250   1250  36271  RISE       1
\PDM_CIC:Integrator:first_count_0\/main_1  macrocell76   2307   3557  37378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:first_count_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 37379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q       macrocell3    1250   1250  34818  RISE       1
MODIN3_1/main_3  macrocell3    2305   3555  37379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_R:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_R:comb_loop_count_1\/clock_0
Path slack     : 37380p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:comb_loop_count_1\/q       macrocell59   1250   1250  35727  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/main_3  macrocell59   2304   3554  37380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:comb_loop_count_1\/clock_0                 macrocell59         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:d0_reg_updated\/q
Path End       : \PDM_CIC:Comb_R:d0_reg_updated\/main_3
Capture Clock  : \PDM_CIC:Comb_R:d0_reg_updated\/clock_0
Path slack     : 37395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:d0_reg_updated\/q       macrocell63   1250   1250  37395  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/main_3  macrocell63   2290   3540  37395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:d0_reg_updated\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:comb_loop_count_1\/q
Path End       : \PDM_CIC:Comb_L:comb_loop_count_1\/main_3
Capture Clock  : \PDM_CIC:Comb_L:comb_loop_count_1\/clock_0
Path slack     : 37432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:comb_loop_count_1\/q       macrocell43   1250   1250  36515  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/main_3  macrocell43   2252   3502  37432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:comb_loop_count_1\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:first_count_1\/q
Path End       : \PDM_CIC:Comb_L:first_count_1\/main_0
Capture Clock  : \PDM_CIC:Comb_L:first_count_1\/clock_0
Path slack     : 37436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     40934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:first_count_1\/q       macrocell51   1250   1250  35603  RISE       1
\PDM_CIC:Comb_L:first_count_1\/main_0  macrocell51   2248   3498  37436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:first_count_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u0\/clock
Path slack     : 37718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell49     1250   1250  37718  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/f1_load  datapathcell9   3627   4877  37718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u1\/clock
Path slack     : 37722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell49      1250   1250  37718  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/f1_load  datapathcell10   3622   4872  37722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f1_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 37770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f1_load\/q                  macrocell75      1250   1250  33528  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f1_load  datapathcell18   3574   4824  37770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_R:f1_load\/q
Path End       : \PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_R:genblk2:dp32:u3\/clock
Path slack     : 37851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:f1_load\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_R:f1_load\/q                macrocell65      1250   1250  35823  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/f1_load  datapathcell16   3494   4744  37851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_R:genblk2:dp32:u3\/clock                     datapathcell16      0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_0\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_0\/clock_0
Path slack     : 38120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/ar_0                 macrocell44    3744   6324  38120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_0\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_1\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_1\/clock_0
Path slack     : 38120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/ar_0                 macrocell45    3744   6324  38120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_1\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Comb_L:cs_addr_2\/ar_0
Capture Clock  : \PDM_CIC:Comb_L:cs_addr_2\/clock_0
Path slack     : 38120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/ar_0                 macrocell46    3744   6324  38120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:cs_addr_2\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : MODIN3_0/ar_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 38121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
MODIN3_0/ar_0                                   macrocell2     3744   6324  38121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : MODIN3_1/ar_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 38121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
MODIN3_1/ar_0                                   macrocell3     3744   6324  38121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0
Path End       : \PDM_CIC:Integrator:f1_load\/ar_0
Capture Clock  : \PDM_CIC:Integrator:f1_load\/clock_0
Path slack     : 38121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     44444

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\/control_0  controlcell3   2580   2580  32770  RISE       1
\PDM_CIC:Integrator:f1_load\/ar_0               macrocell75    3744   6324  38121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f1_load\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock
Path slack     : 38350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/f0_load  datapathcell17   2914   4164  38350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u0\/clock               datapathcell17      0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Integrator:f0_load\/q
Path End       : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load
Capture Clock  : \PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock
Path slack     : 38351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     42514

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:f0_load\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Integrator:f0_load\/q                  macrocell74      1250   1250  35082  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/f0_load  datapathcell18   2913   4163  38351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Integrator:genblk2:dp32_l:u1\/clock               datapathcell18      0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u3\/clock
Path slack     : 38754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell49      1250   1250  37718  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/f1_load  datapathcell12   2590   3840  38754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u3\/clock                     datapathcell12      0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PDM_CIC:Comb_L:f1_load\/q
Path End       : \PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load
Capture Clock  : \PDM_CIC:Comb_L:genblk2:dp32:u2\/clock
Path slack     : 38758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_CIC:R#1 vs. Clock_CIC:R#2)   44444
- Setup time                                       -1850
------------------------------------------------   ----- 
End-of-path required time (ps)                     42594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:f1_load\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PDM_CIC:Comb_L:f1_load\/q                macrocell49      1250   1250  37718  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/f1_load  datapathcell11   2586   3836  38758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PDM_CIC:Comb_L:genblk2:dp32:u2\/clock                     datapathcell11      0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:Tx:TxStsReg\/status_0
Capture Clock  : \I2S:Tx:TxStsReg\/clock
Path slack     : 161109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -1570
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             176208

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15099
-------------------------------------   ----- 
End-of-path arrival time (ps)           15099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161109  RISE       1
\I2S:tx_status_0\/main_2           macrocell39     2303   7583  161109  RISE       1
\I2S:tx_status_0\/q                macrocell39     3350  10933  161109  RISE       1
\I2S:Tx:TxStsReg\/status_0         statusicell1    4166  15099  161109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:TxStsReg\/clock                                    statusicell1        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 161704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q          macrocell38     1250   1250  161704  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_1  datapathcell8   3854   5104  161704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:Tx:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:Tx:dpTx:u0\/clock
Path slack     : 162485p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             166808

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                    model name     delay     AT   slack  edge  Fanout
--------------------------  -------------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q          macrocell37     1250   1250  162485  RISE       1
\I2S:Tx:dpTx:u0\/cs_addr_0  datapathcell8   3073   4323  162485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/so_comb
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 166054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8214
-------------------------------------   ---- 
End-of-path arrival time (ps)           8214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                  model name     delay     AT   slack  edge  Fanout
------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/so_comb  datapathcell8   4550   4550  166054  RISE       1
Net_2161/main_0           macrocell6      3664   8214  166054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:txenable\/main_0
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 166554p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  166554  RISE       1
\I2S:txenable\/main_0     macrocell41   5604   7714  166554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Tx:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 166685p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Tx:dpTx:u0\/clock                                     datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:Tx:dpTx:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  161109  RISE       1
\I2S:tx_underflow_sticky\/main_3   macrocell40     2303   7583  166685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:BitCounter\/enable
Capture Clock  : \I2S:BitCounter\/clock
Path slack     : 166740p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3340
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174438

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  166740  RISE       1
\I2S:BitCounter\/enable      count7cell     5118   7698  166740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_0\/main_0
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  166554  RISE       1
\I2S:tx_state_0\/main_0   macrocell37   5046   7156  167112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_0
Path End       : \I2S:tx_state_1\/main_0
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_0  count7cell    2110   2110  166554  RISE       1
\I2S:tx_state_1\/main_0   macrocell38   5046   7156  167112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : Net_2586/main_1
Capture Clock  : Net_2586/clock_0
Path slack     : 167320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  167320  RISE       1
Net_2586/main_1           macrocell7    4838   6948  167320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:txenable\/main_1
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 167468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  166740  RISE       1
\I2S:txenable\/main_1        macrocell41    4220   6800  167468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_0\/main_1
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  167479  RISE       1
\I2S:tx_state_0\/main_1   macrocell37   4678   6788  167479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:tx_state_1\/main_1
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  167479  RISE       1
\I2S:tx_state_1\/main_1   macrocell38   4678   6788  167479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_5
Path End       : \I2S:txenable\/main_4
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 167496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_5  count7cell    2110   2110  167479  RISE       1
\I2S:txenable\/main_4     macrocell41   4662   6772  167496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_2
Path End       : \I2S:reset\/main_0
Capture Clock  : \I2S:reset\/clock_0
Path slack     : 167571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_2  controlcell2   2580   2580  166740  RISE       1
\I2S:reset\/main_0           macrocell36    4116   6696  167571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell36         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_0\/main_5
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  167783  RISE       1
\I2S:tx_state_0\/main_5   macrocell37   4375   6485  167783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:tx_state_1\/main_5
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  167783  RISE       1
\I2S:tx_state_1\/main_5   macrocell38   4375   6485  167783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_0\/main_4
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 167798p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  167798  RISE       1
\I2S:tx_state_0\/main_4   macrocell37   4359   6469  167798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:tx_state_1\/main_4
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 167798p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  167798  RISE       1
\I2S:tx_state_1\/main_4   macrocell38   4359   6469  167798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_1
Path End       : \I2S:txenable\/main_8
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 168350p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_1  count7cell    2110   2110  167783  RISE       1
\I2S:txenable\/main_8     macrocell41   3808   5918  168350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_2
Path End       : \I2S:txenable\/main_7
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 168358p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_2  count7cell    2110   2110  167798  RISE       1
\I2S:txenable\/main_7     macrocell41   3800   5910  168358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 168507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0       controlcell2   2580   2580  168507  RISE       1
\I2S:tx_underflow_sticky\/main_0  macrocell40    3180   5760  168507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_1\/q
Path End       : \I2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 168601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_1\/q                macrocell38   1250   1250  161704  RISE       1
\I2S:tx_underflow_sticky\/main_1  macrocell40   4417   5667  168601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_6
Path End       : \I2S:txenable\/main_3
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 168664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_6  count7cell    2110   2110  167320  RISE       1
\I2S:txenable\/main_3     macrocell41   3494   5604  168664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_0\/main_2
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 169085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  169085  RISE       1
\I2S:tx_state_0\/main_2   macrocell37   3073   5183  169085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:tx_state_1\/main_2
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 169085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  169085  RISE       1
\I2S:tx_state_1\/main_2   macrocell38   3073   5183  169085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_0\/main_3
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 169088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  169088  RISE       1
\I2S:tx_state_0\/main_3   macrocell37   3070   5180  169088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:tx_state_1\/main_3
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 169088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  169088  RISE       1
\I2S:tx_state_1\/main_3   macrocell38   3070   5180  169088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_4
Path End       : \I2S:txenable\/main_5
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169100p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_4  count7cell    2110   2110  169085  RISE       1
\I2S:txenable\/main_5     macrocell41   3058   5168  169100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:BitCounter\/count_3
Path End       : \I2S:txenable\/main_6
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169104p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:BitCounter\/clock                                     count7cell          0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2S:BitCounter\/count_3  count7cell    2110   2110  169088  RISE       1
\I2S:txenable\/main_6     macrocell41   3054   5164  169104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:Sync:CtlReg\/control_0
Path End       : \I2S:txenable\/main_2
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:Sync:CtlReg\/clock                                    controlcell2        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\I2S:Sync:CtlReg\/control_0  controlcell2   2580   2580  168507  RISE       1
\I2S:txenable\/main_2        macrocell41    2316   4896  169372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:txenable\/main_9
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 169605p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q  macrocell40   1250   1250  169605  RISE       1
\I2S:txenable\/main_9        macrocell41   3413   4663  169605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_state_0\/q
Path End       : \I2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 169970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_state_0\/q                macrocell37   1250   1250  162485  RISE       1
\I2S:tx_underflow_sticky\/main_2  macrocell40   3047   4297  169970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:tx_underflow_sticky\/q
Path End       : \I2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:tx_underflow_sticky\/clock_0
Path slack     : 170385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:tx_underflow_sticky\/q       macrocell40   1250   1250  169605  RISE       1
\I2S:tx_underflow_sticky\/main_4  macrocell40   2633   3883  170385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_underflow_sticky\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_0\/main_6
Capture Clock  : \I2S:tx_state_0\/clock_0
Path slack     : 170427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell41   1250   1250  170427  RISE       1
\I2S:tx_state_0\/main_6  macrocell37   2591   3841  170427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_0\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:tx_state_1\/main_6
Capture Clock  : \I2S:tx_state_1\/clock_0
Path slack     : 170427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q         macrocell41   1250   1250  170427  RISE       1
\I2S:tx_state_1\/main_6  macrocell38   2591   3841  170427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:tx_state_1\/clock_0                                   macrocell38         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:txenable\/q
Path End       : \I2S:txenable\/main_10
Capture Clock  : \I2S:txenable\/clock_0
Path slack     : 170430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2S:txenable\/q        macrocell41   1250   1250  170427  RISE       1
\I2S:txenable\/main_10  macrocell41   2588   3838  170430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:txenable\/clock_0                                     macrocell41         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:reset\/q
Path End       : Net_2586/main_0
Capture Clock  : Net_2586/clock_0
Path slack     : 170734p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (AudioClkGen_Clock_I2S:R#1 vs. AudioClkGen_Clock_I2S:R#2)   177778
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2S:reset\/clock_0                                        macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
\I2S:reset\/q    macrocell36   1250   1250  170734  RISE       1
Net_2586/main_0  macrocell7    2284   3534  170734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2586/clock_0                                           macrocell7          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

