<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="SimpleSineMaster.cpp:46:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 48 has been inferred" BundleName="gmem" VarName="samples" LoopLoc="SimpleSineMaster.cpp:46:22" LoopName="VITIS_LOOP_46_1" ParentFunc="SimpleSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*)" Length="48" Direction="write" AccessID="samples2seq" OrigID="for.body.store.15" OrigAccess-DebugLoc="SimpleSineMaster.cpp:57:24" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="SimpleSineMaster.cpp:46:22" msg_id="214-120" msg_severity="INFO" msg_body="i24 allocated space contains padding. This is unsupported" BundleName="gmem" VarName="samples" ParentFunc="SimpleSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*)" OrigID="samples2seq" OrigAccess-DebugLoc="SimpleSineMaster.cpp:46:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="SimpleSineMaster.cpp:46:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 48 and bit width 32 in loop 'VITIS_LOOP_46_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="SimpleSineMaster.cpp:46:22" LoopName="VITIS_LOOP_46_1" Length="48" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

