;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 80, 100
	SUB 168, 10
	ADD 210, 738
	ADD 210, 30
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 738
	ADD 210, 738
	ADD 210, 738
	DJN -1, @-20
	ADD 210, 738
	JMN -0, #82
	ADD 130, 9
	ADD 210, 738
	SUB -7, <-420
	SUB -7, <-420
	DJN -1, @-20
	SUB @121, 106
	SUB 0, @42
	JMN -0, #82
	ADD 130, 9
	SUB #8, -0
	SUB @0, @12
	SUB #8, -0
	ADD 270, 1
	ADD #270, 60
	SUB -7, <-420
	SLT 86, @0
	MOV -100, -380
	SLT 86, @0
	SUB 680, 100
	SPL 0, <-2
	CMP -7, <-420
	MOV -7, <-120
	ADD #270, 60
	SUB #8, -0
	SUB 680, 100
	JMN -0, #82
	SPL 0, <-2
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, <-2
	CMP -7, <-420
	SUB 168, 10
