#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec  6 19:14:29 2021
# Process ID: 22572
# Current directory: C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26920 C:\Users\hpcpe\Documents\VCU\EGRE 365\Labs\final_project\final_project.xpr
# Log file: C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/vivado.log
# Journal file: C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/X/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.852 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivaexport_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/new/FSM.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/new/FSM.vhd}}
import_files -norecurse {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/new/spi_fsm_toplevel_skeleton.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/Nexys4DDR_Master.xdc}}
import_files -norecurse {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/lab8_2019/spi_controller.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/lab6_assignment_sources/clock_divider.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/new/FSM.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/new/FSM.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab6_assignment_sources/clock_divider.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab6_assignment_sources/clock_divider.vhd}}
file delete -force {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab6_assignment_sources/clock_divider.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd}}
file delete -force {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab8_2019/spi_controller.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab8_2019/spi_controller.vhd}}
file delete -force {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/imports/lab8_2019/spi_controller.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/sources_1/new/spi_fsm_toplevel_skeleton.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sources_1/imports/sources_1/new/spi_fsm_toplevel_skeleton.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sim_1/new/tb_spi_controller.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project/final_project.srcs/sim_1/new/tb_spi_controller.vhd}}
import_files -norecurse {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/lab8_2019/spi_controller.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/new/spi_fsm_toplevel_skeleton.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/lab6_assignment_sources/clock_divider.vhd} {C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sources_1/imports/sources_1/imports/new/FSM.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/hpcpe/Documents/VCU/EGRE 365/Labs/final_project_v3/final_project_v3.srcs/sim_1/imports/new/tb_spi_controller.vhd}}
update_compile_order -fileset sim_1
set_property top tb_spi_controller [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 19:32:42 2021...
