Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/vhdl/shift_foorloop/tb_isim_beh.exe -prj D:/vhdl/shift_foorloop/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl/shift_foorloop/shift_foorloop.vhd" into library work
Parsing VHDL file "D:/vhdl/shift_foorloop/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity shift_foorloop [\shift_foorloop(10)\]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/vhdl/shift_foorloop/tb_isim_beh.exe
Fuse Memory Usage: 35460 KB
Fuse CPU Usage: 436 ms
