<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set dout_group [add_wave_group dout(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V_ap_vld -into $dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V -into $dout_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set b_group [add_wave_group b(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_q0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_ce0 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_address0 -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_address0 -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_a_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_b_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_dout_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_dout_group [add_wave_group dout(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/dout_V_ap_vld -into $tb_dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/dout_V -into $tb_dout_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_q0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_ce0 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_address0 -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_address0 -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config diff_sq_acc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [100.00%] @ &quot;178000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [100.00%] @ &quot;242000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [100.00%] @ &quot;306000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [100.00%] @ &quot;370000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [100.00%] @ &quot;434000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [100.00%] @ &quot;498000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [100.00%] @ &quot;562000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [100.00%] @ &quot;626000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [100.00%] @ &quot;690000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;754000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 770 ns : File &quot;C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/improve/sim/verilog/diff_sq_acc.autotb.v&quot; Line 323&#xD;&#xA;## quit" projectName="diff_sq_acc" solutionName="improve" date="2020-12-21T17:40:36.740+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set dout_group [add_wave_group dout(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V_ap_vld -into $dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V -into $dout_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set b_group [add_wave_group b(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_q0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_ce0 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_address0 -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_address0 -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_a_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_b_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/LENGTH_dout_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_dout_group [add_wave_group dout(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/dout_V_ap_vld -into $tb_dout_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/dout_V -into $tb_dout_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_q0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_ce0 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/b_V_address0 -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_diff_sq_acc_top/a_V_address0 -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config diff_sq_acc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [100.00%] @ &quot;242000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [100.00%] @ &quot;370000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [100.00%] @ &quot;498000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [100.00%] @ &quot;626000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [100.00%] @ &quot;754000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [100.00%] @ &quot;882000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [100.00%] @ &quot;1010000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [100.00%] @ &quot;1138000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [100.00%] @ &quot;1266000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [100.00%] @ &quot;1394000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1410 ns : File &quot;C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog/diff_sq_acc.autotb.v&quot; Line 323&#xD;&#xA;## quit" projectName="diff_sq_acc" solutionName="Kintex_UltraScale" date="2020-12-21T17:38:50.854+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
