[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=TP1
[Library]
TP1=.\TP1\TP1.lib
[$LibMap$]
TP1=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/simple.vhd=-1
/simple2.vhd=-1
[Files.Data]
.\src\simple.vhd=VHDL Source Code
.\src\simple2.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=simple|prueba|0
ShowHide=ShowTopLevel
Selected=
