/*
 * Copyright (C) 2020, 2022-2024 Kernkonzept GmbH.
 * Author(s): Jakub Jermar <jakub.jermar@kernkonzept.com>
 *
 * License: see LICENSE.spdx (in this directory or the directories above)
 */
#pragma once

#include <l4/cxx/bitfield>
#include <l4/re/util/shared_cap>
#include <l4/drivers/hw_mmio_register_block>

#include <vector>

#include "nvme_types.h"
#include "inout_buffer.h"

namespace Nvme {

class Ctl;
class Namespace;

namespace Queue {

// These are tunables
enum
{
  Ioq_size = 32,      ///< Number of entries per I/O queue.
  Ioq_sgls = 32,      ///< Number of SGL entries per I/O queue entry.
  Prp_list_pages = 2, ///< Number of PRP List pages per I/O queue entry.

  /// Number of PRP entries available in the command.
  Prp_command_entries = 2,
  Prp_list_entries_per_page = L4_PAGESIZE / sizeof(Prp_list_entry),
  /// Number of PRP entries available in the PRP list.
  Prp_list_entries = Prp_list_pages * Prp_list_entries_per_page,
  /// Number of PRP entries that map actual data in both the command and the PRP
  /// list. Entries that point to a PRP list are not included.
  Prp_data_entries = Prp_command_entries + Prp_list_entries - Prp_list_pages,
};

/// Submission Queue Entry
struct Sqe
{
  l4_uint32_t cdw0;
  l4_uint32_t nsid;
  l4_uint64_t _res;
  l4_uint64_t mptr;
  union
  {
    struct
    {
      l4_uint64_t prp1;
      l4_uint64_t prp2;
    } prp;
    Sgl_desc sgl1;
  };
  l4_uint32_t cdw10;
  l4_uint32_t cdw11;
  l4_uint32_t cdw12;
  l4_uint32_t cdw13;
  l4_uint32_t cdw14;
  l4_uint32_t cdw15;

  /**
   * Initialize Submission Queue Entry so that it can be populated with a new
   * command.
   *
   * Resets all fields to zero.
   */
  inline void init() volatile
  {
    cdw0 = 0;
    nsid = 0;
    mptr = 0;
    prp.prp1 = 0;
    prp.prp2 = 0;
    cdw10 = 0;
    cdw11 = 0;
    cdw12 = 0;
    cdw13 = 0;
    cdw14 = 0;
    cdw15 = 0;
  }

  CXX_BITFIELD_MEMBER(0, 7, opc, cdw0);    ///< Opcode
  CXX_BITFIELD_MEMBER(14, 15, psdt, cdw0); ///< PRP or SGL Data Transfer
  CXX_BITFIELD_MEMBER(16, 31, cid, cdw0);  ///< Command Identifier

  // Identify command
  CXX_BITFIELD_MEMBER(0, 7, cns, cdw10);     ///< Controller or Namespace Structure
  CXX_BITFIELD_MEMBER(16, 31, cntid, cdw10); ///< Controller Identifier

  // Create I/O Completion / Submission Queue commands
  CXX_BITFIELD_MEMBER(0, 15, qid, cdw10);    ///< Queue Identifier
  CXX_BITFIELD_MEMBER(16, 31, qsize, cdw10); ///< Queue Size

  // Identify Namespace command
  CXX_BITFIELD_MEMBER(0, 15, nvmsetid, cdw11); ///< NVM Set Identifier

  // Create I/O Completion / Submission Queue commands
  CXX_BITFIELD_MEMBER(0, 0, pc, cdw11);  ///< Physically Contiguous

  // Create I/O Completion Queue command
  CXX_BITFIELD_MEMBER(16, 31, iv, cdw11); ///< Interrupt Vector
  CXX_BITFIELD_MEMBER(1, 1, ien, cdw11); ///< Interrupt Enable

  // Create I/O Completion Submission command
  CXX_BITFIELD_MEMBER(16, 31, cqid, cdw11); ///< Completion Queue Identifier

  // Read / Write / Write Zeroes commands
  CXX_BITFIELD_MEMBER(0, 15, nlb, cdw12); ///< Number of Logical Blocks

  // Write Zeroes command
  CXX_BITFIELD_MEMBER(25, 25, deac, cdw12); ///< Deallocate
};

/// Completion Queue Entry
struct Cqe
{
  l4_uint32_t dw0;
  l4_uint32_t dw1;  // reserved
  l4_uint32_t dw2;
  l4_uint32_t dw3;

  /**
   * Initialize Completion Queue Entry.
   *
   * Host software only has to initialize the DW3.P field. All other bits are
   * updated by the device.
   */
  inline void init() volatile
  {
    dw3 = 0;
  }

  CXX_BITFIELD_MEMBER_RO(16, 31, sqid, dw2); ///< SQ Identifier
  CXX_BITFIELD_MEMBER_RO(0, 15, sqhd, dw2);  ///< SQ Head Pointer

  CXX_BITFIELD_MEMBER_RO(0, 15, cid, dw3); ///< Command Identifier
  CXX_BITFIELD_MEMBER_RO(16, 16, p, dw3);  ///< Phase Tag
  CXX_BITFIELD_MEMBER_RO(17, 31, sf, dw3); ///< Status Field
};

class Queue
{
public:
  Queue(l4_uint16_t size, unsigned y, unsigned dstrd,
        L4drivers::Register_block<32> &regs,
        L4Re::Util::Shared_cap<L4Re::Dma_space> const &dma,
        L4Re::Dma_space::Direction dir)
  : _size(size), _y(y), _dstrd(dstrd), _regs(regs), _head(0)
  {
    _entry_size = (dir == L4Re::Dma_space::Direction::From_device)
                    ? sizeof(Cqe)
                    : sizeof(Sqe);
    _buf =
      cxx::make_ref_obj<Inout_buffer>(l4_round_page(size * _entry_size), dma,
                                      dir, L4Re::Rm::F::Cache_uncached);
  }

  l4_addr_t phys_base() const { return _buf->pget(); }

  l4_uint16_t size() const { return _size; }

protected:
    l4_uint16_t wrap_around(l4_uint16_t i) const
    {
      return i % _size;
    }

    l4_uint16_t _size;
    l4_size_t _entry_size;

    unsigned _y;
    unsigned _dstrd;

    L4drivers::Register_block<32> _regs;

    l4_uint16_t _head;

    cxx::Ref_ptr<Inout_buffer> _buf;
};

class Submission_queue : public Queue
{
  friend class Nvme::Namespace;
public:
  Submission_queue(l4_uint16_t size, unsigned y, unsigned dstrd,
                   L4drivers::Register_block<32> &regs,
                   L4Re::Util::Shared_cap<L4Re::Dma_space> const &dma,
                   l4_size_t sgls = 0)
  : Queue(size, y, dstrd, regs, dma, L4Re::Dma_space::Direction::To_device),
    _tail(0), _in_flight(0), _free_hint(0)
  {
    _callbacks.resize(_size);

    if (sgls)
      {
        _sgls = cxx::make_ref_obj<Inout_buffer>(
          l4_round_page(size * sgls * sizeof(Sgl_desc)), dma,
          L4Re::Dma_space::Direction::To_device, L4Re::Rm::F::Cache_uncached);
      }
    else if (Prp_list_pages > 0)
      {
        _prps = cxx::make_ref_obj<Inout_buffer>(
          size * Prp_list_pages * L4_PAGESIZE, dma,
          L4Re::Dma_space::Direction::To_device, L4Re::Rm::F::Cache_uncached);
      }
  }

  bool is_full() const { return _head == wrap_around(_tail + 1); }

  Sqe volatile *produce(Callback cb)
  {
    if (is_full() || _in_flight >= _size)
      return 0;

    assert(cb);
    _in_flight++;
    l4_uint16_t cid = _free_hint;
    while (_callbacks[cid])
      cid = wrap_around(cid + 1);
    _callbacks[cid] = std::move(cb);

    Sqe volatile *sqe = _buf->get<Sqe>(_tail * _entry_size);
    _tail = wrap_around(_tail + 1);

    sqe->init();
    sqe->cid() = cid;
    return sqe;
  }

  void submit()
  {
    _regs.r<32>(tdbl()).write(_tail);
  }

  void complete(Cqe volatile *cqe)
  {
    _head = cqe->sqhd();
    _free_hint = cqe->cid();
    assert(_in_flight);
    _in_flight--;

    auto cb = std::move(_callbacks[cqe->cid()]);
    _callbacks[cqe->cid()] = nullptr;
    assert(cb);

    cb(cqe->sf());
  }

  l4_addr_t sgls_paddr(l4_uint16_t cid)
  {
    return _sgls->pget((unsigned)cid * Ioq_sgls * sizeof(Sgl_desc));
  }

  Sgl_desc *sgls_desc(l4_uint16_t cid)
  {
    return _sgls->get<Sgl_desc>((unsigned)cid * Ioq_sgls * sizeof(Sgl_desc));
  }

private:
  std::vector<std::function<void(l4_uint16_t)>> _callbacks;
  cxx::Ref_ptr<Inout_buffer> _sgls;
  cxx::Ref_ptr<Inout_buffer> _prps;

  unsigned tdbl() const { return 0x1000 + ((2 * _y) * (4 << _dstrd)); }

  l4_uint16_t _tail;
  l4_uint16_t _in_flight;
  l4_uint16_t _free_hint;
};


class Completion_queue : public Queue
{
public:
  Completion_queue(l4_uint16_t size, unsigned y, unsigned dstrd,
                   L4drivers::Register_block<32> &regs,
                   L4Re::Util::Shared_cap<L4Re::Dma_space> const &dma)
  : Queue(size, y, dstrd, regs, dma, L4Re::Dma_space::Direction::From_device),
    _p(true)
  {
    Cqe volatile *cqe = _buf->get<Cqe>(0);
    for (unsigned i = 0; i < size; i++)
      cqe[i].init();
  }

  Cqe volatile *consume()
  {
    Cqe volatile *cqe = _buf->get<Cqe>(_head * _entry_size);
    if (cqe->p() == _p)
      {
        _head = wrap_around(_head + 1);
        if (!_head)
          _p = !_p;
        return cqe;
      }
    return 0;
  }

  void complete() { _regs.r<32>(hdbl()).write(_head); }

private:
  unsigned hdbl() const { return 0x1000 + ((2 * _y + 1) * (4 << _dstrd)); }

  bool _p;
};

}
}
