# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue May 17 00:28:37 2022
# 
# Allegro PCB Router v17-2-51 made 2020/07/07 at 11:25:37
# Running on: laptop-m2sh2orp, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Batch File Name: pasde.do
# Did File Name: D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB/specctra.did
# Current time = Tue May 17 00:28:37 2022
# PCB D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-70.8600 ylo=-110.2300 xhi=3220.4700 yhi=4047.2400
# Total 74 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 443, Vias Processed 118
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 119, Images Processed 145, Padstacks Processed 33
# Nets Processed 103, Net Terminals 468
# PCB Area=11308845.099  EIC=26  Area/EIC=434955.581  SMDs=91
# Total Pin Count: 375
# Signal Connections Created 7
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 40 Total Vias 118
# Percent Connected   97.17
# Manhattan Length 133413.9200 Horizontal 65756.2360 Vertical 67657.6840
# Routed Length 134083.5453 Horizontal 75328.9300 Vertical 70277.1400
# Ratio Actual / Manhattan   1.0050
# Unconnected Length 2486.2700 Horizontal 1331.1800 Vertical 1155.0900
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaao29400.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue May 17 00:28:38 2022
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 40 Total Vias 118
# Percent Connected   97.17
# Manhattan Length 133413.9200 Horizontal 65756.2360 Vertical 67657.6840
# Routed Length 134083.5453 Horizontal 75328.9300 Vertical 70277.1400
# Ratio Actual / Manhattan   1.0050
# Unconnected Length 2486.2700 Horizontal 1331.1800 Vertical 1155.0900
# Start Route Pass 1 of 25
# Routing 446 wires.
# 35 bend points have been removed.
# 0 bend points have been removed.
# 18 bend points have been removed.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 356 Successes 354 Failures 2 Vias 115
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 14 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 120
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     3|     0|   2|    0|  115|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|    0|  120|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 122, at vias 36 Total Vias 117
# Percent Connected  100.00
# Manhattan Length 133023.1400 Horizontal 65611.9050 Vertical 67411.2350
# Routed Length 146880.6550 Horizontal 76542.4000 Vertical 71489.6300
# Ratio Actual / Manhattan   1.1042
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Tue May 17 00:28:39 2022
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 122, at vias 36 Total Vias 117
# Percent Connected  100.00
# Manhattan Length 133023.1400 Horizontal 65611.9050 Vertical 67411.2350
# Routed Length 146880.6550 Horizontal 76542.4000 Vertical 71489.6300
# Ratio Actual / Manhattan   1.1042
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 448 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 354 Successes 354 Failures 0 Vias 102
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 459 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 6 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 360 Successes 360 Failures 0 Vias 101
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     3|     0|   2|    0|  115|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     0|     0|   0|    0|  120|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  3|     0|     0|   0|    0|  102|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|    0|  101|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 123, at vias 36 Total Vias 101
# Percent Connected  100.00
# Manhattan Length 131065.2700 Horizontal 64687.1050 Vertical 66378.1650
# Routed Length 143087.7025 Horizontal 74605.7300 Vertical 68811.7000
# Ratio Actual / Manhattan   1.0917
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
critic
# Current time = Tue May 17 00:28:39 2022
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 123, at vias 36 Total Vias 101
# Percent Connected  100.00
# Manhattan Length 131065.2700 Horizontal 64676.7260 Vertical 66388.5440
# Routed Length 143087.7025 Horizontal 74605.7300 Vertical 68811.7000
# Ratio Actual / Manhattan   1.0917
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Tue May 17 00:28:39 2022
# 41 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 361
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/PKU/SmartPublicBathroom/Project/1_ShowerTerminal/Hardware/2_PCB\SHOWERTERMINAL.dsn
# Nets 103 Connections 247 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 113, at vias 37 Total Vias 101
# Percent Connected  100.00
# Manhattan Length 131065.2700 Horizontal 64676.7260 Vertical 66388.5440
# Routed Length 133105.7443 Horizontal 75160.2600 Vertical 69023.6900
# Ratio Actual / Manhattan   1.0156
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaap29400.tmp
# Routing Written to File C:/Users/Jessi_10/AppData/Local/Temp/#Taaaaap29400.tmp
quit
