

================================================================
== Vivado HLS Report for 'ov7670_memcpy'
================================================================
* Date:           Fri Oct  9 15:06:26 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_memcpy
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     99.00|        1.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    8|    2|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    263|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     622|    804|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|     119|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     741|   1192|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |ov7670_memcpy_AXILiteS_s_axi_U  |ov7670_memcpy_AXILiteS_s_axi  |        0|      0|   74|  104|
    |ov7670_memcpy_gmem_m_axi_U      |ov7670_memcpy_gmem_m_axi      |        2|      0|  548|  700|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        2|      0|  622|  804|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |data_out2_sum_fu_299_p2             |     +    |      0|  0|  41|          34|          34|
    |tmp1_fu_279_p2                      |     +    |      0|  0|  27|          20|          20|
    |tmp_6_fu_289_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_315_p2                     |     +    |      0|  0|  39|           1|          32|
    |tmp_s_fu_239_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_state9                     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_302                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_444                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op88_writeresp_state9  |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_211_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_199_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_193_p2                     |   icmp   |      0|  0|  20|          32|           9|
    |tmp_3_fu_205_p2                     |   icmp   |      0|  0|  20|          32|           9|
    |tmp_9_fu_227_p2                     |   icmp   |      0|  0|  20|          32|          11|
    |brmerge_fu_175_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_not1_fu_169_p2                    |    xor   |      0|  0|   2|           1|           2|
    |p_not_fu_187_p2                     |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 263|         224|         159|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  47|         10|    1|         10|
    |ap_sig_ioackin_gmem_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   9|          2|    1|          2|
    |count_lines                  |   9|          2|   32|         64|
    |count_readings               |   9|          2|   32|         64|
    |frame_valid_V                |  15|          3|    1|          3|
    |gmem_blk_n_AW                |   9|          2|    1|          2|
    |gmem_blk_n_B                 |   9|          2|    1|          2|
    |gmem_blk_n_W                 |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 125|         27|   71|        151|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |brmerge_reg_337              |   1|   0|    1|          0|
    |count_lines                  |  32|   0|   32|          0|
    |count_readings               |  32|   0|   32|          0|
    |data_in_assign_fu_86         |   8|   0|    8|          0|
    |first                        |   1|   0|    1|          0|
    |frame_valid_V_preg           |   1|   0|    1|          0|
    |gmem_addr_reg_351            |  32|   0|   32|          0|
    |or_cond_reg_341              |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 119|   0|  119|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | ov7670_memcpy | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | ov7670_memcpy | return value |
|interrupt               | out |    1| ap_ctrl_hs | ov7670_memcpy | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
|data_in                 |  in |    8|   ap_none  |    data_in    |    scalar    |
|href_V                  |  in |    1|   ap_none  |     href_V    |    scalar    |
|vsync_V                 |  in |    1|   ap_none  |    vsync_V    |    scalar    |
|line_valid_V            | out |    1|   ap_none  |  line_valid_V |    pointer   |
|frame_valid_V           | out |    1|   ap_none  | frame_valid_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (!brmerge) | (!or_cond) | (!href_V_read)
	3  / (brmerge & or_cond & href_V_read)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_assign = alloca i8, align 1"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store volatile i8 %data_in_read, i8* %data_in_assign, align 1"

 <State 2> : 3.46ns
ST_2 : Operation 13 [1/1] (1.00ns)   --->   "%data_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_out)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %data_out_read to i34"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !41"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !47"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !53"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !57"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !61"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !65"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @ov7670_memcpy_str) nounwind"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_in_assign_load = load volatile i8* %data_in_assign, align 1" [lettura_memcpy/lettura_memcpy.cpp:9]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:9]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:10]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:11]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:12]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:13]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:15]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %data_out, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:15]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:16]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:23]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_memcpy/lettura_memcpy.cpp:24]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_memcpy/lettura_memcpy.cpp:24]
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%p_not1 = xor i1 %first_load, true" [lettura_memcpy/lettura_memcpy.cpp:26]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge = or i1 %vsync_V_read, %p_not1" [lettura_memcpy/lettura_memcpy.cpp:26]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [lettura_memcpy/lettura_memcpy.cpp:26]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:28]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:29]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %12" [lettura_memcpy/lettura_memcpy.cpp:31]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_memcpy/lettura_memcpy.cpp:33]
ST_2 : Operation 45 [1/1] (0.33ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%tmp_2 = icmp ult i32 %count_lines_load, 480" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_2, %p_not" [lettura_memcpy/lettura_memcpy.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %8" [lettura_memcpy/lettura_memcpy.cpp:35]
ST_2 : Operation 49 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %count_lines_load, 480" [lettura_memcpy/lettura_memcpy.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_3, %p_not" [lettura_memcpy/lettura_memcpy.cpp:57]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:59]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %10, label %9" [lettura_memcpy/lettura_memcpy.cpp:57]
ST_2 : Operation 53 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:64]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:38]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %3, label %4" [lettura_memcpy/lettura_memcpy.cpp:39]
ST_2 : Operation 59 [1/1] (1.11ns)   --->   "%tmp_9 = icmp eq i32 %count_readings_load, 1280" [lettura_memcpy/lettura_memcpy.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_memcpy/lettura_memcpy.cpp:50]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %6" [lettura_memcpy/lettura_memcpy.cpp:48]
ST_2 : Operation 62 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:51]
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%tmp_s = add i32 %count_lines_load, 1" [lettura_memcpy/lettura_memcpy.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.75ns)   --->   "store i32 %tmp_s, i32* @count_lines, align 4" [lettura_memcpy/lettura_memcpy.cpp:52]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %6" [lettura_memcpy/lettura_memcpy.cpp:53]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %count_lines_load to i9" [lettura_memcpy/lettura_memcpy.cpp:22]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %tmp_1, i10 0)" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_1, i8 0)" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i17 %p_shl1 to i20" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 72 [1/1] (1.05ns)   --->   "%tmp1 = add i20 %p_shl_cast, %p_shl1_cast" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i20 %tmp1 to i32" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 74 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %tmp1_cast, %count_readings_load" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i32 %tmp_6 to i34" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 76 [1/1] (1.20ns)   --->   "%data_out2_sum = add i34 %tmp_1_cast, %tmp_7_cast" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%data_out2_sum_cast = sext i34 %data_out2_sum to i64" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds i8* %gmem, i64 %data_out2_sum_cast" [lettura_memcpy/lettura_memcpy.cpp:42]
ST_2 : Operation 79 [1/1] (1.20ns)   --->   "%tmp_8 = add i32 1, %count_readings_load" [lettura_memcpy/lettura_memcpy.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.75ns)   --->   "store i32 %tmp_8, i32* @count_readings, align 4" [lettura_memcpy/lettura_memcpy.cpp:46]

 <State 3> : 99.00ns
ST_3 : Operation 81 [1/1] (99.0ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr, i32 1)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 99.00ns
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = load volatile i8* %data_in_assign, align 1" [lettura_memcpy/lettura_memcpy.cpp:41]
ST_4 : Operation 83 [1/1] (99.0ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr, i8 %tmp, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 99.00ns
ST_5 : Operation 84 [5/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 99.00ns
ST_6 : Operation 85 [4/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 99.00ns
ST_7 : Operation 86 [3/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 99.00ns
ST_8 : Operation 87 [2/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 99.00ns
ST_9 : Operation 88 [1/5] (99.0ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr)" [lettura_memcpy/lettura_memcpy.cpp:42]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_memcpy/lettura_memcpy.cpp:45]
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %7" [lettura_memcpy/lettura_memcpy.cpp:47]
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %11" [lettura_memcpy/lettura_memcpy.cpp:56]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %12" [lettura_memcpy/lettura_memcpy.cpp:66]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [lettura_memcpy/lettura_memcpy.cpp:67]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_lines]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_readings]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read        (read          ) [ 0000000000]
data_in_assign      (alloca        ) [ 0111100000]
StgValue_12         (store         ) [ 0000000000]
data_out_read       (read          ) [ 0000000000]
vsync_V_read        (read          ) [ 0000000000]
href_V_read         (read          ) [ 0011111111]
tmp_1_cast          (sext          ) [ 0000000000]
StgValue_17         (specbitsmap   ) [ 0000000000]
StgValue_18         (specbitsmap   ) [ 0000000000]
StgValue_19         (specbitsmap   ) [ 0000000000]
StgValue_20         (specbitsmap   ) [ 0000000000]
StgValue_21         (specbitsmap   ) [ 0000000000]
StgValue_22         (specbitsmap   ) [ 0000000000]
StgValue_23         (spectopmodule ) [ 0000000000]
data_in_assign_load (load          ) [ 0000000000]
StgValue_25         (specinterface ) [ 0000000000]
StgValue_26         (specinterface ) [ 0000000000]
StgValue_27         (specinterface ) [ 0000000000]
StgValue_28         (specinterface ) [ 0000000000]
StgValue_29         (specinterface ) [ 0000000000]
StgValue_30         (specinterface ) [ 0000000000]
StgValue_31         (specinterface ) [ 0000000000]
StgValue_32         (specinterface ) [ 0000000000]
count_lines_load    (load          ) [ 0000000000]
StgValue_34         (specreset     ) [ 0000000000]
StgValue_35         (specreset     ) [ 0000000000]
first_load          (load          ) [ 0000000000]
StgValue_37         (specreset     ) [ 0000000000]
p_not1              (xor           ) [ 0000000000]
brmerge             (or            ) [ 0011111111]
StgValue_40         (br            ) [ 0000000000]
StgValue_41         (write         ) [ 0000000000]
StgValue_42         (write         ) [ 0000000000]
StgValue_43         (br            ) [ 0000000000]
StgValue_44         (store         ) [ 0000000000]
p_not               (xor           ) [ 0000000000]
tmp_2               (icmp          ) [ 0000000000]
or_cond             (and           ) [ 0011111111]
StgValue_48         (br            ) [ 0000000000]
tmp_3               (icmp          ) [ 0000000000]
or_cond1            (and           ) [ 0010000000]
StgValue_51         (write         ) [ 0000000000]
StgValue_52         (br            ) [ 0000000000]
StgValue_53         (store         ) [ 0000000000]
StgValue_54         (br            ) [ 0000000000]
StgValue_55         (br            ) [ 0000000000]
StgValue_56         (write         ) [ 0000000000]
count_readings_load (load          ) [ 0000000000]
StgValue_58         (br            ) [ 0000000000]
tmp_9               (icmp          ) [ 0010000000]
StgValue_60         (write         ) [ 0000000000]
StgValue_61         (br            ) [ 0000000000]
StgValue_62         (store         ) [ 0000000000]
tmp_s               (add           ) [ 0000000000]
StgValue_64         (store         ) [ 0000000000]
StgValue_65         (br            ) [ 0000000000]
StgValue_66         (br            ) [ 0000000000]
tmp_1               (trunc         ) [ 0000000000]
p_shl               (bitconcatenate) [ 0000000000]
p_shl_cast          (zext          ) [ 0000000000]
p_shl1              (bitconcatenate) [ 0000000000]
p_shl1_cast         (zext          ) [ 0000000000]
tmp1                (add           ) [ 0000000000]
tmp1_cast           (zext          ) [ 0000000000]
tmp_6               (add           ) [ 0000000000]
tmp_7_cast          (zext          ) [ 0000000000]
data_out2_sum       (add           ) [ 0000000000]
data_out2_sum_cast  (sext          ) [ 0000000000]
gmem_addr           (getelementptr ) [ 0001111111]
tmp_8               (add           ) [ 0000000000]
StgValue_80         (store         ) [ 0000000000]
gmem_addr_req       (writereq      ) [ 0000000000]
tmp                 (load          ) [ 0000000000]
StgValue_83         (write         ) [ 0000000000]
gmem_addr_resp      (writeresp     ) [ 0000000000]
StgValue_89         (write         ) [ 0000000000]
StgValue_90         (br            ) [ 0000000000]
StgValue_91         (br            ) [ 0000000000]
StgValue_92         (br            ) [ 0000000000]
StgValue_93         (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="href_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vsync_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_valid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="count_lines">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_lines"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="first">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="count_readings">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_readings"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_memcpy_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="data_in_assign_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_assign/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_in_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_out_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="vsync_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_V_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="href_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="href_V_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/2 StgValue_51/2 StgValue_56/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/2 StgValue_60/2 StgValue_89/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_writeresp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="1"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/3 gmem_addr_resp/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_83_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_assign_load/2 tmp/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_12_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="count_lines_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_lines_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="first_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_not1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="brmerge_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_44_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_not_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="or_cond_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_cond1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="StgValue_53_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="count_readings_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_readings_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_62_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_s_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="StgValue_64_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="19" slack="0"/>
<pin id="265" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_shl1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="17" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_shl1_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="17" slack="0"/>
<pin id="282" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp1_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="20" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_7_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="data_out2_sum_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_out2_sum/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="data_out2_sum_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="34" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="data_out2_sum_cast/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem_addr_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="StgValue_80_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="data_in_assign_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="data_in_assign "/>
</bind>
</comp>

<comp id="333" class="1005" name="href_V_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="7"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="href_V_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="brmerge_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="7"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="341" class="1005" name="or_cond_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="7"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="351" class="1005" name="gmem_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="136"><net_src comp="80" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="156"><net_src comp="90" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="96" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="102" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="102" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="161" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="187" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="161" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="187" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="161" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="161" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="251" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="263" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="223" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="157" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="223" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="86" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="336"><net_src comp="108" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="175" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="199" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="309" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
	Port: line_valid_V | {2 9 }
	Port: frame_valid_V | {2 }
	Port: count_lines | {2 }
	Port: first | {2 }
	Port: count_readings | {2 }
 - Input state : 
	Port: ov7670_memcpy : data_in | {1 }
	Port: ov7670_memcpy : href_V | {2 }
	Port: ov7670_memcpy : vsync_V | {2 }
	Port: ov7670_memcpy : data_out | {2 }
	Port: ov7670_memcpy : count_lines | {2 }
	Port: ov7670_memcpy : first | {2 }
	Port: ov7670_memcpy : count_readings | {2 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2
		p_not1 : 1
		brmerge : 1
		StgValue_40 : 1
		tmp_2 : 1
		or_cond : 2
		StgValue_48 : 2
		tmp_3 : 1
		or_cond1 : 2
		StgValue_52 : 2
		tmp_9 : 1
		StgValue_61 : 2
		tmp_s : 1
		StgValue_64 : 2
		tmp_1 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl1 : 2
		p_shl1_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		tmp_6 : 6
		tmp_7_cast : 7
		data_out2_sum : 8
		data_out2_sum_cast : 9
		gmem_addr : 10
		tmp_8 : 1
		StgValue_80 : 2
	State 3
	State 4
		StgValue_83 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_239       |    0    |    39   |
|          |        tmp1_fu_279        |    0    |    26   |
|    add   |        tmp_6_fu_289       |    0    |    39   |
|          |    data_out2_sum_fu_299   |    0    |    39   |
|          |        tmp_8_fu_315       |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |        tmp_2_fu_193       |    0    |    20   |
|   icmp   |        tmp_3_fu_205       |    0    |    20   |
|          |        tmp_9_fu_227       |    0    |    20   |
|----------|---------------------------|---------|---------|
|    xor   |       p_not1_fu_169       |    0    |    2    |
|          |        p_not_fu_187       |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |       or_cond_fu_199      |    0    |    2    |
|          |      or_cond1_fu_211      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       brmerge_fu_175      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  data_in_read_read_fu_90  |    0    |    0    |
|   read   |  data_out_read_read_fu_96 |    0    |    0    |
|          |  vsync_V_read_read_fu_102 |    0    |    0    |
|          |  href_V_read_read_fu_108  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      grp_write_fu_114     |    0    |    0    |
|   write  |      grp_write_fu_122     |    0    |    0    |
|          |  StgValue_83_write_fu_138 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_131   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     tmp_1_cast_fu_157     |    0    |    0    |
|          | data_out2_sum_cast_fu_305 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_1_fu_251       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        p_shl_fu_255       |    0    |    0    |
|          |       p_shl1_fu_267       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_shl_cast_fu_263     |    0    |    0    |
|   zext   |     p_shl1_cast_fu_275    |    0    |    0    |
|          |      tmp1_cast_fu_285     |    0    |    0    |
|          |     tmp_7_cast_fu_295     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   252   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    brmerge_reg_337   |    1   |
|data_in_assign_reg_327|    8   |
|   gmem_addr_reg_351  |    8   |
|  href_V_read_reg_333 |    1   |
|    or_cond_reg_341   |    1   |
+----------------------+--------+
|         Total        |   19   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
|   grp_write_fu_114   |  p2  |   2  |   1  |    2   |
|   grp_write_fu_122   |  p2  |   2  |   1  |    2   |
| grp_writeresp_fu_131 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    6   ||  2.265  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   252  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    -   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   19   |   252  |
+-----------+--------+--------+--------+
