# Hi, I'm Saket Sankhla

**ECE | VLSI Design | Embedded Systems | App Development**

* Pre-final year B.Tech ECE undergrad
* Focus: RTL Design, Embedded Systems, Cross-domain Hardware/Software
* Tools: Verilog, Vivado, MATLAB, Flutter

---

## ðŸ“Š Development Activity

![Activity Graph](https://github-readme-activity-graph.vercel.app/graph?username=yourusername\&theme=github-dark)

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=yourusername\&show_icons=true\&hide_border=true)

![GitHub Streak](https://streak-stats.demolab.com?user=yourusername\&hide_border=true)

---

## ðŸš€ Featured Project â€” APB Slave Interface

Designed and implemented an Advanced Peripheral Bus (APB) slave interface using Verilog with structured FSM control and verification workflow.

![APB Interface Demo](assets/gifs/apb_demo.gif)

---

## ðŸ§  Core Skills

![Verilog](https://img.shields.io/badge/Verilog-000?style=flat)
![VLSI](https://img.shields.io/badge/VLSI-000?style=flat)
![Embedded](https://img.shields.io/badge/Embedded-000?style=flat)
![MATLAB](https://img.shields.io/badge/MATLAB-000?style=flat)
![Flutter](https://img.shields.io/badge/Flutter-000?style=flat)

---

## ðŸ“« Contact

* Email: [saketsankh18@gmail.com](mailto:saketsankh18@gmail.com)
* GitHub: https://github.com/yourusername
* LinkedIn: https://linkedin.com/in/yourusername
