<stg><name>fir</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:10 %store_ln8 = store i5 10, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln6 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln11 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln11 = br i1 %tmp, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.body.split:0 %zext_ln11 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="5">
<![CDATA[
for.body.split:1 %trunc_ln11 = trunc i5 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:3 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:4 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:5 %icmp_ln12 = icmp_eq  i5 %i_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln12 = br i1 %icmp_ln12, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:0 %add_ln16 = add i4 %trunc_ln11, i4 15

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
if.else:1 %zext_ln16 = zext i4 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
if.else:3 %data = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %store_ln13 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:2 %c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
for.inc:3 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:6 %add_ln11 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:7 %store_ln8 = store i5 %add_ln11, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
if.else:3 %data = load i4 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:4 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
if.else:5 %store_ln16 = store i32 %data, i4 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
if.else:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
for.inc:3 %c_load = load i4 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:0 %data_1 = phi i32 %x_read, void %if.then, i32 %data, void %if.else

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:4 %mul_ln19 = mul i32 %c_load, i32 %data_1

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:5 %acc_1 = add i32 %mul_ln19, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:8 %store_ln6 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc:9 %br_ln11 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:1 %write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.end:2 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="71" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="73" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="acc" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_74" to="i" fromId="74" toId="8">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="77" toId="9">
</dataflow>
<dataflow id="80" from="empty_2" to="spectopmodule_ln3" fromId="79" toId="9">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="y" to="specbitsmap_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="y" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="110" from="c" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="112" from="empty_1" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="131" from="c" to="specbitsmap_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="133" from="x" to="specbitsmap_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="135" from="x" to="specinterface_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="136" from="empty" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="141" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="147" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="151" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="155" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="154" toId="16">
</dataflow>
<dataflow id="156" from="x" to="x_read" fromId="72" toId="16">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln8" fromId="157" toId="17">
</dataflow>
<dataflow id="159" from="i" to="store_ln8" fromId="8" toId="17">
</dataflow>
<dataflow id="160" from="StgValue_89" to="store_ln6" fromId="89" toId="18">
</dataflow>
<dataflow id="161" from="acc" to="store_ln6" fromId="7" toId="18">
</dataflow>
<dataflow id="162" from="i" to="i_1" fromId="8" toId="20">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="163" toId="21">
</dataflow>
<dataflow id="165" from="i_1" to="tmp" fromId="20" toId="21">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp" fromId="166" toId="21">
</dataflow>
<dataflow id="168" from="tmp" to="br_ln11" fromId="21" toId="22">
</dataflow>
<dataflow id="169" from="i_1" to="zext_ln11" fromId="20" toId="23">
</dataflow>
<dataflow id="170" from="i_1" to="trunc_ln11" fromId="20" toId="24">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="171" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_105" to="specpipeline_ln6" fromId="105" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_89" to="specpipeline_ln6" fromId="89" toId="25">
</dataflow>
<dataflow id="175" from="StgValue_89" to="specpipeline_ln6" fromId="89" toId="25">
</dataflow>
<dataflow id="176" from="StgValue_89" to="specpipeline_ln6" fromId="89" toId="25">
</dataflow>
<dataflow id="177" from="empty_0" to="specpipeline_ln6" fromId="92" toId="25">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="178" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_180" to="speclooptripcount_ln6" fromId="180" toId="26">
</dataflow>
<dataflow id="182" from="StgValue_180" to="speclooptripcount_ln6" fromId="180" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_180" to="speclooptripcount_ln6" fromId="180" toId="26">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="184" toId="27">
</dataflow>
<dataflow id="187" from="empty_3" to="specloopname_ln11" fromId="186" toId="27">
</dataflow>
<dataflow id="188" from="i_1" to="icmp_ln12" fromId="20" toId="28">
</dataflow>
<dataflow id="190" from="StgValue_189" to="icmp_ln12" fromId="189" toId="28">
</dataflow>
<dataflow id="191" from="icmp_ln12" to="br_ln12" fromId="28" toId="29">
</dataflow>
<dataflow id="192" from="trunc_ln11" to="add_ln16" fromId="24" toId="30">
</dataflow>
<dataflow id="194" from="StgValue_193" to="add_ln16" fromId="193" toId="30">
</dataflow>
<dataflow id="195" from="add_ln16" to="zext_ln16" fromId="30" toId="31">
</dataflow>
<dataflow id="196" from="shift_reg" to="shift_reg_addr" fromId="73" toId="32">
</dataflow>
<dataflow id="198" from="StgValue_197" to="shift_reg_addr" fromId="197" toId="32">
</dataflow>
<dataflow id="199" from="zext_ln16" to="shift_reg_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="200" from="shift_reg_addr" to="data" fromId="32" toId="33">
</dataflow>
<dataflow id="201" from="x_read" to="store_ln13" fromId="16" toId="34">
</dataflow>
<dataflow id="203" from="StgValue_202" to="store_ln13" fromId="202" toId="34">
</dataflow>
<dataflow id="204" from="c" to="c_addr" fromId="71" toId="36">
</dataflow>
<dataflow id="205" from="StgValue_197" to="c_addr" fromId="197" toId="36">
</dataflow>
<dataflow id="206" from="zext_ln11" to="c_addr" fromId="23" toId="36">
</dataflow>
<dataflow id="207" from="c_addr" to="c_load" fromId="36" toId="37">
</dataflow>
<dataflow id="208" from="i_1" to="add_ln11" fromId="20" toId="38">
</dataflow>
<dataflow id="210" from="StgValue_209" to="add_ln11" fromId="209" toId="38">
</dataflow>
<dataflow id="211" from="add_ln11" to="store_ln8" fromId="38" toId="39">
</dataflow>
<dataflow id="212" from="i" to="store_ln8" fromId="8" toId="39">
</dataflow>
<dataflow id="213" from="shift_reg_addr" to="data" fromId="32" toId="40">
</dataflow>
<dataflow id="214" from="shift_reg" to="shift_reg_addr_1" fromId="73" toId="41">
</dataflow>
<dataflow id="215" from="StgValue_197" to="shift_reg_addr_1" fromId="197" toId="41">
</dataflow>
<dataflow id="216" from="zext_ln11" to="shift_reg_addr_1" fromId="23" toId="41">
</dataflow>
<dataflow id="217" from="data" to="store_ln16" fromId="40" toId="42">
</dataflow>
<dataflow id="218" from="shift_reg_addr_1" to="store_ln16" fromId="41" toId="42">
</dataflow>
<dataflow id="219" from="c_addr" to="c_load" fromId="36" toId="44">
</dataflow>
<dataflow id="220" from="x_read" to="data_1" fromId="16" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln15" to="data_1" fromId="35" toId="45">
</dataflow>
<dataflow id="222" from="data" to="data_1" fromId="40" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="br_ln0" to="data_1" fromId="43" toId="45">
</dataflow>
<dataflow id="224" from="c_load" to="mul_ln19" fromId="44" toId="46">
</dataflow>
<dataflow id="225" from="data_1" to="mul_ln19" fromId="45" toId="46">
</dataflow>
<dataflow id="226" from="acc" to="acc_load" fromId="7" toId="47">
</dataflow>
<dataflow id="227" from="mul_ln19" to="acc_1" fromId="46" toId="48">
</dataflow>
<dataflow id="228" from="acc_load" to="acc_1" fromId="47" toId="48">
</dataflow>
<dataflow id="229" from="acc_1" to="store_ln6" fromId="48" toId="49">
</dataflow>
<dataflow id="230" from="acc" to="store_ln6" fromId="7" toId="49">
</dataflow>
<dataflow id="231" from="acc" to="acc_load_1" fromId="7" toId="51">
</dataflow>
<dataflow id="233" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln21" fromId="232" toId="52">
</dataflow>
<dataflow id="234" from="y" to="write_ln21" fromId="70" toId="52">
</dataflow>
<dataflow id="235" from="acc_load_1" to="write_ln21" fromId="51" toId="52">
</dataflow>
<dataflow id="236" from="tmp" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="237" from="icmp_ln12" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="238" from="tmp" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="239" from="icmp_ln12" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="240" from="tmp" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="241" from="icmp_ln12" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="242" from="tmp" to="StgValue_5" fromId="21" toId="5">
</dataflow>
<dataflow id="243" from="icmp_ln12" to="StgValue_5" fromId="28" toId="5">
</dataflow>
</dataflows>


</stg>
