Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ecc37431794942b3af24add782016054 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IDELAY_BOI_TB_behav xil_defaultlib.IDELAY_BOI_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(delay_src="DATAIN",hig...]
Compiling architecture behavioral of entity xil_defaultlib.IDELAY_BOI [idelay_boi_default]
Compiling architecture io_delay_idelay_boi_0_0_arch of entity xil_defaultlib.IO_DELAY_IDELAY_BOI_0_0 [io_delay_idelay_boi_0_0_default]
Compiling architecture io_delay_idelay_boi_0_1_arch of entity xil_defaultlib.IO_DELAY_IDELAY_BOI_0_1 [io_delay_idelay_boi_0_1_default]
Compiling architecture io_delay_idelay_boi_1_0_arch of entity xil_defaultlib.IO_DELAY_IDELAY_BOI_1_0 [io_delay_idelay_boi_1_0_default]
Compiling architecture idelayctrl_v of entity unisim.IDELAYCTRL [\IDELAYCTRL(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.IDELAY_CTRL_BOI [idelay_ctrl_boi_default]
Compiling architecture io_delay_idelay_ctrl_boi_0_0_arch of entity xil_defaultlib.IO_DELAY_IDELAY_CTRL_BOI_0_0 [io_delay_idelay_ctrl_boi_0_0_def...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.IO_DELAY_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.IO_DELAY_clk_wiz_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.IO_DELAY_xlconstant_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.IO_DELAY_xlconstant_1_0
Compiling module xil_defaultlib.IO_DELAY_xlconstant_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.IO_DELAY_xlconstant_1_1
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.IO_DELAY_xlconstant_3_0
Compiling architecture structure of entity xil_defaultlib.IO_DELAY [io_delay_default]
Compiling architecture structure of entity xil_defaultlib.IO_DELAY_wrapper [io_delay_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.idelay_boi_tb
Built simulation snapshot IDELAY_BOI_TB_behav
