#
# File created on Thu Mar 08 22:04:06 CET 2018
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
rd_addr_reg[5]/C,full_reg_reg/D,max,7.335,6,5
wr_addr_reg[5]/C,empty_reg_reg/D,max,7.648,5,4
empty_reg_reg/C,I_DPRAM_SCLK/MEM_reg_0/ENBWREN,max,8.464,1,1
empty_reg_reg/C,I_DPRAM_SCLK/MEM_reg_1/ENBWREN,max,8.464,1,1
full_reg_reg/C,I_DPRAM_SCLK/MEM_reg_0/ENARDEN,max,8.470,1,1
full_reg_reg/C,I_DPRAM_SCLK/MEM_reg_1/ENARDEN,max,8.470,1,1
rd_addr_reg[4]/C,rd_addr_reg[6]/D,max,8.598,2,2
rd_addr_reg[4]/C,rd_addr_reg[8]/D,max,8.598,2,2
wr_addr_reg[4]/C,wr_addr_reg[7]/D,max,8.598,2,2
rd_addr_reg[4]/C,rd_addr_reg[7]/D,max,8.604,2,2
rd_addr_reg[4]/C,rd_addr_reg[9]/D,max,8.604,2,2
wr_addr_reg[4]/C,wr_addr_reg[6]/D,max,8.604,2,2
wr_addr_reg[4]/C,wr_addr_reg[8]/D,max,8.604,2,2
wr_addr_reg[4]/C,wr_addr_reg[9]/D,max,8.604,2,2
wr_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[10],max,8.631,0,0
wr_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[11],max,8.631,0,0
wr_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[12],max,8.631,0,0
wr_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13],max,8.631,0,0
wr_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[4],max,8.631,0,0
wr_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[5],max,8.631,0,0
wr_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[6],max,8.631,0,0
wr_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[7],max,8.631,0,0
wr_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[8],max,8.631,0,0
wr_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[9],max,8.631,0,0
rd_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[10],max,8.631,0,0
rd_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[11],max,8.631,0,0
rd_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[12],max,8.631,0,0
rd_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[13],max,8.631,0,0
rd_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[4],max,8.631,0,0
rd_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[5],max,8.631,0,0
rd_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[6],max,8.631,0,0
rd_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[7],max,8.631,0,0
rd_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[8],max,8.631,0,0
rd_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[9],max,8.631,0,0
wr_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[10],max,8.631,0,0
wr_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[11],max,8.631,0,0
wr_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[12],max,8.631,0,0
wr_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[3],max,8.631,0,0
wr_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[4],max,8.631,0,0
wr_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[5],max,8.631,0,0
wr_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[6],max,8.631,0,0
wr_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[7],max,8.631,0,0
wr_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[8],max,8.631,0,0
wr_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[9],max,8.631,0,0
rd_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[10],max,8.631,0,0
rd_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[11],max,8.631,0,0
rd_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[12],max,8.631,0,0
rd_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[3],max,8.631,0,0
rd_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[4],max,8.631,0,0
rd_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[5],max,8.631,0,0
wr_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[10],min,0.041,0,0
wr_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[11],min,0.041,0,0
wr_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[12],min,0.041,0,0
wr_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13],min,0.041,0,0
wr_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[4],min,0.041,0,0
wr_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[5],min,0.041,0,0
wr_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[6],min,0.041,0,0
wr_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[7],min,0.041,0,0
wr_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[8],min,0.041,0,0
wr_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[9],min,0.041,0,0
rd_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[10],min,0.041,0,0
rd_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[11],min,0.041,0,0
rd_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[12],min,0.041,0,0
rd_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[13],min,0.041,0,0
rd_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[4],min,0.041,0,0
rd_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[5],min,0.041,0,0
rd_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[6],min,0.041,0,0
rd_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[7],min,0.041,0,0
rd_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[8],min,0.041,0,0
rd_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[9],min,0.041,0,0
wr_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[10],min,0.041,0,0
wr_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[11],min,0.041,0,0
wr_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[12],min,0.041,0,0
wr_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[3],min,0.041,0,0
wr_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[4],min,0.041,0,0
wr_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[5],min,0.041,0,0
wr_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[6],min,0.041,0,0
wr_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[7],min,0.041,0,0
wr_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[8],min,0.041,0,0
wr_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[9],min,0.041,0,0
rd_addr_reg[7]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[10],min,0.041,0,0
rd_addr_reg[8]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[11],min,0.041,0,0
rd_addr_reg[9]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[12],min,0.041,0,0
rd_addr_reg[0]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[3],min,0.041,0,0
rd_addr_reg[1]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[4],min,0.041,0,0
rd_addr_reg[2]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[5],min,0.041,0,0
rd_addr_reg[3]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[6],min,0.041,0,0
rd_addr_reg[4]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[7],min,0.041,0,0
rd_addr_reg[5]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[8],min,0.041,0,0
rd_addr_reg[6]/C,I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[9],min,0.041,0,0
rd_addr_reg[3]/C,rd_addr_reg[5]/D,min,0.070,1,1
wr_addr_reg[3]/C,wr_addr_reg[5]/D,min,0.070,1,1
rd_addr_reg[2]/C,rd_addr_reg[4]/D,min,0.073,1,1
wr_addr_reg[2]/C,wr_addr_reg[4]/D,min,0.073,1,1
rd_addr_reg[0]/C,rd_addr_reg[0]/D,min,0.074,1,1
rd_addr_reg[0]/C,rd_addr_reg[1]/D,min,0.074,1,1
wr_addr_reg[0]/C,wr_addr_reg[0]/D,min,0.074,1,1
wr_addr_reg[0]/C,wr_addr_reg[1]/D,min,0.074,1,1
rd_addr_reg[1]/C,rd_addr_reg[2]/D,min,0.076,1,1
wr_addr_reg[1]/C,wr_addr_reg[2]/D,min,0.076,1,1
