Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu Nov 23 11:18:10 2023
| Host         : LPSoC_gw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/GW_LPSoC/rvx_dev/platform/RadarPIM/imp_arty-100t_2023-11-23/imp_result/route_timing_summary.rpt
| Design       : RADARPIM_FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.726        0.000                      0               120601        0.027        0.000                      0               120601        3.000        0.000                       0                 46479  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
external_clk_0                       {0.000 5.000}        10.000          100.000         
  clk_50000000_xilinx_clock_pll_0    {0.000 10.000}       20.000          50.000          
  clkfbout_xilinx_clock_pll_0        {0.000 5.000}        10.000          100.000         
pjtag_rclk                           {0.000 50.000}       100.000         10.000          
spi_flash_sclk_pin                   {0.000 10.000}       20.000          50.000          
sys_clk_pin                          {0.000 5.000}        10.000          100.000         
  clk_50000000_xilinx_clock_pll_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_xilinx_clock_pll_0_1      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clk_0                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_50000000_xilinx_clock_pll_0          2.726        0.000                      0               103010        0.027        0.000                      0               103010        8.750        0.000                       0                 46221  
  clkfbout_xilinx_clock_pll_0                                                                                                                                                          7.845        0.000                       0                     3  
pjtag_rclk                                10.546        0.000                      0                  351        0.118        0.000                      0                  351       49.500        0.000                       0                   254  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_50000000_xilinx_clock_pll_0_1        2.728        0.000                      0               103010        0.027        0.000                      0               103010        8.750        0.000                       0                 46221  
  clkfbout_xilinx_clock_pll_0_1                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_50000000_xilinx_clock_pll_0    clk_50000000_xilinx_clock_pll_0          6.795        0.000                      0                17240        0.695        0.000                      0                17240  
**async_default**                  clk_50000000_xilinx_clock_pll_0_1  clk_50000000_xilinx_clock_pll_0_1        6.797        0.000                      0                17240        0.695        0.000                      0                17240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clk_0
  To Clock:  external_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        2.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 i_platform/i_test1/pim_con_00/inst_reg_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 3.273ns (19.597%)  route 13.428ns (80.403%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.806    -0.734    i_platform/i_test1/pim_con_00/clk_50000000
    SLICE_X38Y155        FDCE                                         r  i_platform/i_test1/pim_con_00/inst_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y155        FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  i_platform/i_test1/pim_con_00/inst_reg_reg[51]/Q
                         net (fo=2, routed)           1.262     1.046    i_platform/i_test1/pim_con_00/inst_reg[51]
    SLICE_X38Y132        LUT4 (Prop_lut4_I3_O)        0.124     1.170 r  i_platform/i_test1/pim_con_00/i__carry_i_11/O
                         net (fo=8, routed)           0.754     1.925    i_platform/i_test1/pim_con_00/lsup/rab00/interbank_out_reg[7]_rep__0
    SLICE_X42Y136        LUT4 (Prop_lut4_I3_O)        0.116     2.041 f  i_platform/i_test1/pim_con_00/lsup/rab00/pack_and_unpack_addr[0].nabi_rab_dest_addr_list_out[2]_i_3/O
                         net (fo=80, routed)          0.895     2.936    i_platform/i_test1/pim_con_00/lsup/rab00/inst_reg_reg[55]
    SLICE_X39Y131        LUT6 (Prop_lut6_I3_O)        0.328     3.264 r  i_platform/i_test1/pim_con_00/lsup/rab00/gen_list[7].addr_list_out[119]_i_2/O
                         net (fo=483, routed)         0.641     3.905    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/pack_and_unpack_addr[6].nabi_rab_dest_addr_list_out_reg[96]_7
    SLICE_X42Y132        LUT5 (Prop_lut5_I1_O)        0.124     4.029 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i__carry_i_8/O
                         net (fo=716, routed)         1.718     5.747    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/interbank_out_reg[7]_17
    SLICE_X31Y152        LUT2 (Prop_lut2_I1_O)        0.124     5.871 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i___224_i_5/O
                         net (fo=32, routed)          1.705     7.577    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___224_i_2__4_0[1]
    SLICE_X48Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.251 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___220_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.251    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___220_i_6_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___222_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.365    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___222_i_6_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/ram_block_reg_0_0_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.479    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/ram_block_reg_0_0_i_101_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.718 f  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/bus_sel_list_reg_reg[0]_i_7/O[2]
                         net (fo=2, routed)           0.625     9.343    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/bus_sel_list_reg[0]_i_2__4_0[2]
    SLICE_X50Y133        LUT5 (Prop_lut5_I4_O)        0.302     9.645 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/bus_sel_list_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.570    10.215    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/genblk1[0].i_bus_signal_list_reg_reg[0][52]_21
    SLICE_X52Y131        LUT6 (Prop_lut6_I3_O)        0.124    10.339 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/bus_sel_list_reg[0]_i_2__4/O
                         net (fo=3, routed)           1.017    11.356    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/bus_sel_list_reg[0]_i_2__4_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.480 f  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i___115_i_1__4/O
                         net (fo=49, routed)          0.769    12.248    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/cmd_ready_reg_4
    SLICE_X55Y123        LUT4 (Prop_lut4_I1_O)        0.124    12.372 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/ram_block_reg_3_0_i_5__4/O
                         net (fo=8, routed)           1.354    13.727    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/mem_strb[0]
    SLICE_X56Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.851 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/ram_block_reg_3_0_i_2__4/O
                         net (fo=1, routed)           2.117    15.967    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/p_1_in2_in[26]
    RAMB36_X0Y21         RAMB36E1                                     r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.550    18.530    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/clk_50000000
    RAMB36_X0Y21         RAMB36E1                                     r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/CLKBWRCLK
                         clock pessimism              0.488    19.018    
                         clock uncertainty           -0.084    18.934    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    18.693    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                  2.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.549%)  route 0.196ns (54.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.636    -0.528    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/clk_50000000
    SLICE_X54Y185        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/Q
                         net (fo=1, routed)           0.196    -0.168    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg_n_0_[17]
    SLICE_X51Y183        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.908    -0.765    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/clk_50000000
    SLICE_X51Y183        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/C
                         clock pessimism              0.500    -0.265    
    SLICE_X51Y183        FDRE (Hold_fdre_C_D)         0.070    -0.195    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50000000_xilinx_clock_pll_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0      i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_3_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98     i_platform/i_rtl/external_peri_group/i_rvx_instance_00/spi4/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98     i_platform/i_rtl/external_peri_group/i_rvx_instance_00/spi4/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0
  To Clock:  clkfbout_xilinx_clock_pll_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pjtag_rclk
  To Clock:  pjtag_rclk

Setup :            0  Failing Endpoints,  Worst Slack       10.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/rvx_port_11_reg/C
                            (falling edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pjtag_rtdo
                            (output port clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (pjtag_rclk rise@100.000ns - pjtag_rclk fall@50.000ns)
  Data Path Delay:        8.938ns  (logic 4.079ns (45.638%)  route 4.859ns (54.362%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           25.000ns
  Clock Path Skew:        -5.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.481ns = ( 55.481 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk fall edge)
                                                     50.000    50.000 f  
    F4                                                0.000    50.000 f  pjtag_rtck (IN)
                         net (fo=0)                   0.000    50.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.496    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.888    55.481    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/pjtag_rtck
    SLICE_X2Y163         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/rvx_port_11_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.524    56.005 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/rvx_port_11_reg/Q
                         net (fo=1, routed)           4.859    60.864    pjtag_rtdo_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    64.419 r  pjtag_rtdo_OBUF_inst/O
                         net (fo=0)                   0.000    64.419    pjtag_rtdo
    D4                                                                r  pjtag_rtdo (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -25.000    74.965    
  -------------------------------------------------------------------
                         required time                         74.965    
                         arrival time                         -64.419    
  -------------------------------------------------------------------
                         slack                                 10.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by pjtag_rclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pjtag_rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pjtag_rclk rise@0.000ns - pjtag_rclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.884    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.649     1.559    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/pjtag_rtck
    SLICE_X9Y161         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[29]/Q
                         net (fo=2, routed)           0.066     1.766    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_1/rvx_signal_1_reg[30][29]
    SLICE_X8Y161         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_1/rvx_signal_1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.811    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/D[28]
    SLICE_X8Y161         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pjtag_rclk rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  pjtag_rtck (IN)
                         net (fo=0)                   0.000     0.000    pjtag_rtck
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  pjtag_rtck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.126    pjtag_rtck_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  pjtag_rtck_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.924     2.079    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/pjtag_rtck
    SLICE_X8Y161         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[28]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X8Y161         FDCE (Hold_fdce_C_D)         0.121     1.693    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_3/i_rvx_instance_0/rvx_signal_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pjtag_rclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pjtag_rtck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  pjtag_rtck_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y162    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_02_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y162    i_platform/i_rtl/platform_controller/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_02_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { external_clk_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50000000_xilinx_clock_pll_0_1
  To Clock:  clk_50000000_xilinx_clock_pll_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 i_platform/i_test1/pim_con_00/inst_reg_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@20.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 3.273ns (19.597%)  route 13.428ns (80.403%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 18.530 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.806    -0.734    i_platform/i_test1/pim_con_00/clk_50000000
    SLICE_X38Y155        FDCE                                         r  i_platform/i_test1/pim_con_00/inst_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y155        FDCE (Prop_fdce_C_Q)         0.518    -0.216 r  i_platform/i_test1/pim_con_00/inst_reg_reg[51]/Q
                         net (fo=2, routed)           1.262     1.046    i_platform/i_test1/pim_con_00/inst_reg[51]
    SLICE_X38Y132        LUT4 (Prop_lut4_I3_O)        0.124     1.170 r  i_platform/i_test1/pim_con_00/i__carry_i_11/O
                         net (fo=8, routed)           0.754     1.925    i_platform/i_test1/pim_con_00/lsup/rab00/interbank_out_reg[7]_rep__0
    SLICE_X42Y136        LUT4 (Prop_lut4_I3_O)        0.116     2.041 f  i_platform/i_test1/pim_con_00/lsup/rab00/pack_and_unpack_addr[0].nabi_rab_dest_addr_list_out[2]_i_3/O
                         net (fo=80, routed)          0.895     2.936    i_platform/i_test1/pim_con_00/lsup/rab00/inst_reg_reg[55]
    SLICE_X39Y131        LUT6 (Prop_lut6_I3_O)        0.328     3.264 r  i_platform/i_test1/pim_con_00/lsup/rab00/gen_list[7].addr_list_out[119]_i_2/O
                         net (fo=483, routed)         0.641     3.905    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/pack_and_unpack_addr[6].nabi_rab_dest_addr_list_out_reg[96]_7
    SLICE_X42Y132        LUT5 (Prop_lut5_I1_O)        0.124     4.029 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i__carry_i_8/O
                         net (fo=716, routed)         1.718     5.747    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/interbank_out_reg[7]_17
    SLICE_X31Y152        LUT2 (Prop_lut2_I1_O)        0.124     5.871 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i___224_i_5/O
                         net (fo=32, routed)          1.705     7.577    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___224_i_2__4_0[1]
    SLICE_X48Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.251 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___220_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.251    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___220_i_6_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___222_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.365    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/i___222_i_6_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.479 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/ram_block_reg_0_0_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.479    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/ram_block_reg_0_0_i_101_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.718 f  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/bus_sel_list_reg_reg[0]_i_7/O[2]
                         net (fo=2, routed)           0.625     9.343    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/bus_sel_list_reg[0]_i_2__4_0[2]
    SLICE_X50Y133        LUT5 (Prop_lut5_I4_O)        0.302     9.645 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/bus_sel_list_reg[0]_i_5__4/O
                         net (fo=1, routed)           0.570    10.215    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/genblk1[0].i_bus_signal_list_reg_reg[0][52]_21
    SLICE_X52Y131        LUT6 (Prop_lut6_I3_O)        0.124    10.339 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/bus_sel_list_reg[0]_i_2__4/O
                         net (fo=3, routed)           1.017    11.356    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/bus_sel_list_reg[0]_i_2__4_n_0
    SLICE_X54Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.480 f  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/i___115_i_1__4/O
                         net (fo=49, routed)          0.769    12.248    i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/cmd_ready_reg_4
    SLICE_X55Y123        LUT4 (Prop_lut4_I1_O)        0.124    12.372 r  i_platform/i_test1/pim_con_00/lsup/nabi_realloc00/ram_block_reg_3_0_i_5__4/O
                         net (fo=8, routed)           1.354    13.727    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/mem_strb[0]
    SLICE_X56Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.851 r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/mcon_00/bus_sel/ram_block_reg_3_0_i_2__4/O
                         net (fo=1, routed)           2.117    15.967    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/p_1_in2_in[26]
    RAMB36_X0Y21         RAMB36E1                                     r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.550    18.530    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/clk_50000000
    RAMB36_X0Y21         RAMB36E1                                     r  i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0/CLKBWRCLK
                         clock pessimism              0.488    19.018    
                         clock uncertainty           -0.082    18.936    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    18.695    i_platform/i_test1/gen_pim_unit_[5].user_pim_00/user_ram_00/ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                  2.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50000000_xilinx_clock_pll_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.549%)  route 0.196ns (54.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.636    -0.528    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/clk_50000000
    SLICE_X54Y185        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg[17]/Q
                         net (fo=1, routed)           0.196    -0.168    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/z_reg_n_0_[17]
    SLICE_X51Y183        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.908    -0.765    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/clk_50000000
    SLICE_X51Y183        FDRE                                         r  i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]/C
                         clock pessimism              0.500    -0.265    
    SLICE_X51Y183        FDRE (Hold_fdre_C_D)         0.070    -0.195    i_platform/i_test1/gen_pim_unit_[1].user_pim_00/pu_00/fpbfu/sub_00/s_output_z_reg[17]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50000000_xilinx_clock_pll_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0      i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_3_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98     i_platform/i_rtl/external_peri_group/i_rvx_instance_00/spi4/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X80Y98     i_platform/i_rtl/external_peri_group/i_rvx_instance_00/spi4/fifo/rxq/_T_35_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_pll_0_1
  To Clock:  clkfbout_xilinx_clock_pll_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_pll_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50000000_xilinx_clock_pll_0
  To Clock:  clk_50000000_xilinx_clock_pll_0

Setup :            0  Failing Endpoints,  Worst Slack        6.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/CLR
                            (recovery check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0 rise@20.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        12.675ns  (logic 0.580ns (4.576%)  route 12.095ns (95.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.715    -0.825    i_platform/i_rtl/platform_controller/i_rvx_instance_3/clk_50000000
    SLICE_X75Y90         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/Q
                         net (fo=2, routed)           1.050     0.681    i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[7]_0[2]
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.805 f  i_platform/i_rtl/platform_controller/i_rvx_instance_3/munoc_signal_02[0]_i_2__4/O
                         net (fo=1814, routed)       11.045    11.850    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[63]_1
    SLICE_X49Y20         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.667    18.646    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/clk_50000000
    SLICE_X49Y20         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/C
                         clock pessimism              0.487    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X49Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.645    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  6.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/CLR
                            (removal check against rising-edge clock clk_50000000_xilinx_clock_pll_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0 rise@0.000ns - clk_50000000_xilinx_clock_pll_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.301%)  route 0.428ns (69.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.566    -0.598    i_platform/i_rtl/platform_controller/i_rvx_instance_3/clk_50000000
    SLICE_X71Y88         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.333    i_platform/i_rtl/platform_controller/i_rvx_instance_3/Q[2]
    SLICE_X71Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.288 f  i_platform/i_rtl/platform_controller/i_rvx_instance_3/munoc_signal_02[0]_i_2__4/O
                         net (fo=1814, routed)        0.303     0.016    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_08_reg[0]_1
    SLICE_X71Y83         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.833    -0.840    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/clk_50000000
    SLICE_X71Y83         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X71Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50000000_xilinx_clock_pll_0_1
  To Clock:  clk_50000000_xilinx_clock_pll_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/CLR
                            (recovery check against rising-edge clock clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@20.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        12.675ns  (logic 0.580ns (4.576%)  route 12.095ns (95.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.715    -0.825    i_platform/i_rtl/platform_controller/i_rvx_instance_3/clk_50000000
    SLICE_X75Y90         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.369 r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[3]/Q
                         net (fo=2, routed)           1.050     0.681    i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_16_reg[7]_0[2]
    SLICE_X71Y90         LUT2 (Prop_lut2_I1_O)        0.124     0.805 f  i_platform/i_rtl/platform_controller/i_rvx_instance_3/munoc_signal_02[0]_i_2__4/O
                         net (fo=1814, routed)       11.045    11.850    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[63]_1
    SLICE_X49Y20         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000    20.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       1.667    18.646    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/clk_50000000
    SLICE_X49Y20         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]/C
                         clock pessimism              0.487    19.134    
                         clock uncertainty           -0.082    19.052    
    SLICE_X49Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.647    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_2/rvx_signal_0_reg[43]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  6.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/CLR
                            (removal check against rising-edge clock clk_50000000_xilinx_clock_pll_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns - clk_50000000_xilinx_clock_pll_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.301%)  route 0.428ns (69.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.566    -0.598    i_platform/i_rtl/platform_controller/i_rvx_instance_3/clk_50000000
    SLICE_X71Y88         FDPE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  i_platform/i_rtl/platform_controller/i_rvx_instance_3/rvx_signal_09_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.333    i_platform/i_rtl/platform_controller/i_rvx_instance_3/Q[2]
    SLICE_X71Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.288 f  i_platform/i_rtl/platform_controller/i_rvx_instance_3/munoc_signal_02[0]_i_2__4/O
                         net (fo=1814, routed)        0.303     0.016    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_08_reg[0]_1
    SLICE_X71Y83         FDCE                                         f  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50000000_xilinx_clock_pll_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  external_clk_0 (IN)
                         net (fo=0)                   0.000     0.000    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/fpga_clk_xilinx_clock_pll_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clk_50000000_xilinx_clock_pll_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_platform/i_pll0/i_xilinx_clock_pll_0/inst/clkout1_buf/O
                         net (fo=46241, routed)       0.833    -0.840    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/clk_50000000
    SLICE_X71Y83         FDCE                                         r  i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X71Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    i_platform/i_rtl/platform_controller/i_rvx_instance_5/i_rvx_instance_0/i_rvx_instance_0/rvx_port_09_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.695    





