{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727196972138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727196972140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 10:56:12 2024 " "Processing started: Tue Sep 24 10:56:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727196972140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727196972140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off set_clear_latch_nand -c set_clear_latch_nand " "Command: quartus_eda --read_settings_files=off --write_settings_files=off set_clear_latch_nand -c set_clear_latch_nand" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727196972140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_7_1200mv_85c_slow.vo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_7_1200mv_85c_slow.vo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_7_1200mv_0c_slow.vo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_7_1200mv_0c_slow.vo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_min_1200mv_0c_fast.vo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_min_1200mv_0c_fast.vo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand.vo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand.vo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_7_1200mv_85c_v_slow.sdo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_7_1200mv_85c_v_slow.sdo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_7_1200mv_0c_v_slow.sdo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_7_1200mv_0c_v_slow.sdo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_min_1200mv_0c_v_fast.sdo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_min_1200mv_0c_v_fast.sdo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "set_clear_latch_nand_v.sdo /home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/ simulation " "Generated file set_clear_latch_nand_v.sdo in folder \"/home/.engr-ece/muj975/cme341/lab1/set_clear_latch_nand/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727196972597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727196972720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 10:56:12 2024 " "Processing ended: Tue Sep 24 10:56:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727196972720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727196972720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727196972720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727196972720 ""}
