TRACE::2020-05-26.11:32:41::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:41::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:41::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:43::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:43::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-05-26.11:32:56::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port"
		}]
}
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.11:32:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.11:32:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.11:32:56::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:32:56::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::mss does not exists at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::Creating sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::Adding the swdes entry, created swdb C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::updating the scw layer changes to swdes at   C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::Writing mss at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:32:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-05-26.11:32:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-26.11:32:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-26.11:32:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-26.11:32:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:32:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:32:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss||

TRACE::2020-05-26.11:32:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:32:56::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:32:56::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-26.11:32:59::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.11:32:59::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.11:32:59::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.11:32:59::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.11:32:59::SCWSystem::Not a boot domain 
LOG::2020-05-26.11:32:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.11:32:59::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.11:32:59::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.11:32:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:32:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:32:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:32:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:32:59::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.11:32:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:32:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-05-26.11:33:00::SCWMssOS::Could not open the swdb for C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-05-26.11:33:00::SCWMssOS::Could not open the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-05-26.11:33:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.11:33:00::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:33:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:33:00::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:33:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.11:33:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.11:33:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-26.11:33:00::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-26.11:33:00::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.11:33:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.11:33:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.11:33:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.11:33:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.11:33:00::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.11:33:00::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.11:33:00::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.11:33:00::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.11:33:00::SCWSystem::dir created 
TRACE::2020-05-26.11:33:00::SCWSystem::Writing the bif 
TRACE::2020-05-26.11:33:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.11:33:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.11:33:00::SCWPlatform::Completed generating the platform
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.11:33:00::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.11:33:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.11:33:02::SCWPlatform::Clearing the existing platform
TRACE::2020-05-26.11:33:02::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-26.11:33:02::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:02::SCWSystem::Clearing the domains completed.
TRACE::2020-05-26.11:33:02::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:02::SCWPlatform::Removing the HwDB with name C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWReader::Active system found as  display_port
TRACE::2020-05-26.11:33:16::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.11:33:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.11:33:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.11:33:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.11:33:16::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:16::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:16::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:16::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:16::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:33:16::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:33:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:33:16::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.11:33:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:16::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:16::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:16::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWReader::No isolation master present  
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:16::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:16::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:16::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:16::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:16::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.11:33:17::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:17::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:17::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.11:33:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.11:33:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.11:33:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.11:33:17::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:33:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:33:17::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:33:17::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:33:17::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:33:17::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:33:17::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:33:17::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-26.11:34:56::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.11:34:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.11:34:56::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.11:34:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.11:34:56::SCWSystem::Not a boot domain 
LOG::2020-05-26.11:34:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.11:34:56::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.11:34:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.11:34:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:34:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:34:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:34:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:34:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.11:34:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:34:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:34:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:34:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:34:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:34:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:34:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:34:56::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:34:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:34:56::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:34:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:34:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.11:34:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.11:34:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-26.11:34:56::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.11:34:56::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:34:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:34:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:34:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.11:34:56::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.11:34:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:34:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:34:56::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:56::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.11:34:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:56::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:34:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:34:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:34:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.11:34:57::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.11:34:57::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:57::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.11:34:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:34:58::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.11:34:58::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:34:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:34:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:34:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:34:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.11:34:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:34:58::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:58::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.11:34:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.11:34:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:34:59::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:34:59::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.11:35:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.11:35:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:35:01::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:01::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.11:35:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.11:35:03::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.11:35:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.11:35:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.11:35:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:03::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.11:35:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.11:35:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:35:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:04::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.11:35:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.11:35:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:35:04::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:04::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.11:35:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.11:35:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:05::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.11:35:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.11:35:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:06::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.11:35:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.11:35:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:08::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:08::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.11:35:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.11:35:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:35:09::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:09::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.11:35:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.11:35:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:09::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:09::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.11:35:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.11:35:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:10::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:10::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.11:35:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.11:35:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.11:35:12::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:12::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.11:35:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.11:35:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:35:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:14::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.11:35:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.11:35:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:35:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:15::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.11:35:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.11:35:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:35:20::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:20::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.11:35:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.11:35:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:22::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:22::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.11:35:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.11:35:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:23::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:23::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.11:35:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.11:35:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:35:24::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:24::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.11:35:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.11:35:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.11:35:26::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:26::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.11:35:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.11:35:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.11:35:28::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:28::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.11:35:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.11:35:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:35:30::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:30::SCWMssOS::"Compiling v_tpg"

TRACE::2020-05-26.11:35:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.11:35:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:35:31::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:31::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.11:35:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.11:35:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.11:35:32::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:35:32::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.11:35:34::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.11:35:34::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.11:35:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.11:35:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.11:35:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.11:35:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.11:35:34::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.11:35:34::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.11:35:34::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.11:35:34::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.11:35:34::SCWSystem::dir created 
TRACE::2020-05-26.11:35:34::SCWSystem::Writing the bif 
TRACE::2020-05-26.11:35:34::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.11:35:34::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.11:35:34::SCWPlatform::Completed generating the platform
TRACE::2020-05-26.11:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:35:34::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.11:35:34::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.11:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:42:40::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:42:40::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:42:40::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:42:40::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:42:40::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:42:40::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:42:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:42:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:42:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:42:40::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:42:40::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:42:40::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.11:44:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:44:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:44:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:44:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:44:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.11:44:59::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.11:44:59::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.11:44:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.11:44:59::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:44:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:44:59::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:44:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:44:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:44:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:44:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:44:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:44:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:44:59::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:48:18::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:48:18::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:48:18::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:48:18::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:48:18::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:48:18::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:48:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:48:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:48:18::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:48:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:48:18::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:48:18::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:48:18::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:48:18::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:48:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:48:18::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:49:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:49:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"630309482d71e0dfb605a5faca648d4f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:49:02::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:02::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:49:02::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:02::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:49:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:49:03::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:03::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:03::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:49:03::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:03::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:03::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:49:03::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:03::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:03::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:03::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.11:49:03::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:49:03::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:49:03::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:03::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:49:03::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-26.11:49:47::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.11:49:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.11:49:47::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.11:49:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.11:49:47::SCWSystem::Not a boot domain 
LOG::2020-05-26.11:49:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.11:49:47::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.11:49:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.11:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.11:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:49:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.11:49:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.11:49:47::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:47::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:47::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:47::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:49:47::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:49:47::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:49:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:49:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:49:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:49:47::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.11:49:47::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.11:49:47::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.11:49:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.11:49:47::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.11:49:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.11:49:47::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.11:49:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:49:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.11:49:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.11:49:47::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-05-26.11:49:47::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.11:49:47::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:49:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:49:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.11:49:48::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.11:49:48::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:49:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:48::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:49:48::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:48::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.11:49:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:48::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:49:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.11:49:49::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.11:49:49::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:49:49::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.11:49:49::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:49:49::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:49::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.11:49:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.11:49:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.11:49:50::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:50::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.11:49:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:49:50::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.11:49:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:49:50::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:50::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.11:49:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.11:49:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:49:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:51::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.11:49:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.11:49:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:49:52::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:52::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.11:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.11:49:54::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.11:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.11:49:54::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.11:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:49:54::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:54::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.11:49:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.11:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:49:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:55::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.11:49:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.11:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:49:55::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:55::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.11:49:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.11:49:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:49:56::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:56::SCWMssOS::"Compiling dppsu"

TRACE::2020-05-26.11:49:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.11:49:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:49:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:49:58::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.11:50:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.11:50:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:00::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:00::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.11:50:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.11:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:02::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:02::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.11:50:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.11:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.11:50:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:02::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.11:50:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.11:50:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:03::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.11:50:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.11:50:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:04::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.11:50:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.11:50:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.11:50:05::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:05::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.11:50:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.11:50:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:50:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:07::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.11:50:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.11:50:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.11:50:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:08::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.11:50:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.11:50:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.11:50:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:12::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.11:50:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.11:50:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:13::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.11:50:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.11:50:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:14::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:14::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.11:50:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.11:50:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.11:50:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:16::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.11:50:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.11:50:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.11:50:18::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:18::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.11:50:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.11:50:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.11:50:20::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:20::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.11:50:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.11:50:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:50:21::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:21::SCWMssOS::"Compiling v_tpg"

TRACE::2020-05-26.11:50:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.11:50:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.11:50:23::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:23::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.11:50:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.11:50:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.11:50:23::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.11:50:23::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.11:50:24::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.11:50:25::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.11:50:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.11:50:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.11:50:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.11:50:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.11:50:25::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.11:50:25::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.11:50:25::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.11:50:25::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.11:50:25::SCWSystem::dir created 
TRACE::2020-05-26.11:50:25::SCWSystem::Writing the bif 
TRACE::2020-05-26.11:50:25::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.11:50:25::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.11:50:25::SCWPlatform::Completed generating the platform
TRACE::2020-05-26.11:50:25::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:50:25::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:50:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:50:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:50:25::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:50:25::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:50:25::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:50:25::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e6a0f6aacfaf71fcdefa8d100c81f8b3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.11:50:25::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.11:50:25::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.11:50:25::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.11:50:25::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.11:50:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.11:50:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.11:50:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.11:50:25::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.11:50:25::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.11:50:25::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:08::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:08::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:08::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:08::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:14:08::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:08::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:14:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:14:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:14:08::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:08::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:14:08::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:14:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:14:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:14:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:14:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:14:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:14:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:14:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:14:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:14:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:17::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:14:17::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:14:17::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:17::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:14:17::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:17::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:14:17::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:14:17::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:14:17::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:14:17::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:14:17::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:51::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e6a0f6aacfaf71fcdefa8d100c81f8b3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:51::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.12:15:51::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:51::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.12:15:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.12:15:52::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:15:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:15:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:15:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:15:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.12:15:52::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.12:15:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.12:15:52::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:15:52::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.12:15:52::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-05-26.12:17:00::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.12:17:00::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.12:17:00::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.12:17:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.12:17:00::SCWSystem::Not a boot domain 
LOG::2020-05-26.12:17:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.12:17:00::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.12:17:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.12:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.12:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.12:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.12:17:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.12:17:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.12:17:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:17:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:17:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:17:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:17:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.12:17:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.12:17:00::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.12:17:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.12:17:00::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:00::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:00::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:00::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.12:17:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.12:17:01::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:01::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.12:17:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.12:17:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.12:17:01::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-05-26.12:17:01::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.12:17:01::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.12:17:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.12:17:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.12:17:01::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.12:17:01::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.12:17:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.12:17:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.12:17:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:02::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.12:17:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.12:17:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.12:17:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.12:17:03::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:03::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.12:17:03::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.12:17:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:03::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:03::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.12:17:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.12:17:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:04::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.12:17:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.12:17:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:05::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.12:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.12:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.12:17:07::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:07::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.12:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.12:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.12:17:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:07::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.12:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.12:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:08::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:08::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.12:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.12:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:08::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.12:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.12:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:08::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:09::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.12:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.12:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:09::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:09::SCWMssOS::"Compiling dppsu"

TRACE::2020-05-26.12:17:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.12:17:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:11::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:12::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.12:17:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.12:17:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:13::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:13::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.12:17:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.12:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:15::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:15::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.12:17:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.12:17:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.12:17:15::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:15::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.12:17:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.12:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:16::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.12:17:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.12:17:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:17::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.12:17:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.12:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.12:17:18::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:18::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.12:17:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.12:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:20::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:20::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.12:17:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.12:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.12:17:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:21::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.12:17:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.12:17:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.12:17:25::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:25::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.12:17:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.12:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:27::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:27::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.12:17:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.12:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:27::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:27::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.12:17:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.12:17:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.12:17:29::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:29::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.12:17:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.12:17:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.12:17:31::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:31::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.12:17:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.12:17:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.12:17:33::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:33::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.12:17:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src"

TRACE::2020-05-26.12:17:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:35::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:35::SCWMssOS::"Compiling v_tpg"

TRACE::2020-05-26.12:17:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.12:17:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.12:17:36::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:36::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.12:17:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.12:17:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.12:17:37::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.12:17:37::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.12:17:38::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.12:17:38::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.12:17:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.12:17:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.12:17:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.12:17:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.12:17:38::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.12:17:38::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.12:17:38::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.12:17:38::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.12:17:38::SCWSystem::dir created 
TRACE::2020-05-26.12:17:38::SCWSystem::Writing the bif 
TRACE::2020-05-26.12:17:38::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.12:17:38::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.12:17:38::SCWPlatform::Completed generating the platform
TRACE::2020-05-26.12:17:39::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:17:39::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:17:39::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:39::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:17:39::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:39::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0375ce6847eb181f3ed4010a670ac2e4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.12:17:39::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.12:17:39::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.12:17:39::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.12:17:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.12:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.12:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.12:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.12:17:39::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.12:17:39::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.12:17:39::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:32::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:32::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:32::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:35::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:36::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:36::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWReader::Active system found as  display_port
TRACE::2020-05-26.15:33:56::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.15:33:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.15:33:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.15:33:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.15:33:56::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.15:33:56::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:33:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.15:33:56::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.15:33:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-05-26.15:33:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:33:56::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:33:56::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWReader::No isolation master present  
TRACE::2020-05-26.15:33:56::SCWPlatform::Clearing the existing platform
TRACE::2020-05-26.15:33:56::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-26.15:33:56::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:33:56::SCWSystem::Clearing the domains completed.
TRACE::2020-05-26.15:33:56::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:56::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:57::SCWPlatform::Removing the HwDB with name C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:33:57::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:33:57::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:33:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWReader::Active system found as  display_port
TRACE::2020-05-26.15:34:10::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.15:34:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.15:34:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.15:34:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.15:34:10::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.15:34:10::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:34:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.15:34:10::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.15:34:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:10::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:10::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:10::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:10::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:10::SCWReader::No isolation master present  
TRACE::2020-05-26.15:34:39::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:39::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:39::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.15:34:39::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:39::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-05-26.15:34:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-05-26.15:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:52::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:52::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:34:52::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.15:34:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-05-26.15:34:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:34:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.15:34:52::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:34:52::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:34:52::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:34:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.15:35:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-05-26.15:35:05::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:05::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:05::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:05::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:05::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:05::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-05-26.15:35:05::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-05-26.15:35:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:05::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:05::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:05::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:05::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0375ce6847eb181f3ed4010a670ac2e4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.15:35:12::SCWPlatform::Clearing the existing platform
TRACE::2020-05-26.15:35:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-26.15:35:12::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:12::SCWSystem::Clearing the domains completed.
TRACE::2020-05-26.15:35:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-26.15:35:12::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:12::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:12::SCWPlatform::Removing the HwDB with name C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:12::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:12::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWReader::Active system found as  display_port
TRACE::2020-05-26.15:35:26::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.15:35:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.15:35:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.15:35:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.15:35:26::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.15:35:26::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:35:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.15:35:26::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.15:35:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWReader::No isolation master present  
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:33::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.15:35:33::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:33::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:33::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:33::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:33::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:33::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:33::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:33::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:33::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.15:35:33::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.15:35:33::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.15:35:33::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.15:35:33::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:33::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:33::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:33::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:35:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.15:35:34::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:35:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:35:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:35:34::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:35:34::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:35:34::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-26.15:36:24::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.15:36:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.15:36:24::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.15:36:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.15:36:24::SCWSystem::Not a boot domain 
LOG::2020-05-26.15:36:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.15:36:24::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.15:36:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.15:36:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.15:36:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.15:36:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.15:36:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.15:36:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.15:36:24::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:36:24::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:36:24::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:36:24::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:36:24::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:36:24::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:36:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:36:24::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:36:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:36:25::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.15:36:25::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:36:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.15:36:25::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.15:36:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:36:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-05-26.15:36:33::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.15:36:33::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.15:36:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.15:36:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.15:36:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:36:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.15:36:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:36:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:36:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.15:36:34::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.15:36:34::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:34::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:36:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.15:36:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:35::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.15:36:35::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:36:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:35::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.15:36:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.15:36:35::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.15:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.15:36:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.15:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.15:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.15:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:36:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.15:36:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.15:36:36::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:37::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.15:36:37::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-26.15:36:37::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.15:36:37::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:37::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.15:36:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:36:37::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:37::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.15:36:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.15:36:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:40::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.15:36:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.15:36:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:41::SCWMssOS::"Compiling axivdma"

TRACE::2020-05-26.15:36:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.15:36:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:44::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.15:36:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.15:36:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.15:36:46::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.15:36:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.15:36:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.15:36:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:47::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.15:36:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.15:36:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.15:36:47::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:47::SCWMssOS::"Compiling csi"

TRACE::2020-05-26.15:36:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.15:36:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:48::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:48::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.15:36:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.15:36:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:36:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:49::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.15:36:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.15:36:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:36:49::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:49::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.15:36:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.15:36:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:36:50::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:50::SCWMssOS::"Compiling dppsu"

TRACE::2020-05-26.15:36:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.15:36:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:53::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:53::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.15:36:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.15:36:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:55::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.15:36:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.15:36:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:36:57::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:57::SCWMssOS::"Compiling intc"

TRACE::2020-05-26.15:36:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.15:36:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:36:59::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:36:59::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.15:37:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.15:37:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:37:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:00::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-05-26.15:37:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.15:37:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.15:37:01::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:01::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.15:37:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.15:37:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:37:01::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:01::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.15:37:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.15:37:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:37:02::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:02::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.15:37:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.15:37:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.15:37:04::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:04::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.15:37:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.15:37:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:37:06::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:06::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.15:37:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.15:37:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:37:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:08::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.15:37:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.15:37:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.15:37:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:13::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.15:37:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.15:37:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:37:15::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:16::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.15:37:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.15:37:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:37:17::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:17::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.15:37:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.15:37:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.15:37:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:19::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.15:37:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.15:37:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.15:37:21::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:21::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.15:37:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.15:37:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.15:37:24::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:24::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.15:37:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.15:37:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.15:37:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:26::SCWMssOS::"Compiling v_demosaic"

TRACE::2020-05-26.15:37:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.15:37:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-26.15:37:28::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:28::SCWMssOS::"Compiling v_gamma_lut"

TRACE::2020-05-26.15:37:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.15:37:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.15:37:29::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:29::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.15:37:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.15:37:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.15:37:30::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.15:37:30::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.15:37:32::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.15:37:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.15:37:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.15:37:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.15:37:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.15:37:32::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.15:37:32::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.15:37:32::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.15:37:32::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.15:37:32::SCWSystem::dir created 
TRACE::2020-05-26.15:37:32::SCWSystem::Writing the bif 
TRACE::2020-05-26.15:37:32::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.15:37:32::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.15:37:32::SCWPlatform::Completed generating the platform
KEYINFO::2020-05-26.15:37:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.15:37:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-05-26.15:37:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.15:37:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.15:37:32::SCWMssOS::Writing the mss file completed C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:37:32::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:37:32::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:37:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:37:32::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:37:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:37:32::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:37:32::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:37:32::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:37:32::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9012404bd5a12c543fed0b7927bbfb7f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.15:37:32::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.15:37:32::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.15:37:32::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.15:37:32::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.15:37:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.15:37:32::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.15:37:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.15:37:32::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.15:37:32::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.15:37:32::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:24:34::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:34::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:34::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.17:24:34::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:34::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:24:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.17:24:49::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:24:49::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:24:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.17:24:49::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.17:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:24:49::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:24:49::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:24:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-05-26.17:24:49::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-05-26.17:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:24:49::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:24:49::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:24:49::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:24:49::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.17:24:49::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:49::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:24:49::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2020-05-26.17:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:24:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.17:24:50::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:50::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:50::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:50::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:24:50::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:24:50::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:24:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.17:25:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-05-26.17:25:01::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:01::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:01::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:01::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:01::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:01::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-05-26.17:25:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-05-26.17:25:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:01::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:01::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:01::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:01::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9012404bd5a12c543fed0b7927bbfb7f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.17:25:02::SCWPlatform::Clearing the existing platform
TRACE::2020-05-26.17:25:02::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-26.17:25:02::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:02::SCWSystem::Clearing the domains completed.
TRACE::2020-05-26.17:25:02::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-26.17:25:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:02::SCWPlatform::Removing the HwDB with name C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:02::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:02::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.17:25:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWReader::Active system found as  display_port
TRACE::2020-05-26.17:25:14::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.17:25:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.17:25:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.17:25:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.17:25:14::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:14::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:14::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:14::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:14::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:14::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.17:25:15::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:25:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:25:15::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.17:25:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:15::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:15::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2020-05-26.17:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:25:15::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:15::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:15::SCWReader::No isolation master present  
TRACE::2020-05-26.17:25:25::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:25::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:25::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:25::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:25::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:25::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.17:25:26::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.17:25:26::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.17:25:26::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:25:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:25:26::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:26::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:26::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:26::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:26::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:25:26::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:26::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-26.17:25:58::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.17:25:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.17:25:58::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.17:25:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.17:25:58::SCWSystem::Not a boot domain 
LOG::2020-05-26.17:25:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.17:25:58::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.17:25:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.17:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.17:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.17:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:25:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.17:25:58::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:58::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:58::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:58::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:25:58::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:58::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:25:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:25:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:25:58::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.17:25:58::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:25:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:25:58::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.17:25:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:25:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.17:25:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.17:25:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-05-26.17:25:58::SCWMssOS::skipping the bsp build ... 
TRACE::2020-05-26.17:25:58::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.17:25:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.17:25:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.17:25:58::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.17:25:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.17:25:58::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.17:26:11::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.17:26:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.17:26:11::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.17:26:11::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.17:26:11::SCWSystem::Not a boot domain 
LOG::2020-05-26.17:26:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.17:26:11::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.17:26:11::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.17:26:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:26:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:26:11::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.17:26:11::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:26:11::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:26:11::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:26:11::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:26:11::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:26:11::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:26:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:26:11::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:26:11::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:26:11::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:26:11::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:26:11::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:26:11::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.17:26:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:26:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.17:26:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.17:26:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-26.17:26:11::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.17:26:11::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.17:26:11::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.17:26:11::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:11::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:11::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.17:26:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:12::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:26:12::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:12::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.17:26:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:12::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:13::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:26:13::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:26:13::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:13::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:13::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.17:26:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.17:26:13::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:14::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:26:14::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-26.17:26:14::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:26:14::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:14::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.17:26:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:26:14::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:14::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.17:26:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.17:26:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:16::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:16::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.17:26:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.17:26:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:17::SCWMssOS::"Compiling axivdma"

TRACE::2020-05-26.17:26:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.17:26:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:19::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:19::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.17:26:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.17:26:22::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.17:26:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:26:22::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.17:26:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.17:26:22::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:22::SCWMssOS::"Compiling csi"

TRACE::2020-05-26.17:26:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.17:26:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:24::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:24::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.17:26:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.17:26:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:25::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:25::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.17:26:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.17:26:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:26:25::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:25::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.17:26:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.17:26:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:26:26::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:26::SCWMssOS::"Compiling dppsu"

TRACE::2020-05-26.17:26:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.17:26:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:29::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:29::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.17:26:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.17:26:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:31::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:31::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.17:26:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.17:26:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:26:33::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:33::SCWMssOS::"Compiling intc"

TRACE::2020-05-26.17:26:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.17:26:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:35::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:35::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.17:26:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.17:26:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:35::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-05-26.17:26:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.17:26:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:26:36::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:36::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.17:26:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.17:26:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:37::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:37::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.17:26:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.17:26:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:38::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:38::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.17:26:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.17:26:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.17:26:40::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:40::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.17:26:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.17:26:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:26:43::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:43::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.17:26:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.17:26:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:26:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:44::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.17:26:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.17:26:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:26:50::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:50::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.17:26:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.17:26:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:52::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:52::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.17:26:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.17:26:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:53::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:53::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.17:26:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.17:26:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:26:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:55::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.17:26:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.17:26:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:26:58::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:26:58::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.17:27:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.17:27:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.17:27:00::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:27:00::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.17:27:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.17:27:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:27:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:27:02::SCWMssOS::"Compiling v_demosaic"

TRACE::2020-05-26.17:27:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.17:27:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-26.17:27:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:27:03::SCWMssOS::"Compiling v_gamma_lut"

TRACE::2020-05-26.17:27:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.17:27:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:27:05::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:27:05::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.17:27:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.17:27:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.17:27:06::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:27:06::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.17:27:08::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.17:27:08::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.17:27:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.17:27:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.17:27:08::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.17:27:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.17:27:08::SCWSystem::Completed Processing the sysconfig display_port
TRACE::2020-05-26.17:28:27::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:27::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:27::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.17:28:27::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:27::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.17:28:42::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:42::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:42::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:42::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:42::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:28:43::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:28:43::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:43::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2020-05-26.17:28:43::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2020-05-26.17:28:43::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:43::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:43::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/tempdsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/tempdsa/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_10
TRACE::2020-05-26.17:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:43::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.17:28:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:43::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:43::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2020-05-26.17:28:43::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2020-05-26.17:28:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:43::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:43::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:43::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:43::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9012404bd5a12c543fed0b7927bbfb7f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-05-26.17:28:44::SCWPlatform::Clearing the existing platform
TRACE::2020-05-26.17:28:44::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-26.17:28:44::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:44::SCWSystem::Clearing the domains completed.
TRACE::2020-05-26.17:28:44::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-26.17:28:44::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform:: Platform location is C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:44::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:44::SCWPlatform::Removing the HwDB with name C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:44::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:44::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-26.17:28:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2020-05-26.17:28:58::SCWReader::Active system found as  display_port
TRACE::2020-05-26.17:28:58::SCWReader::Handling sysconfig display_port
TRACE::2020-05-26.17:28:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-26.17:28:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-26.17:28:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-26.17:28:58::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-26.17:28:58::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:58::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:58::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:58::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:58::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:58::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.17:28:59::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:28:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:28:59::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-26.17:28:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWReader::No isolation master present  
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:28:59::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:28:59::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:28:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:28:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:28:59::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:28:59::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:28:59::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::In reload Mss file.
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-05-26.17:29:00::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-05-26.17:29:00::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:C:/hdl_projects/display_port/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-26.17:29:00::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:29:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:29:00::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:29:00::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:29:00::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:29:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:29:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:29:00::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:29:00::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:29:00::SCWMssOS::Removing the swdes entry for  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-26.17:31:51::SCWPlatform::Started generating the artifacts platform display_port
TRACE::2020-05-26.17:31:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-26.17:31:51::SCWPlatform::Started generating the artifacts for system configuration display_port
LOG::2020-05-26.17:31:51::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-26.17:31:51::SCWSystem::Not a boot domain 
LOG::2020-05-26.17:31:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-26.17:31:51::SCWDomain::Generating domain artifcats
TRACE::2020-05-26.17:31:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-26.17:31:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.17:31:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/qemu/
TRACE::2020-05-26.17:31:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:31:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/hdl_projects/display_port/workspace/display_port/export/display_port/sw/display_port/standalone_domain/qemu/
TRACE::2020-05-26.17:31:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-26.17:31:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:31:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:31:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:31:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:31:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:31:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:31:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:31:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:31:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:31:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-26.17:31:51::SCWMssOS::No sw design opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::mss exists loading the mss file  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::Opened the sw design from mss  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::Adding the swdes entry C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-05-26.17:31:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-26.17:31:51::SCWMssOS::Opened the sw design.  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::Completed writing the mss file at C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-26.17:31:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:31:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-26.17:31:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-26.17:31:51::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-26.17:31:51::SCWMssOS::doing bsp build ... 
TRACE::2020-05-26.17:31:51::SCWMssOS::System Command Ran  C: & cd  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:52::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:31:52::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:31:52::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:31:52::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-05-26.17:31:52::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-26.17:31:52::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:31:52::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:52::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:31:52::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:52::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:52::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.17:31:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:52::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:53::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:31:53::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:31:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:53::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:31:53::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:53::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.17:31:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:31:53::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:31:54::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:31:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.17:31:54::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:31:54::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:31:54::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-26.17:31:54::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.17:31:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-26.17:31:54::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:55::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.17:31:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:31:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src"

TRACE::2020-05-26.17:31:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:31:55::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:55::SCWMssOS::"Compiling avbuf"

TRACE::2020-05-26.17:31:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src"

TRACE::2020-05-26.17:31:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:31:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:56::SCWMssOS::"Compiling axipmon"

TRACE::2020-05-26.17:31:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src"

TRACE::2020-05-26.17:31:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:31:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:31:58::SCWMssOS::"Compiling axivdma"

TRACE::2020-05-26.17:32:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src"

TRACE::2020-05-26.17:32:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:32:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:00::SCWMssOS::"Compiling clockps"

TRACE::2020-05-26.17:32:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-05-26.17:32:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-05-26.17:32:03::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:03::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-05-26.17:32:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src"

TRACE::2020-05-26.17:32:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-26.17:32:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:03::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-05-26.17:32:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src"

TRACE::2020-05-26.17:32:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.17:32:03::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:04::SCWMssOS::"Compiling csi"

TRACE::2020-05-26.17:32:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src"

TRACE::2020-05-26.17:32:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:05::SCWMssOS::"Compiling csudma"

TRACE::2020-05-26.17:32:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src"

TRACE::2020-05-26.17:32:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:32:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:06::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-05-26.17:32:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src"

TRACE::2020-05-26.17:32:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:32:06::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:06::SCWMssOS::"Compiling dpdma"

TRACE::2020-05-26.17:32:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src"

TRACE::2020-05-26.17:32:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:32:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:07::SCWMssOS::"Compiling dppsu"

TRACE::2020-05-26.17:32:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src"

TRACE::2020-05-26.17:32:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:10::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:10::SCWMssOS::"Compiling gpiops"

TRACE::2020-05-26.17:32:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src"

TRACE::2020-05-26.17:32:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:12::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:12::SCWMssOS::"Compiling iicps"

TRACE::2020-05-26.17:32:15::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/intc_v3_10/src"

TRACE::2020-05-26.17:32:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/intc_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:32:15::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:15::SCWMssOS::"Compiling intc"

TRACE::2020-05-26.17:32:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src"

TRACE::2020-05-26.17:32:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:16::SCWMssOS::"Compiling ipipsu"

TRACE::2020-05-26.17:32:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src"

TRACE::2020-05-26.17:32:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:32:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:17::SCWMssOS::"Compiling mipicsiss"

TRACE::2020-05-26.17:32:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src"

TRACE::2020-05-26.17:32:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-05-26.17:32:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:18::SCWMssOS::"Compiling resetps"

TRACE::2020-05-26.17:32:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src"

TRACE::2020-05-26.17:32:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:19::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-05-26.17:32:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src"

TRACE::2020-05-26.17:32:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:20::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:20::SCWMssOS::"Compiling scugic"

TRACE::2020-05-26.17:32:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src"

TRACE::2020-05-26.17:32:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.17:32:22::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:22::SCWMssOS::"Compiling sdps"

TRACE::2020-05-26.17:32:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src"

TRACE::2020-05-26.17:32:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:32:24::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:24::SCWMssOS::"Compiling spips"

TRACE::2020-05-26.17:32:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src"

TRACE::2020-05-26.17:32:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:32:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:26::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-05-26.17:32:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src"

TRACE::2020-05-26.17:32:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-26.17:32:32::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:32::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-05-26.17:32:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src"

TRACE::2020-05-26.17:32:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:34::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:34::SCWMssOS::"Compiling ttcps"

TRACE::2020-05-26.17:32:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src"

TRACE::2020-05-26.17:32:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:35::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:35::SCWMssOS::"Compiling uartps"

TRACE::2020-05-26.17:32:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src"

TRACE::2020-05-26.17:32:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-05-26.17:32:38::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:38::SCWMssOS::"Compiling usbpsu"

TRACE::2020-05-26.17:32:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src"

TRACE::2020-05-26.17:32:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-26.17:32:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:41::SCWMssOS::"Compiling video_common"

TRACE::2020-05-26.17:32:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src"

TRACE::2020-05-26.17:32:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2020-05-26.17:32:44::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:44::SCWMssOS::"Compiling video timing controller"

TRACE::2020-05-26.17:32:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src"

TRACE::2020-05-26.17:32:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-26.17:32:46::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:46::SCWMssOS::"Compiling v_demosaic"

TRACE::2020-05-26.17:32:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src"

TRACE::2020-05-26.17:32:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-26.17:32:47::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:47::SCWMssOS::"Compiling v_gamma_lut"

TRACE::2020-05-26.17:32:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src"

TRACE::2020-05-26.17:32:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-05-26.17:32:48::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:48::SCWMssOS::"Compiling wdtps"

TRACE::2020-05-26.17:32:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src"

TRACE::2020-05-26.17:32:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-05-26.17:32:49::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-26.17:32:49::SCWMssOS::"Compiling zdma"

TRACE::2020-05-26.17:32:51::SCWMssOS::'Finished building libraries'

TRACE::2020-05-26.17:32:51::SCWMssOS::Copying to export directory.
TRACE::2020-05-26.17:32:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-26.17:32:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-05-26.17:32:51::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-05-26.17:32:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-26.17:32:51::SCWSystem::Completed Processing the sysconfig display_port
LOG::2020-05-26.17:32:51::SCWPlatform::Completed generating the artifacts for system configuration display_port
TRACE::2020-05-26.17:32:51::SCWPlatform::Started preparing the platform 
TRACE::2020-05-26.17:32:51::SCWSystem::Writing the bif file for system config display_port
TRACE::2020-05-26.17:32:51::SCWSystem::dir created 
TRACE::2020-05-26.17:32:51::SCWSystem::Writing the bif 
TRACE::2020-05-26.17:32:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-26.17:32:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-26.17:32:51::SCWPlatform::Completed generating the platform
TRACE::2020-05-26.17:32:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:32:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:32:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:32:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:32:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:32:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:32:51::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:32:51::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:32:51::SCWWriter::formatted JSON is {
	"platformName":	"display_port",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"display_port",
	"platHandOff":	"C:/hdl_projects/display_port/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"display_port",
	"systems":	[{
			"systemName":	"display_port",
			"systemDesc":	"display_port",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"display_port",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9012404bd5a12c543fed0b7927bbfb7f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"changedDrivers":	{
						"psu_dp":	"dppsu:1.1",
						"changedCells":	["psu_dp"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-26.17:32:51::SCWPlatform::updated the xpfm file.
TRACE::2020-05-26.17:32:51::SCWPlatform::Trying to open the hw design at C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA given C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA absoulate path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform::DSA directory C:/hdl_projects/display_port/workspace/display_port/hw
TRACE::2020-05-26.17:32:51::SCWPlatform:: Platform Path C:/hdl_projects/display_port/workspace/display_port/hw/design_1_wrapper.xsa
TRACE::2020-05-26.17:32:51::SCWPlatform:: Unique name xilinx:ultra96::0.0
TRACE::2020-05-26.17:32:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2020-05-26.17:32:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2020-05-26.17:32:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-26.17:32:51::SCWMssOS::Checking the sw design at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-26.17:32:51::SCWMssOS::DEBUG:  swdes dump  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-05-26.17:32:51::SCWMssOS::Sw design exists and opened at  C:/hdl_projects/display_port/workspace/display_port/psu_cortexa53_0/standalone_domain/bsp/system.mss
