#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun 29 18:43:20 2018
# Process ID: 2594
# Current directory: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel
# Command line: vivado TopLevel.xpr
# Log file: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/vivado.log
# Journal file: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/vivado.jou
#-----------------------------------------------------------
start_gui
open_project TopLevel.xpr
INFO: [Project 1-313] Project file moved from '/home/asiatici/workspace/mshr_design/fpga-mshr/vivado/spmv/spmv-hls/TopLevel' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci', nor could it be found using path '/home/asiatici/workspace/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci', nor could it be found using path '/home/asiatici/workspace/mshr_design/fpga-mshr/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'floating_point_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'spmv_mult_axis_0_synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files', nor could it be found using path '/home/asiatici/workspace/mshr_design/fpga-mshr/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'floating_point_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'spmv_mult_axis_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:spmv_mult_axis:1.0'. The one found in IP location '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/ZC706/impl/ip' will take precedence over the same IP in location /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/VC709/impl/ip
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:spmv_mult_axis:1.0'. The one found in IP location '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/ZC706/impl/ip' will take precedence over the same IP in location /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/VC709/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_ip -name spmv_mult_axis -vendor xilinx.com -library hls -version 1.0 -module_name spmv_mult_axis_0
generate_target {instantiation_template} [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'spmv_mult_axis_0'...
WARNING: [Vivado 12-1783] Unsupported target specified: 'instantiation_template'. Supported targets for this IP are: 'all'. File: 'spmv_mult_axis_0.xci'. 
ERROR: [Vivado 12-1773] No legal targets specified.  Supported targets for this IP are: all. File: 'spmv_mult_axis_0.xci'.
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0
set_property -dict [list CONFIG.Operation_Type {Accumulator} CONFIG.Add_Sub_Value {Add} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Has_ARESETn {true} CONFIG.C_Has_INVALID_OP {true} CONFIG.C_Has_ACCUM_OVERFLOW {true} CONFIG.C_Has_ACCUM_INPUT_OVERFLOW {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Latency {26} CONFIG.C_Rate {1} CONFIG.Has_A_TLAST {true} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
update_compile_order -fileset sources_1
generate_target all [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -directory /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/sim_scripts -ip_user_files_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files -ipstatic_source_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/modelsim} {questa=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/questa} {ies=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/ies} {vcs=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/vcs} {riviera=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/riviera}] -force -quiet
generate_target all [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spmv_mult_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'spmv_mult_axis_0'...
WARNING: [IP_Flow 19-519] IP 'spmv_mult_axis_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'spmv_mult_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'spmv_mult_axis_0'...
ERROR: [IP_Flow 19-100] No files associated with the core file: '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci'
reset_target all [get_files  /home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci]
ERROR: [IP_Flow 19-100] No files associated with the core file: '/home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
config_ip_cache -clear_output_repo
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs floating_point_0_synth_1 -jobs 4
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
generate_target all [get_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
catch { config_ip_cache -export [get_ips -all floating_point_0] }
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 floating_point_0_synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
generate_target all [get_files -of_objects [get_filesets sources_1] /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci]
catch { config_ip_cache -export [get_ips -all spmv_mult_axis_0] }
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 spmv_mult_axis_0_synth_1
[Fri Jun 29 18:50:02 2018] Launched spmv_mult_axis_0_synth_1...
Run output will be captured here: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:01:21 . Memory (MB): peak = 6272.441 ; gain = 19.617 ; free physical = 10822 ; free virtual = 14888
INFO: [Vivado 12-4357] Exporting simulation files for 'spmv_mult_axis_0'... please wait for 'spmv_mult_axis_0_synth_1' run to finish...
wait_on_run spmv_mult_axis_0_synth_1
[Fri Jun 29 18:50:02 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:07 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:12 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:17 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:27 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:37 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:47 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:50:57 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:51:17 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:51:37 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:51:57 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:52:17 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:52:57 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:53:37 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:54:17 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:54:57 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:56:17 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:57:37 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 18:58:57 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...

*** Running vivado
    with args -log spmv_mult_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spmv_mult_axis_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source spmv_mult_axis_0.tcl -notrace
Command: synth_design -top spmv_mult_axis_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1326.809 ; gain = 88.000 ; free physical = 10500 ; free virtual = 14588
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/synth/spmv_mult_axis_0.vhd:131]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:12' bound to instance 'U0' of component 'spmv_mult_axis' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/synth/spmv_mult_axis_0.vhd:321]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:111]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_AXILiteS_s_axi' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:12' bound to instance 'spmv_mult_axis_AXILiteS_s_axi_U' of component 'spmv_mult_axis_AXILiteS_s_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:883]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:80]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' (1#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:80]
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:12' bound to instance 'spmv_mult_axis_vect_m_axi_U' of component 'spmv_mult_axis_vect_m_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:917]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_throttl' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' (2#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_throttl' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_throttl__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_throttl__parameterized1' (2#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_write' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1913' bound to instance 'bus_write' of component 'spmv_mult_axis_vect_m_axi_write' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_write' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' (3#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' (4#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_buffer' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:3009]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:3025]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized5' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2360]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_write' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_read' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1003' bound to instance 'bus_read' of component 'spmv_mult_axis_vect_m_axi_read' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_read' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_buffer' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized1' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized2' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized2' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2047 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized8' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2047 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized8' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1417]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_read' (7#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi' (8#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:142]
INFO: [Synth 8-3491] module 'Loop_1_proc331494' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:12' bound to instance 'Loop_1_proc331494_U0' of component 'Loop_1_proc331494' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'Loop_1_proc331494' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc331494' (9#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_1_proc331494.vhd:47]
INFO: [Synth 8-3491] module 'Loop_2_proc34' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:12' bound to instance 'Loop_2_proc34_U0' of component 'Loop_2_proc34' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1065]
INFO: [Synth 8-638] synthesizing module 'Loop_2_proc34' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:8386]
INFO: [Synth 8-256] done synthesizing module 'Loop_2_proc34' (10#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_2_proc34.vhd:93]
INFO: [Synth 8-3491] module 'Loop_3_proc35' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:12' bound to instance 'Loop_3_proc35_U0' of component 'Loop_3_proc35' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1144]
INFO: [Synth 8-638] synthesizing module 'Loop_3_proc35' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:100]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_fmbkb' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:11' bound to instance 'spmv_mult_axis_fmbkb_U20' of component 'spmv_mult_axis_fmbkb' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:125]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_fmbkb' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:59' bound to instance 'spmv_mult_axis_ap_fmul_3_max_dsp_32_u' of component 'spmv_mult_axis_ap_fmul_3_max_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' (26#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_fmbkb' (27#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Loop_3_proc35' (28#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_3_proc35.vhd:36]
INFO: [Synth 8-3491] module 'fp_add_loop' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:12' bound to instance 'fp_add_loop_U0' of component 'fp_add_loop' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'fp_add_loop' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:409]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:418]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:420]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:427]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:429]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:438]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:442]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:444]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:449]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:451]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:453]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:455]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:457]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:459]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:531]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:539]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:543]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:566]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:583]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:589]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:592]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:604]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:607]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:613]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:619]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:622]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:625]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:628]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:631]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:634]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:637]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:640]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:646]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:649]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:652]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:658]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:664]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:670]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:676]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:682]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:722]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:724]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:726]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:728]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:730]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U26' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:804]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_ap_fadd_7_full_dsp_32' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fadd_7_full_dsp_32.vhd:59' bound to instance 'spmv_mult_axis_ap_fadd_7_full_dsp_32_u' of component 'spmv_mult_axis_ap_fadd_7_full_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_ap_fadd_7_full_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fadd_7_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fadd_7_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_ap_fadd_7_full_dsp_32' (38#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/ip/spmv_mult_axis_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_facud' (39#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'fp_add_loop' (40#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fp_add_loop.vhd:74]
INFO: [Synth 8-3491] module 'Loop_4_proc36' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:12' bound to instance 'Loop_4_proc36_U0' of component 'Loop_4_proc36' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'Loop_4_proc36' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U45' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U46' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:446]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U47' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:461]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U48' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:476]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U49' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U50' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:506]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U51' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:521]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_facud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:11' bound to instance 'spmv_mult_axis_facud_U52' of component 'spmv_mult_axis_facud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:536]
INFO: [Synth 8-256] done synthesizing module 'Loop_4_proc36' (41#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/Loop_4_proc36.vhd:65]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_fifo_tmp_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d1_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:13' bound to instance 'U_fifo_w32_d1_A_shiftReg' of component 'fifo_w32_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (42#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (43#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'col_ind_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1290]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_size_c_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1303]
INFO: [Synth 8-3491] module 'fifo_w32_d3_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:49' bound to instance 'output_size_c_U' of component 'fifo_w32_d3_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1316]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d3_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:13' bound to instance 'U_fifo_w32_d3_A_shiftReg' of component 'fifo_w32_d3_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A_shiftReg' (44#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A' (45#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d3_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'vect_mem_c_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1329]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1342]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'vect_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1355]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_size_c11_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1368]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'mult_result_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1381]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_0_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1394]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_1_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1407]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_2_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1420]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_3_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1433]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_4_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1446]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_5_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1459]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_6_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1472]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_7_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1485]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'row_product_8_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1498]
INFO: [Synth 8-3491] module 'fifo_w1_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:49' bound to instance 'tlast_fifo_V_U' of component 'fifo_w1_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1511]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w1_d1_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:13' bound to instance 'U_fifo_w1_d1_A_shiftReg' of component 'fifo_w1_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A_shiftReg' (46#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1_A' (47#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w1_d1_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w4_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:49' bound to instance 'tkeep_fifo_V_V_U' of component 'fifo_w4_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1524]
INFO: [Synth 8-638] synthesizing module 'fifo_w4_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w4_d1_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:13' bound to instance 'U_fifo_w4_d1_A_shiftReg' of component 'fifo_w4_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w4_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w4_d1_A_shiftReg' (48#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w4_d1_A' (49#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w4_d1_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'output_size_c12_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1537]
INFO: [Synth 8-3491] module 'start_for_Loop_3_dEe' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:49' bound to instance 'start_for_Loop_3_dEe_U' of component 'start_for_Loop_3_dEe' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_3_dEe' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_3_dEe_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:13' bound to instance 'U_start_for_Loop_3_dEe_shiftReg' of component 'start_for_Loop_3_dEe_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_3_dEe_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_3_dEe_shiftReg' (50#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_3_dEe' (51#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_3_dEe.vhd:68]
INFO: [Synth 8-3491] module 'start_for_Loop_4_eOg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:49' bound to instance 'start_for_Loop_4_eOg_U' of component 'start_for_Loop_4_eOg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1563]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_eOg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_4_eOg_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:13' bound to instance 'U_start_for_Loop_4_eOg_shiftReg' of component 'start_for_Loop_4_eOg_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_eOg_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_eOg_shiftReg' (52#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_eOg' (53#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc331494_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1632]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc34_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1643]
WARNING: [Synth 8-6014] Unused sequential element fp_add_loop_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:1654]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis' (54#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_0' (55#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/synth/spmv_mult_axis_0.vhd:131]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized5 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized82 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized80 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized80 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized80 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ROUND_EXP_INC
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:57 ; elapsed = 00:03:07 . Memory (MB): peak = 3779.395 ; gain = 2540.586 ; free physical = 10322 ; free virtual = 14359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:14 . Memory (MB): peak = 3779.395 ; gain = 2540.586 ; free physical = 10421 ; free virtual = 14461
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 776 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FDE => FDRE: 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3843.426 ; gain = 0.000 ; free physical = 9334 ; free virtual = 13414
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:06 ; elapsed = 00:04:16 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 10066 ; free virtual = 14150
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[15] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[16] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[19] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[20] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[21] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[22] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[23] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[24] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[25] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[26] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[27] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[28] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[29] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[30] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[31] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[32] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[33] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[34] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[35] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[36] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[37] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[38] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[39] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[40] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[41] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[42] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[43] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[44] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[45] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[46] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[47] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[48] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[49] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[50] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[51] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[52] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[53] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[54] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[55] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[56] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[57] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[58] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[59] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[60] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[61] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[62] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[63] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[64] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[65] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[66] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[67] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[68] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[69] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[70] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[71] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[72] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[73] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[74] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[75] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[76] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[77] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[78] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[79] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[80] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[81] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[82] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[83] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[84] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[85] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[86] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[87] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[88] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[89] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[90] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[91] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[92] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "val_col_ind_stream_V_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_14_i_fu_1197_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_i_fu_1192_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_i_fu_1202_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_i_fu_1207_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_fu_1212_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_i_fu_1217_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_1222_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_i_fu_1227_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_i1_fu_1134_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1139_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_keep_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_last_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_14_i_fu_1197_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_i_fu_1192_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_i_fu_1202_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_i_fu_1207_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_fu_1212_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_i_fu_1217_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_1222_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_i_fu_1227_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond_i1_fu_1134_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1139_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_keep_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_last_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_keep_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_keep_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowptr_stream_V_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "output_stream_V_data_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_stream_V_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_stream_V_last_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/start_for_Loop_4_eOg.vhd:104]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'spmv_mult_axis_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:23 ; elapsed = 00:07:34 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 8142 ; free virtual = 12228
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/Loop_3_proc35_U0/spmv_mult_axis_fmbkb_U20/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/Loop_3_proc35_U0/spmv_mult_axis_fmbkb_U20/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/Loop_3_proc35_U0/spmv_mult_axis_fmbkb_U20/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/Loop_3_proc35_U0/spmv_mult_axis_fmbkb_U20/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'spmv_mult_axis_facud:/spmv_mult_axis_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'spmv_mult_axis_facud:/spmv_mult_axis_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'spmv_mult_axis_facud:/spmv_mult_axis_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'spmv_mult_axis_facud:/spmv_mult_axis_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_fifo       |           2|     16514|
|2     |spmv_mult_axis_vect_m_axi_write__GC0 |           1|      4789|
|3     |spmv_mult_axis_vect_m_axi_read__GC0  |           1|      2899|
|4     |spmv_mult_axis_vect_m_axi__GC0       |           1|       157|
|5     |Loop_2_proc34__GB0                   |           1|     17696|
|6     |Loop_2_proc34__GB1                   |           1|     17664|
|7     |Loop_2_proc34__GB2                   |           1|     33361|
|8     |Loop_2_proc34__GB3                   |           1|      1795|
|9     |spmv_mult_axis__GC0                  |           1|     34706|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rs_wreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rs_rreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rs_rdata/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/start_addr_reg[0]' (FDRE) to 'U0/bus_writei_0/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/start_addr_reg[0]' (FDRE) to 'U0/bus_readi_1/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[6]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[7]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_writei_0/\buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[0]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[1]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[2]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[3]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[4]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[5]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[6]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[7]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[8]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[9]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[10]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[11]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[12]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[13]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[14]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[15]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[16]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[17]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[18]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[19]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[20]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[21]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[22]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[23]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[24]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[25]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[26]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[27]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[28]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[29]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[30]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[0]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[1]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[2]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[3]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[4]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[5]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[6]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[7]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[8]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[9]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[10]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[11]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[12]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[13]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[14]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[15]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[16]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[17]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[18]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[19]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[20]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[21]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[22]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[23]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[24]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[25]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[26]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[27]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[28]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[29]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[30]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[31]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[32]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[33]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[37]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[39]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[52]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[57]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_readi_1/\rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_readi_1/\rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_i1_fu_1134_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1139_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_i_fu_1192_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_14_i_fu_1197_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_i_fu_1202_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_i_fu_1207_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_fu_1212_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_i_fu_1217_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_19_i_fu_1222_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_i_fu_1227_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U46/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U47/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U48/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U49/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U50/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U51/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Synth 8-4471] merging register 'spmv_mult_axis_facud_U52/ce_r_reg' into 'spmv_mult_axis_facud_U45/ce_r_reg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/hdl/vhdl/spmv_mult_axis_facud.vhd:73]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_add_loop_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_3_proc35_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_1_proc331494_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_4_proc36_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\spmv_mult_axis_AXILiteS_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[121]) is unused and will be removed from module fp_add_loop.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module fp_add_loop.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1__8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:56 ; elapsed = 00:08:08 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7856 ; free virtual = 11947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_fifo       |           2|     16453|
|2     |spmv_mult_axis_vect_m_axi_write__GC0 |           1|       882|
|3     |spmv_mult_axis_vect_m_axi_read__GC0  |           1|      1422|
|4     |spmv_mult_axis_vect_m_axi__GC0       |           1|        89|
|5     |Loop_2_proc34__GB0                   |           1|     17696|
|6     |Loop_2_proc34__GB1                   |           1|     17664|
|7     |Loop_2_proc34__GB2                   |           1|     33161|
|8     |Loop_2_proc34__GB3                   |           1|      1795|
|9     |spmv_mult_axis__GC0                  |           1|     33883|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:05 ; elapsed = 00:08:19 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7722 ; free virtual = 11821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_2/\pout_reg[11] )
WARNING: [Synth 8-3332] Sequential element (full_n_tmp_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (data_vld_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (empty_n_tmp_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[8]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[9]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[10]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[11]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__1.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_2_proc34_U0i_5/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\end_addr_buf_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (q_reg[63]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[62]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[61]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[60]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[59]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[58]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[57]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[56]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[55]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[54]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[53]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[52]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[51]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[50]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[49]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[48]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[47]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[46]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[45]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[44]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[43]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[42]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[41]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:28 ; elapsed = 00:08:43 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7624 ; free virtual = 11723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Loop_2_proc34__GB0                |           1|     17696|
|2     |Loop_2_proc34__GB1                |           1|     17664|
|3     |Loop_2_proc34__GB2                |           1|     33152|
|4     |Loop_2_proc34__GB3                |           1|      1795|
|5     |spmv_mult_axis__GC0               |           1|     33852|
|6     |spmv_mult_axis_vect_m_axi_fifo__1 |           1|     15942|
|7     |spmv_mult_axis_GT0                |           1|      1329|
|8     |spmv_mult_axis_GT1                |           1|       128|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:42 ; elapsed = 00:09:09 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 6995 ; free virtual = 11105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Loop_2_proc34__GB0                |           1|     17696|
|2     |Loop_2_proc34__GB1                |           1|     17664|
|3     |Loop_2_proc34__GB2                |           1|     33069|
|4     |spmv_mult_axis__GC0               |           1|     16986|
|5     |spmv_mult_axis_vect_m_axi_fifo__1 |           1|     14798|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:50 ; elapsed = 00:09:17 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7084 ; free virtual = 11194
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:50 ; elapsed = 00:09:17 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7084 ; free virtual = 11194
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:54 ; elapsed = 00:09:22 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7079 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:54 ; elapsed = 00:09:22 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7079 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:55 ; elapsed = 00:09:22 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7079 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:55 ; elapsed = 00:09:22 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7079 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   173|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     9|
|6     |DSP48E1_4 |     9|
|7     |LUT1      |   117|
|8     |LUT2      |   506|
|9     |LUT3      |  1464|
|10    |LUT4      |  1796|
|11    |LUT5      |  1103|
|12    |LUT6      |  2071|
|13    |MUXCY     |   538|
|14    |MUXF7     |  4218|
|15    |MUXF8     |  1984|
|16    |RAMB36E1  |    33|
|17    |SRL16E    |   145|
|18    |SRLC32E   | 10188|
|19    |XORCY     |   162|
|20    |FDE       |    28|
|21    |FDRE      | 11685|
|22    |FDSE      |    61|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:55 ; elapsed = 00:09:22 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 7079 ; free virtual = 11186
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8532 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:03 ; elapsed = 00:08:34 . Memory (MB): peak = 3843.426 ; gain = 2540.586 ; free physical = 10098 ; free virtual = 14210
Synthesis Optimization Complete : Time (s): cpu = 00:08:56 ; elapsed = 00:09:25 . Memory (MB): peak = 3843.426 ; gain = 2604.617 ; free physical = 10114 ; free virtual = 14210
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 149 instances
  FDE => FDRE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
834 Infos, 249 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:04 ; elapsed = 00:10:45 . Memory (MB): peak = 3867.438 ; gain = 2667.602 ; free physical = 10141 ; free virtual = 14239
INFO: [Coretcl 2-1174] Renamed 915 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3891.449 ; gain = 24.012 ; free physical = 10137 ; free virtual = 14240
INFO: [runtcl-4] Executing : report_utilization -file spmv_mult_axis_0_utilization_synth.rpt -pb spmv_mult_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3891.449 ; gain = 0.000 ; free physical = 10141 ; free virtual = 14244
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 18:59:50 2018...
[Fri Jun 29 18:59:50 2018] spmv_mult_axis_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:10:05 ; elapsed = 00:09:49 . Memory (MB): peak = 6289.086 ; gain = 16.645 ; free physical = 11069 ; free virtual = 15199
export_simulation -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci] -directory /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/sim_scripts -ip_user_files_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files -ipstatic_source_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/modelsim} {questa=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/questa} {ies=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/ies} {vcs=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/vcs} {riviera=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/riviera}] -force -quiet
launch_runs floating_point_0_synth_1 -jobs 4
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
generate_target all [get_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
catch { config_ip_cache -export [get_ips -all floating_point_0] }
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 floating_point_0_synth_1
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
export_ip_user_files -of_objects  [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -reset -force -quiet
remove_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'floating_point_0'. Sub-design: '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0/floating_point_0.xci'.
INFO: [Project 1-386] Moving file '/home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci' from fileset 'floating_point_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files /home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci] -no_script -reset -force -quiet
remove_files  /home/asiatici/gabor_hls_spmv/vivado_hls_projects/floating_point_0/floating_point_0.xci
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0
set_property -dict [list CONFIG.Operation_Type {Accumulator} CONFIG.Add_Sub_Value {Add} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Has_ARESETn {true} CONFIG.C_Has_INVALID_OP {true} CONFIG.C_Has_ACCUM_OVERFLOW {true} CONFIG.C_Has_ACCUM_INPUT_OVERFLOW {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Latency {26} CONFIG.C_Rate {1} CONFIG.Has_A_TLAST {true} CONFIG.RESULT_TLAST_Behv {Pass_A_TLAST}] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
generate_target all [get_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
catch { config_ip_cache -export [get_ips -all floating_point_0] }
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci]
launch_runs -jobs 4 floating_point_0_synth_1
[Fri Jun 29 19:03:00 2018] Launched floating_point_0_synth_1...
Run output will be captured here: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'floating_point_0'... please wait for 'floating_point_0_synth_1' run to finish...
wait_on_run floating_point_0_synth_1
[Fri Jun 29 19:03:00 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:05 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:10 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:15 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:25 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:35 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:45 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:03:55 2018] Waiting for floating_point_0_synth_1 to finish...
[Fri Jun 29 19:04:15 2018] Waiting for floating_point_0_synth_1 to finish...

*** Running vivado
    with args -log floating_point_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_0.tcl -notrace
Command: synth_design -top floating_point_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1325.820 ; gain = 87.000 ; free physical = 10710 ; free virtual = 14863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/synth/floating_point_0.vhd:75]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 26 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 2 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 1 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 1 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/synth/floating_point_0.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (20#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/synth/floating_point_0.vhd:75]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized48 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized46 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized42 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized16 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized40 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized28 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized56 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized50 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.352 ; gain = 191.531 ; free physical = 10695 ; free virtual = 14841
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.352 ; gain = 191.531 ; free physical = 10704 ; free virtual = 14850
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDE => FDRE: 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1784.695 ; gain = 0.000 ; free physical = 9841 ; free virtual = 14094
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1784.695 ; gain = 545.875 ; free physical = 9705 ; free virtual = 14005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1784.695 ; gain = 545.875 ; free physical = 9702 ; free virtual = 14002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1784.695 ; gain = 545.875 ; free physical = 9699 ; free virtual = 13999
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opmode_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opmode_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1784.695 ; gain = 545.875 ; free physical = 9669 ; free virtual = 13960
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/rst_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[3].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]'
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/INVALID_OP_reg) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[64]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[64]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 1784.695 ; gain = 545.875 ; free physical = 9609 ; free virtual = 13893
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1785.688 ; gain = 546.867 ; free physical = 9267 ; free virtual = 13568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1807.719 ; gain = 568.898 ; free physical = 9263 ; free virtual = 13563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/i_lsb_select/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     2|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     2|
|4     |LUT1      |    19|
|5     |LUT2      |   185|
|6     |LUT3      |   114|
|7     |LUT4      |   206|
|8     |LUT5      |   125|
|9     |LUT6      |   209|
|10    |MUXCY     |   194|
|11    |SRL16E    |   110|
|12    |SRLC32E   |    42|
|13    |FDE       |    47|
|14    |FDRE      |   915|
|15    |FDSE      |    11|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.828 ; gain = 575.008 ; free physical = 9261 ; free virtual = 13561
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1813.828 ; gain = 220.664 ; free physical = 9337 ; free virtual = 13637
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1813.836 ; gain = 575.008 ; free physical = 9337 ; free virtual = 13637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 64 instances
  FDE => FDRE: 47 instances

INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1845.844 ; gain = 645.996 ; free physical = 9334 ; free virtual = 13628
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/floating_point_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci
INFO: [Coretcl 2-1174] Renamed 287 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/floating_point_0_synth_1/floating_point_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file floating_point_0_utilization_synth.rpt -pb floating_point_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1869.855 ; gain = 0.000 ; free physical = 9324 ; free virtual = 13628
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 19:04:33 2018...
[Fri Jun 29 19:04:33 2018] floating_point_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:34 . Memory (MB): peak = 6352.004 ; gain = 0.000 ; free physical = 9950 ; free virtual = 14303
export_simulation -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0.xci] -directory /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/sim_scripts -ip_user_files_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files -ipstatic_source_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/modelsim} {questa=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/questa} {ies=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/ies} {vcs=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/vcs} {riviera=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/riviera}] -force -quiet
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/ZC706/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:spmv_mult_axis:1.0'. The one found in IP location '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/ZC706/impl/ip' will take precedence over the same IP in location /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/spmv_mult_axis/VC709/impl/ip
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:spmv_mult_axis:1.0 [get_ips  spmv_mult_axis_0] -log ip_upgrade.log
Upgrading 'spmv_mult_axis_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -vlnv xilinx.com:hls:spmv_mult_axis:1.0 [get_ips  spmv_mult_axis_0] -log ip_upgrade.log
Upgrading 'spmv_mult_axis_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

export_ip_user_files -of_objects  [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci] -no_script -reset -force -quiet
remove_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci
INFO: [Project 1-385] File '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0/spmv_mult_axis_0.xci' already exists in fileset 'sources_1'; deleting from fileset 'spmv_mult_axis_0'.
create_ip -name spmv_mult_axis -vendor xilinx.com -library hls -version 1.0 -module_name spmv_mult_axis_0
generate_target {instantiation_template} [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'spmv_mult_axis_0'...
generate_target all [get_files  /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spmv_mult_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'spmv_mult_axis_0'...
WARNING: [IP_Flow 19-519] IP 'spmv_mult_axis_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'spmv_mult_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'spmv_mult_axis_0'...
catch { config_ip_cache -export [get_ips -all spmv_mult_axis_0] }
export_ip_user_files -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci]
launch_runs -jobs 4 spmv_mult_axis_0_synth_1
[Fri Jun 29 19:07:21 2018] Launched spmv_mult_axis_0_synth_1...
Run output will be captured here: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'spmv_mult_axis_0'... please wait for 'spmv_mult_axis_0_synth_1' run to finish...
wait_on_run spmv_mult_axis_0_synth_1
[Fri Jun 29 19:07:21 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:07:26 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:07:31 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:07:36 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:07:46 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:07:56 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:08:06 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:08:16 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:08:36 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:08:56 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:09:16 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:09:36 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:10:16 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:10:56 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:11:36 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:12:16 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:13:36 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:14:56 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...
[Fri Jun 29 19:16:16 2018] Waiting for spmv_mult_axis_0_synth_1 to finish...

*** Running vivado
    with args -log spmv_mult_axis_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spmv_mult_axis_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source spmv_mult_axis_0.tcl -notrace
Command: synth_design -top spmv_mult_axis_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5838 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1325.816 ; gain = 87.000 ; free physical = 9347 ; free virtual = 13774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_0' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/synth/spmv_mult_axis_0.vhd:132]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:12' bound to instance 'U0' of component 'spmv_mult_axis' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/synth/spmv_mult_axis_0.vhd:325]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:112]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_VECT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_VECT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_VECT_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_AXILiteS_s_axi' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:12' bound to instance 'spmv_mult_axis_AXILiteS_s_axi_U' of component 'spmv_mult_axis_AXILiteS_s_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:691]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:80]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_AXILiteS_s_axi' (1#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_AXILiteS_s_axi.vhd:80]
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:12' bound to instance 'spmv_mult_axis_vect_m_axi_U' of component 'spmv_mult_axis_vect_m_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:725]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_throttl' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_throttl' (2#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_throttl' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'spmv_mult_axis_vect_m_axi_throttl' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_throttl__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_throttl__parameterized1' (2#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_write' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1913' bound to instance 'bus_write' of component 'spmv_mult_axis_vect_m_axi_write' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_write' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice' (3#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo' (4#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_buffer' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized1' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:3009]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized3' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:3025]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized5' (5#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2360]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_write' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_read' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1003' bound to instance 'bus_read' of component 'spmv_mult_axis_vect_m_axi_read' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_read' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 2048 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 2053 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2053 - type: integer 
	Parameter DEPTH_BITS bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_buffer' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'spmv_mult_axis_vect_m_axi_buffer' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized1' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_buffer__parameterized1' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:730]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_reg_slice' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'spmv_mult_axis_vect_m_axi_reg_slice' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized2' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_reg_slice__parameterized2' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2047 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_vect_m_axi_fifo' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'spmv_mult_axis_vect_m_axi_fifo' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized8' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 2047 - type: integer 
	Parameter DEPTH_BITS bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_fifo__parameterized8' (6#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1417]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi_read' (7#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_vect_m_axi' (8#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:142]
INFO: [Synth 8-3491] module 'spmv_mult_axis_entry' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_entry.vhd:12' bound to instance 'spmv_mult_axis_entry_U0' of component 'spmv_mult_axis_entry' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:840]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_entry' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_entry.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_entry.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_entry.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_entry' (9#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_entry.vhd:36]
INFO: [Synth 8-3491] module 'Loop_1_proc18' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:12' bound to instance 'Loop_1_proc18_U0' of component 'Loop_1_proc18' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:862]
INFO: [Synth 8-638] synthesizing module 'Loop_1_proc18' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc18' (10#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_1_proc18.vhd:41]
INFO: [Synth 8-3491] module 'Loop_2_proc19' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:12' bound to instance 'Loop_2_proc19_U0' of component 'Loop_2_proc19' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:889]
INFO: [Synth 8-638] synthesizing module 'Loop_2_proc19' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:8386]
INFO: [Synth 8-256] done synthesizing module 'Loop_2_proc19' (11#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_2_proc19.vhd:93]
INFO: [Synth 8-3491] module 'Loop_3_proc20' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:12' bound to instance 'Loop_3_proc20_U0' of component 'Loop_3_proc20' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:968]
INFO: [Synth 8-638] synthesizing module 'Loop_3_proc20' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Loop_3_proc20' (12#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_3_proc20.vhd:35]
INFO: [Synth 8-3491] module 'Loop_4_proc21' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:12' bound to instance 'Loop_4_proc21_U0' of component 'Loop_4_proc21' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:989]
INFO: [Synth 8-638] synthesizing module 'Loop_4_proc21' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:100]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_fmbkb' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:11' bound to instance 'spmv_mult_axis_fmbkb_U27' of component 'spmv_mult_axis_fmbkb' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:125]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_fmbkb' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:59' bound to instance 'spmv_mult_axis_ap_fmul_3_max_dsp_32_u' of component 'spmv_mult_axis_ap_fmul_3_max_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_ap_fmul_3_max_dsp_32' (28#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_fmbkb' (29#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_fmbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Loop_4_proc21' (30#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/Loop_4_proc21.vhd:36]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_size_c_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1011]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d1_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:13' bound to instance 'U_fifo_w32_d1_A_shiftReg' of component 'fifo_w32_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (31#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (32#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'output_size_c_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1024]
INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:49' bound to instance 'vect_mem_c_U' of component 'fifo_w32_d2_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1037]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:13' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (33#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (34#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_fifo_tmp_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1050]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'col_ind_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1063]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_size_c12_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1076]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1089]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'vect_fifo_V_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1102]
INFO: [Synth 8-3491] module 'fifo_w32_d1_A' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/fifo_w32_d1_A.vhd:49' bound to instance 'val_size_c13_U' of component 'fifo_w32_d1_A' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1115]
INFO: [Synth 8-3491] module 'start_for_Loop_4_cud' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:49' bound to instance 'start_for_Loop_4_cud_U' of component 'start_for_Loop_4_cud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1128]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_cud' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_4_cud_shiftReg' declared at '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:13' bound to instance 'U_start_for_Loop_4_cud_shiftReg' of component 'start_for_Loop_4_cud_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_4_cud_shiftReg' [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_cud_shiftReg' (35#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_4_cud' (36#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/start_for_Loop_4_cud.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc18_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1213]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc19_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1224]
WARNING: [Synth 8-6014] Unused sequential element Loop_3_proc20_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1235]
WARNING: [Synth 8-6014] Unused sequential element spmv_mult_axis_entry_U0_ap_ready_count_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:1246]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis' (37#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'spmv_mult_axis_0' (38#1) [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/synth/spmv_mult_axis_0.vhd:132]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 00:03:06 . Memory (MB): peak = 3776.402 ; gain = 2537.586 ; free physical = 8833 ; free virtual = 13275
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:01 ; elapsed = 00:03:12 . Memory (MB): peak = 3776.402 ; gain = 2537.586 ; free physical = 8933 ; free virtual = 13375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/constraints/spmv_mult_axis_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3840.434 ; gain = 0.000 ; free physical = 7918 ; free virtual = 12360
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:01 ; elapsed = 00:04:12 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 8609 ; free virtual = 13052
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[15] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[16] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[19] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[20] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[21] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[22] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[23] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[24] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[25] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[26] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[27] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[28] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[29] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[30] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[31] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[32] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[33] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[34] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[35] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[36] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[37] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[38] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[39] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[40] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[41] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[42] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[43] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[44] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[45] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[46] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[47] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[48] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[49] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[50] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[51] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[52] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[53] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[54] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[55] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[56] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[57] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[58] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[59] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[60] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[61] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[62] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[63] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[64] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[65] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[66] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[67] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[68] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[69] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[70] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[71] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[72] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[73] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[74] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[75] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[76] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[77] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[78] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[79] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[80] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[81] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[82] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[83] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[84] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[85] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[86] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[87] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[88] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[89] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[90] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[91] was removed.  [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:627]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/hdl/vhdl/spmv_mult_axis_vect_m_axi.vhd:682]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "val_col_ind_stream_V_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "rowptr_stream_V_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_8_i_fu_122_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'spmv_mult_axis_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:30 ; elapsed = 00:07:43 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6706 ; free virtual = 11121
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U27/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U27/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U27/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'U0/Loop_4_proc21_U0/spmv_mult_axis_fmbkb_U27/spmv_mult_axis_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------------------------+------------+----------+
|      |RTL Partition                        |Replication |Instances |
+------+-------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_fifo       |           2|     16514|
|2     |spmv_mult_axis_vect_m_axi_write__GC0 |           1|      4789|
|3     |spmv_mult_axis_vect_m_axi_read__GC0  |           1|      2899|
|4     |spmv_mult_axis_vect_m_axi__GC0       |           1|       157|
|5     |Loop_2_proc19__GB0                   |           1|     17696|
|6     |Loop_2_proc19__GB1                   |           1|     17664|
|7     |Loop_2_proc19__GB2                   |           1|     33361|
|8     |Loop_2_proc19__GB3                   |           1|      1795|
|9     |spmv_mult_axis__GC0                  |           1|      4476|
+------+-------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rs_wreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rs_rreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rs_rdata/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Loop_3_proc20_U0/tmp_8_i_fu_122_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/start_addr_reg[0]' (FDRE) to 'U0/bus_writei_0/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/start_addr_reg[0]' (FDRE) to 'U0/bus_readi_1/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'U0/bus_readi_1/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/\Loop_1_proc18_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_7/\spmv_mult_axis_entry_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_7/\spmv_mult_axis_entry_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_7/\spmv_mult_axis_AXILiteS_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[6]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[7]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[4]' (FDRE) to 'U0/bus_writei_0/bus_equal_gen.fifo_burst/q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/waddr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_writei_0/\buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[35]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[0]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[1]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[2]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[3]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[4]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[5]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[6]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[7]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[8]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[9]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[10]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[11]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[12]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[13]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[14]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[15]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[16]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[17]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[18]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[19]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[20]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[21]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[22]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[23]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[24]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[25]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[26]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[27]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[28]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[29]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/buff_wdata/q_tmp_reg[30]' (FDRE) to 'U0/bus_writei_0/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[0]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[1]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[2]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[3]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[4]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[5]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[6]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[7]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[8]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[9]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[10]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[11]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[12]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[13]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[14]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[15]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[16]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[17]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[18]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[19]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[20]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[21]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[22]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[23]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[24]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[25]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[26]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[27]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[28]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[29]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[30]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[31]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[32]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[33]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[37]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[39]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[52]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/bus_writei_0/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/bus_writei_0/rs_wreq/data_p2_reg[57]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_readi_1/\rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/bus_readi_1/\rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_readi_1/\rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_2_proc19_U0i_5/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__1.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\spmv_mult_axis_vect_m_axi_U/bus_write/fifo_wreq /i_3/\pout_reg[11] )
WARNING: [Synth 8-3332] Sequential element (full_n_tmp_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (data_vld_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (empty_n_tmp_reg) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[8]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[9]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[10]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (pout_reg[11]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\align_len_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\sect_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/bus_writei_0/\sect_cnt_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (q_reg[63]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[62]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[61]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[60]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[59]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[58]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[57]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[56]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[55]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[54]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[53]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[52]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[51]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[50]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[49]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[48]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[47]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[46]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[45]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[44]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[43]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[42]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[41]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[40]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[39]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[38]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[37]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[36]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[35]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[34]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[33]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[32]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[29]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[28]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[27]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[26]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[20]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[19]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[17]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[16]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[15]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[14]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[13]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[12]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[11]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[10]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[9]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[8]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[7]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[6]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[5]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[4]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[3]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[2]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[1]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[0]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo.
WARNING: [Synth 8-3332] Sequential element (q_reg[63]) is unused and will be removed from module spmv_mult_axis_vect_m_axi_fifo__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:32 ; elapsed = 00:08:47 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6702 ; free virtual = 11117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |spmv_mult_axis_vect_m_axi_read__GC0 |           1|      1416|
|2     |spmv_mult_axis_vect_m_axi__GC0      |           1|        41|
|3     |Loop_2_proc19__GB0                  |           1|     17696|
|4     |Loop_2_proc19__GB1                  |           1|     17664|
|5     |Loop_2_proc19__GB2                  |           1|     33150|
|6     |Loop_2_proc19__GB3                  |           1|      1795|
|7     |spmv_mult_axis__GC0                 |           1|      3560|
|8     |spmv_mult_axis_vect_m_axi_fifo__1   |           1|      8001|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:41 ; elapsed = 00:08:58 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6597 ; free virtual = 11012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:48 ; elapsed = 00:09:05 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6575 ; free virtual = 10990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |Loop_2_proc19__GB0                |           1|     17696|
|2     |Loop_2_proc19__GB1                |           1|     17664|
|3     |Loop_2_proc19__GB2                |           1|     33150|
|4     |Loop_2_proc19__GB3                |           1|      1795|
|5     |spmv_mult_axis__GC0               |           1|      3560|
|6     |spmv_mult_axis_vect_m_axi_fifo__1 |           1|      8004|
|7     |spmv_mult_axis_GT0                |           1|      1269|
|8     |spmv_mult_axis_GT1                |           1|       128|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/spmv_mult_axis_vect_m_axi_U/bus_read/fifo_rdata/mem_reg_0_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:58 ; elapsed = 00:09:16 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6618 ; free virtual = 11033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:00 ; elapsed = 00:09:18 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6621 ; free virtual = 11036
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:00 ; elapsed = 00:09:18 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6621 ; free virtual = 11036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:01 ; elapsed = 00:09:19 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6620 ; free virtual = 11035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:01 ; elapsed = 00:09:19 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6620 ; free virtual = 11035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:02 ; elapsed = 00:09:19 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6620 ; free virtual = 11035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:02 ; elapsed = 00:09:19 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6620 ; free virtual = 11035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   119|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    10|
|6     |LUT2      |   181|
|7     |LUT3      |   384|
|8     |LUT4      |   489|
|9     |LUT5      |    90|
|10    |LUT6      |   522|
|11    |MUXCY     |    16|
|12    |MUXF7     |  2108|
|13    |MUXF8     |   992|
|14    |RAMB36E1  |    33|
|15    |SRL16E    |    31|
|16    |SRLC32E   |  6276|
|17    |XORCY     |     9|
|18    |FDE       |     1|
|19    |FDRE      |  4497|
|20    |FDSE      |    31|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:02 ; elapsed = 00:09:19 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 6620 ; free virtual = 11035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8345 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:13 ; elapsed = 00:08:33 . Memory (MB): peak = 3840.434 ; gain = 2537.586 ; free physical = 8734 ; free virtual = 13150
Synthesis Optimization Complete : Time (s): cpu = 00:09:02 ; elapsed = 00:09:23 . Memory (MB): peak = 3840.434 ; gain = 2601.617 ; free physical = 8734 ; free virtual = 13150
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances
  FDE => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
426 Infos, 287 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:06 ; elapsed = 00:09:27 . Memory (MB): peak = 3848.438 ; gain = 2648.594 ; free physical = 8757 ; free virtual = 13172
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci
INFO: [Coretcl 2-1174] Renamed 79 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.runs/spmv_mult_axis_0_synth_1/spmv_mult_axis_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spmv_mult_axis_0_utilization_synth.rpt -pb spmv_mult_axis_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3872.449 ; gain = 0.000 ; free physical = 8742 ; free virtual = 13175
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 19:17:11 2018...
[Fri Jun 29 19:17:12 2018] spmv_mult_axis_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:10:01 ; elapsed = 00:09:51 . Memory (MB): peak = 6414.453 ; gain = 0.000 ; free physical = 9649 ; free virtual = 14090
export_simulation -of_objects [get_files /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/spmv_mult_axis_0.xci] -directory /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/sim_scripts -ip_user_files_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files -ipstatic_source_dir /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/modelsim} {questa=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/questa} {ies=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/ies} {vcs=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/vcs} {riviera=/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.cache/compile_simlib/riviera}] -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TopLevelTB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/floating_point_0_1/floating_point_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-311] analyzing module floating_point_0_floating_point_v7_1_5
INFO: [VRFC 10-311] analyzing module floating_point_0_axi_slave_2to1
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_31
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_32
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_33
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_34
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_35
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_36
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_41
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_42
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_43
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_44
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_45
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized10_46
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized11_50
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12_51
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12_52
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12_53
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12_54
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized12_55
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized13
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized14
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized1_108
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized1_109
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized1_86
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_110
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_111
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_112
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_113
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_114
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_115
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_87
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_88
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_89
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_90
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized2_91
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized3_140
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_141
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_142
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_143
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_144
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_145
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized4_146
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_132
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_133
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_134
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_135
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_136
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized5_138
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_0_carry_chain__parameterized9_30
INFO: [VRFC 10-311] analyzing module floating_point_0_compare_eq
INFO: [VRFC 10-311] analyzing module floating_point_0_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_compare_eq_im__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_0_compare_eq_im__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_0_compare_gt
INFO: [VRFC 10-311] analyzing module floating_point_0_delay
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized10
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized10_65
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized12
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized12_71
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized12_73
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized13
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized13_49
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized13_72
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized14
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized14_139
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized14_74
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized15
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized16
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized17
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized18
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized19
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized19_3
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized1_12
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized1_13
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized20
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized20_1
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized28
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized28_104
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized28_106
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized28_128
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized28_130
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized2_4
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized3
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized31
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized31_147
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_100
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_102
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_116
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_118
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_120
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_122
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_124
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_126
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_150
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_153
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_155
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_157
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_159
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_161
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_163
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_38
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_81
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_92
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_94
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_96
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized32_98
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized34
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized35
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized35_48
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized35_6
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized35_7
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized38
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized40
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized42
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized43
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized43_10
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized45
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized45_56
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized46
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized47
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized48
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized48_22
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized48_23
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized48_24
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized49
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized50
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized55
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized55_11
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized56
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized57
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized58
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized59
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized60
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized6_68
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized7
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized7_79
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_137
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_2
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_29
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_47
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_63
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_64
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_8
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized8_9
INFO: [VRFC 10-311] analyzing module floating_point_0_delay__parameterized9
INFO: [VRFC 10-311] analyzing module floating_point_0_delay_s
INFO: [VRFC 10-311] analyzing module floating_point_0_delay_s_62
INFO: [VRFC 10-311] analyzing module floating_point_0_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module floating_point_0_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_0_dsp48e1_wrapper__parameterized1_20
INFO: [VRFC 10-311] analyzing module floating_point_0_dsp48e1_wrapper__parameterized1_21
INFO: [VRFC 10-311] analyzing module floating_point_0_floating_point_v7_1_5_viv
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_bit_encode
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_bit_encode_0
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_bit_encode__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_bit_encode__parameterized1
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_bit_encode__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_accum_flt_to_fix
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_log_addsub
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_log_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_flt_log_addsub__parameterized0_5
INFO: [VRFC 10-311] analyzing module floating_point_0_glb_ifx_master
INFO: [VRFC 10-311] analyzing module floating_point_0_glb_srl_fifo
INFO: [VRFC 10-311] analyzing module floating_point_0_shift_msb_first
INFO: [VRFC 10-311] analyzing module floating_point_0_shift_msb_first__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_special_detect
INFO: [VRFC 10-311] analyzing module floating_point_0_special_detect__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized0
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized100
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized102
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized104
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized12
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized12_69
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized14
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized14_80
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_101
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_103
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_117
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_119
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_121
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_123
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_125
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_127
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_151
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_152
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_154
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_156
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_158
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_160
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_162
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_164
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_166
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_17
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_37
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_39
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_40
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_60
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_67
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_70
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_82
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_84
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_93
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_95
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_97
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized16_99
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized18
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized2
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized20
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized20_66
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized24
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized24_77
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized24_78
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized26
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized26_58
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized26_76
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized28
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized28_149
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized28_75
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized2_14
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized2_15
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized2_16
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized30
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized32
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized34
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized36
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized38
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized38_165
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized4
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized40
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized40_167
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized4_61
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_105
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_107
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_129
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_131
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_18
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized50_85
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized56
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized56_148
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized6
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized60
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized62
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized62_19
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized62_28
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized62_59
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized68
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized72
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized74
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized76
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized76_83
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized80
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized80_57
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized82
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized84
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized86
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized86_25
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized86_26
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized86_27
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized88
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized90
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized96
INFO: [VRFC 10-311] analyzing module floating_point_0_xbip_pipe_v3_0_4_viv__parameterized98
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spmv_mult_axis
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/Loop_1_proc18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis_entry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_entry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis_fmbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_fmbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/start_for_Loop_4_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_4_cud_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_4_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/fifo_w32_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d1_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/Loop_3_proc20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_3_proc20
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/Loop_2_proc19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_2_proc19
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/Loop_4_proc21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_4_proc21
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis_vect_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_fifo
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_buffer
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_decoder
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_throttl
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_read
INFO: [VRFC 10-311] analyzing module spmv_mult_axis_vect_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/verilog/spmv_mult_axis_vect_m_axi.v:2075]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TLASTGenerator/TLASTGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlastgenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj TopLevelTB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_4
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_13
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/floating_point_v7_1_vh_rfs.vhd" into library floating_point_v7_1_5
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity flt_mant_lookup_hp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift_hp
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_sp
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_5_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.ip_user_files/ipstatic/hdl/ip/spmv_mult_axis_ap_fmul_3_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spmv_mult_axis_ap_fmul_3_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/ip/spmv_mult_axis_0_1/sim/spmv_mult_axis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spmv_mult_axis_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sources_1/new/TopLevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevel
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/src/test/scala/util/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevelTB
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6421.898 ; gain = 0.000 ; free physical = 9581 ; free virtual = 14087
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 8a2aa20f85844b9094fe626fb0f968f9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L floating_point_v7_1_5 -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTB_behav xil_defaultlib.TopLevelTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.txt_util
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.spmv_mult_axis_AXILiteS_s_axi
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_thrott...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_write(...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_read(N...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi(NUM_RE...
Compiling module xil_defaultlib.spmv_mult_axis_entry
Compiling module xil_defaultlib.Loop_1_proc18
Compiling module xil_defaultlib.Loop_2_proc19
Compiling module xil_defaultlib.Loop_3_proc20
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture spmv_mult_axis_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.spmv_mult_axis_ap_fmul_3_max_dsp_32 [spmv_mult_axis_ap_fmul_3_max_dsp...]
Compiling module xil_defaultlib.spmv_mult_axis_fmbkb(ID=1)
Compiling module xil_defaultlib.Loop_4_proc21
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Loop_4_cud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_4_cud
Compiling module xil_defaultlib.spmv_mult_axis(C_S_AXI_AXILITES_...
Compiling architecture spmv_mult_axis_0_arch of entity xil_defaultlib.spmv_mult_axis_0 [spmv_mult_axis_0_default]
Compiling module xil_defaultlib.tlastgenerator
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_gt
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s_62
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_flt_t...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum
Compiling module xil_defaultlib.floating_point_0_glb_srl_fifo
Compiling module xil_defaultlib.floating_point_0_glb_ifx_master
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.floating_point_0_axi_slave_2to1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0
Compiling architecture behavioral of entity xil_defaultlib.TopLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.topleveltb
Built simulation snapshot TopLevelTB_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim/xsim.dir/TopLevelTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 19:17:47 2018...
run_program: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 6421.898 ; gain = 0.000 ; free physical = 9488 ; free virtual = 14085
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTB_behav -key {Behavioral:sim_1:Functional:TopLevelTB} -tclbatch {TopLevelTB.tcl} -view {/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
ERROR: File /home/asiatici/workspace/mshr_design/fpga-mshr/vivado/spmv/val_col_ind_100_100_1000_0.txt could not be opened
on HDL file /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd line 342
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 6454.770 ; gain = 32.871 ; free physical = 9472 ; free virtual = 14076
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TopLevelTB_vlog.prj
xvhdl --incr --relax -prj TopLevelTB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevelTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 8a2aa20f85844b9094fe626fb0f968f9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L floating_point_v7_1_5 -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTB_behav xil_defaultlib.TopLevelTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.txt_util
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.spmv_mult_axis_AXILiteS_s_axi
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_thrott...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_write(...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_read(N...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi(NUM_RE...
Compiling module xil_defaultlib.spmv_mult_axis_entry
Compiling module xil_defaultlib.Loop_1_proc18
Compiling module xil_defaultlib.Loop_2_proc19
Compiling module xil_defaultlib.Loop_3_proc20
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture spmv_mult_axis_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.spmv_mult_axis_ap_fmul_3_max_dsp_32 [spmv_mult_axis_ap_fmul_3_max_dsp...]
Compiling module xil_defaultlib.spmv_mult_axis_fmbkb(ID=1)
Compiling module xil_defaultlib.Loop_4_proc21
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Loop_4_cud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_4_cud
Compiling module xil_defaultlib.spmv_mult_axis(C_S_AXI_AXILITES_...
Compiling architecture spmv_mult_axis_0_arch of entity xil_defaultlib.spmv_mult_axis_0 [spmv_mult_axis_0_default]
Compiling module xil_defaultlib.tlastgenerator
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_gt
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s_62
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_flt_t...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum
Compiling module xil_defaultlib.floating_point_0_glb_srl_fifo
Compiling module xil_defaultlib.floating_point_0_glb_ifx_master
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.floating_point_0_axi_slave_2to1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0
Compiling architecture behavioral of entity xil_defaultlib.TopLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.topleveltb
Built simulation snapshot TopLevelTB_behav
run_program: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 6454.770 ; gain = 0.000 ; free physical = 9468 ; free virtual = 14076
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTB_behav -key {Behavioral:sim_1:Functional:TopLevelTB} -tclbatch {TopLevelTB.tcl} -view {/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_reg_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_full_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\tmp_4_reg_288_reg[29]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/Loop_2_proc19_U0/Loop_2_proc19_U0_m_axi_vect_mem_ARVALID was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/Loop_2_proc19_U0_vect_fifo_V_write was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ap_enable_reg_pp0_iter1_reg was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\ap_reg_pp0_iter2057_tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_empty_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_full_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_empty_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_2__0_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_full_n was not found in the design.
source TopLevelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 6503.605 ; gain = 48.836 ; free physical = 9396 ; free virtual = 14018
run 5 us
ERROR: Index 1180 out of bound 0 to 999
Time: 1820 ns  Iteration: 1  Process: /TopLevelTB/mem_emulator
  File: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd

HDL Line: /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd:571
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TopLevelTB_vlog.prj
xvhdl --incr --relax -prj TopLevelTB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevelTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 8a2aa20f85844b9094fe626fb0f968f9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L floating_point_v7_1_5 -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTB_behav xil_defaultlib.TopLevelTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.txt_util
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.spmv_mult_axis_AXILiteS_s_axi
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_thrott...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_write(...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_read(N...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi(NUM_RE...
Compiling module xil_defaultlib.spmv_mult_axis_entry
Compiling module xil_defaultlib.Loop_1_proc18
Compiling module xil_defaultlib.Loop_2_proc19
Compiling module xil_defaultlib.Loop_3_proc20
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture spmv_mult_axis_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.spmv_mult_axis_ap_fmul_3_max_dsp_32 [spmv_mult_axis_ap_fmul_3_max_dsp...]
Compiling module xil_defaultlib.spmv_mult_axis_fmbkb(ID=1)
Compiling module xil_defaultlib.Loop_4_proc21
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Loop_4_cud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_4_cud
Compiling module xil_defaultlib.spmv_mult_axis(C_S_AXI_AXILITES_...
Compiling architecture spmv_mult_axis_0_arch of entity xil_defaultlib.spmv_mult_axis_0 [spmv_mult_axis_0_default]
Compiling module xil_defaultlib.tlastgenerator
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_gt
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s_62
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_flt_t...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum
Compiling module xil_defaultlib.floating_point_0_glb_srl_fifo
Compiling module xil_defaultlib.floating_point_0_glb_ifx_master
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.floating_point_0_axi_slave_2to1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0
Compiling architecture behavioral of entity xil_defaultlib.TopLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.topleveltb
Built simulation snapshot TopLevelTB_behav
run_program: Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 6511.617 ; gain = 0.000 ; free physical = 9385 ; free virtual = 13995
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTB_behav -key {Behavioral:sim_1:Functional:TopLevelTB} -tclbatch {TopLevelTB.tcl} -view {/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_reg_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_full_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\tmp_4_reg_288_reg[29]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/Loop_2_proc19_U0/Loop_2_proc19_U0_m_axi_vect_mem_ARVALID was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/Loop_2_proc19_U0_vect_fifo_V_write was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ap_enable_reg_pp0_iter1_reg was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\ap_reg_pp0_iter2057_tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_empty_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_full_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_empty_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_2__0_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_full_n was not found in the design.
source TopLevelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 6522.613 ; gain = 10.996 ; free physical = 9311 ; free virtual = 13930
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TopLevelTB_vlog.prj
xvhdl --incr --relax -prj TopLevelTB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.srcs/sim_1/new/TopLevelTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TopLevelTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 8a2aa20f85844b9094fe626fb0f968f9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L floating_point_v7_1_5 -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTB_behav xil_defaultlib.TopLevelTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.txt_util
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.spmv_mult_axis_AXILiteS_s_axi
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_thrott...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_write(...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_buffer...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_reg_sl...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_fifo(D...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi_read(N...
Compiling module xil_defaultlib.spmv_mult_axis_vect_m_axi(NUM_RE...
Compiling module xil_defaultlib.spmv_mult_axis_entry
Compiling module xil_defaultlib.Loop_1_proc18
Compiling module xil_defaultlib.Loop_2_proc19
Compiling module xil_defaultlib.Loop_3_proc20
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture spmv_mult_axis_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.spmv_mult_axis_ap_fmul_3_max_dsp_32 [spmv_mult_axis_ap_fmul_3_max_dsp...]
Compiling module xil_defaultlib.spmv_mult_axis_fmbkb(ID=1)
Compiling module xil_defaultlib.Loop_4_proc21
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_Loop_4_cud_shiftReg
Compiling module xil_defaultlib.start_for_Loop_4_cud
Compiling module xil_defaultlib.spmv_mult_axis(C_S_AXI_AXILITES_...
Compiling architecture spmv_mult_axis_0_arch of entity xil_defaultlib.spmv_mult_axis_0 [spmv_mult_axis_0_default]
Compiling module xil_defaultlib.tlastgenerator
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_gt
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_compare_eq_im__...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_delay_s_62
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_flt_t...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_carry_chain__pa...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum_bit_e...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_shift_msb_first...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub_...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_dsp48e1_wrapper...
Compiling module xil_defaultlib.floating_point_0_flt_log_addsub
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_special_detect
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay__paramete...
Compiling module xil_defaultlib.floating_point_0_flt_accum
Compiling module xil_defaultlib.floating_point_0_glb_srl_fifo
Compiling module xil_defaultlib.floating_point_0_glb_ifx_master
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.floating_point_0_axi_slave_2to1
Compiling module xil_defaultlib.floating_point_0_xbip_pipe_v3_0_...
Compiling module xil_defaultlib.floating_point_0_delay
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0_floating_point_...
Compiling module xil_defaultlib.floating_point_0
Compiling architecture behavioral of entity xil_defaultlib.TopLevel [toplevel_default]
Compiling architecture behavioral of entity xil_defaultlib.topleveltb
Built simulation snapshot TopLevelTB_behav
run_program: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 6522.691 ; gain = 0.000 ; free physical = 8462 ; free virtual = 13405
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTB_behav -key {Behavioral:sim_1:Functional:TopLevelTB} -tclbatch {TopLevelTB.tcl} -view {/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/col_ind_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_empty_n_reg_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/internal_full_n_i_1__2_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/col_ind_fifo_V_U/\tmp_4_reg_288_reg[29]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/Loop_2_proc19_U0/Loop_2_proc19_U0_m_axi_vect_mem_ARVALID was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/Loop_2_proc19_U0_vect_fifo_V_write was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ap_enable_reg_pp0_iter1_reg was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\ap_reg_pp0_iter2057_tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_empty_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/internal_full_n_i_1__5_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_V_U/val_fifo_V_full_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/D was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/Loop_2_proc19_U0_col_ind_fifo_V_read was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/ce was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_empty_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_1__3_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/internal_full_n_i_2__0_n_0 was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[0]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr[1]_i_1_n_0  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[0]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\mOutPtr_reg_n_0_[1]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/\tmp_3_reg_283_reg[31]  was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_empty_n was not found in the design.
WARNING: Simulation object /TopLevelTB/dut/spmv/U0/val_fifo_tmp_V_U/val_fifo_tmp_V_full_n was not found in the design.
source TopLevelTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 6538.621 ; gain = 15.930 ; free physical = 8422 ; free virtual = 13374
run 5 us
run 5 us
add_wave {{/TopLevelTB/dut/spmv/output_stream_V_din}} {{/TopLevelTB/dut/spmv/output_stream_V_full_n}} {{/TopLevelTB/dut/spmv/output_stream_V_write}} {{/TopLevelTB/dut/spmv/row_size_fifo_V_din}} {{/TopLevelTB/dut/spmv/row_size_fifo_V_full_n}} {{/TopLevelTB/dut/spmv/row_size_fifo_V_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
save_wave_config {/home/asiatici/epfl/memory-coalescer/vivado/spmv/spmv-hls/TopLevel/TopLevelTB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 6547.621 ; gain = 0.000 ; free physical = 10713 ; free virtual = 15448
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 19:35:02 2018...
