vram_end	,	V_79
AMDGPU_VRAM_TYPE_DDR2	,	V_222
AMDGPU_VRAM_TYPE_DDR3	,	V_232
INVALIDATE_ALL_L1_TLBS	,	V_152
golden_settings_fiji_a10	,	V_7
dev	,	V_39
MEMORY_CLIENT_RW	,	V_217
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_175
mmMC_SEQ_TRAIN_WAKEUP_CNTL	,	V_66
ARRAY_SIZE	,	F_3
num_gpu_pages	,	V_202
"tonga"	,	L_2
gmc_v8_0_gart_funcs	,	V_317
KERN_WARNING	,	V_244
mmVM_CONTEXT1_CNTL	,	V_122
mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_179
BANK_SELECT	,	V_157
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_24
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_124
ENABLE_L2_FRAGMENT_PROCESSING	,	V_144
AMD_IS_APU	,	V_205
mmHDP_HOST_PATH_CNTL	,	V_95
AMD_CG_STATE_GATE	,	V_314
golden_settings_stoney_common	,	V_20
EFFECTIVE_L2_QUEUE_SIZE	,	V_147
adev	,	V_2
MC_HUB_MISC_SIP_CG__ENABLE_MASK	,	V_288
gmc_v8_0_gart_enable	,	F_40
TRAIN_DONE_D1	,	V_69
golden_settings_tonga_a11	,	V_10
TRAIN_DONE_D0	,	V_68
SRBM_SOFT_RESET	,	V_255
SRBM_STATUS__VMC_BUSY_MASK	,	V_251
MC_SEQ_SUP_CNTL	,	V_60
mmMC_SEQ_IO_DEBUG_INDEX	,	V_62
need_dma32	,	V_243
RREG32	,	F_7
amdgpu_interrupt_state	,	V_261
gmc_v8_0_vm_init	,	F_53
mc_vram_size	,	V_71
ucode_size	,	V_48
PAGE_TABLE_DEPTH	,	V_185
AMDGPU_VRAM_TYPE_UNKNOWN	,	V_233
gmc_v8_0_hw_init	,	F_74
amd_powergating_state	,	V_315
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_67
real_vram_size	,	V_72
i	,	V_47
j	,	V_74
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_148
MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK	,	V_305
ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY	,	V_149
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_114
mmMC_HUB_MISC_VM_CG	,	V_289
gmc_v8_0_mc_resume	,	F_12
r	,	V_131
pci_resource_len	,	F_34
amdgpu_gart_size	,	V_110
ATC_MISC_CG__ENABLE_MASK	,	V_294
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_25
mc_seq_vram_type	,	V_218
MC_SEQ_MISC0__MT__GDDR1	,	V_219
MC_SEQ_MISC0__MT__GDDR3	,	V_223
MC_SEQ_MISC0__MT__GDDR4	,	V_225
mmBIF_FB_EN	,	V_29
MC_SEQ_MISC0__MT__GDDR5	,	V_227
MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK	,	V_309
num_types	,	V_318
mmMC_SHARED_CHMAP	,	V_101
MC_VM_MX_L1_TLB_CNTL	,	V_135
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_129
mmMC_ARB_RAMCFG	,	V_98
AMDGPU_VRAM_TYPE_HBM	,	V_230
gart	,	V_132
mmMC_VM_AGP_BASE	,	V_87
gmc_v8_0_vram_gtt_location	,	F_26
DRM_ERROR	,	F_68
mmVM_CONTEXT1_CNTL2	,	V_195
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_91
gmc_v8_0_convert_vram_type	,	F_57
amdgpu_display_stop_mc_access	,	F_5
AMD_CG_SUPPORT_MC_MGCG	,	V_284
VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL	,	V_170
BIF_FB_EN__FB_READ_EN_MASK	,	V_90
io_debug_array_offset_bytes	,	V_56
"Wait for MC idle timedout !\n"	,	L_9
amdgpu_vm_manager_fini	,	F_71
VM_L2_CG__MEM_LS_ENABLE_MASK	,	V_312
fw	,	V_38
VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED	,	V_165
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET	,	V_188
le32_to_cpu	,	F_24
EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_130
mmHDP_NONSURFACE_SIZE	,	V_86
gtt_end	,	V_176
MC_ARB_RAMCFG	,	V_99
DMA_BIT_MASK	,	F_66
MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK	,	V_310
MC_CITF_MISC_RD_CG__ENABLE_MASK	,	V_298
pci_set_consistent_dma_mask	,	F_67
stoney_mgcg_cgcg_init	,	V_19
fiji_mgcg_cgcg_init	,	V_5
mmHDP_MISC_CNTL	,	V_92
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_177
mmMC_CITF_MISC_VM_CG	,	V_299
gmc_v8_0_irq_funcs	,	V_320
DRM_DEBUG	,	F_15
mmMC_SEQ_SUP_PGM	,	V_64
fw_name	,	V_35
VM_L2_CNTL	,	V_142
SOFT_RESET_MC	,	V_257
gmc_v8_0_set_fault_enable_default	,	F_39
VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED	,	V_168
gmc_v8_0_gart_init	,	F_44
mmVM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_276
mmMC_XPB_CLK_GAT	,	V_291
tmp	,	V_30
gmc_v8_0_sw_fini	,	F_70
ENABLE_L1_FRAGMENT_PROCESSING	,	V_137
block	,	V_215
amdgpu_vm_manager_init	,	F_54
ENABLE_L2_CACHE	,	V_143
gmc_v8_0_wait_for_idle	,	F_6
amdgpu_mc	,	V_70
vm_fault	,	V_235
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_80
vram_width	,	V_104
bits	,	V_263
handle	,	V_234
SRBM_STATUS__VMC1_BUSY_MASK	,	V_252
"Wait for GMC idle timed out !\n"	,	L_21
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_190
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_76
mmHDP_NONSURFACE_INFO	,	V_85
amdgpu_irq_add_id	,	F_64
AMDGPU_VM_FAULT_STOP_ALWAYS	,	V_199
gmc_v8_0_mc_stop	,	F_4
gmc_v8_0_hw_fini	,	F_75
mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_278
MEMORY_CLIENT_ID	,	V_216
MC_HUB_MISC_VM_CG__ENABLE_MASK	,	V_290
pci_set_dma_mask	,	F_65
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_265
mmVM_L2_CNTL4	,	V_159
DRM_INFO	,	F_43
status	,	V_208
mmVM_L2_CNTL3	,	V_154
mmVM_L2_CNTL2	,	V_150
MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK	,	V_306
save	,	V_22
vram_type	,	V_237
golden_settings_polaris10_a11	,	V_15
gmc_v8_0_early_init	,	F_58
amdgpu_iv_entry	,	V_274
MC_XPB_CLK_GAT__ENABLE_MASK	,	V_292
amd_clockgating_state	,	V_313
VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP	,	V_163
ENABLE_L1_TLB	,	V_136
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_268
err	,	V_36
max	,	F_35
cz_mgcg_cgcg_init	,	V_17
AMDGPU_IRQ_STATE_DISABLE	,	V_271
amdgpu_mode_mc_save	,	V_21
mmVM_CONTEXT0_CNTL	,	V_182
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_140
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_11
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_189
regs_size	,	V_49
mmMC_CITF_MISC_WR_CG	,	V_295
gmc_v8_0_vm_decode_fault	,	F_56
VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP	,	V_166
max_pfn	,	V_192
gtt_base_align	,	V_73
io_mc_regs	,	V_45
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_267
pdev	,	V_106
u32	,	V_6
CHIP_FIJI	,	V_4
mc	,	V_37
amdgpu_program_register_sequence	,	F_2
WREG32_P	,	F_87
entry	,	V_275
AMDGPU_NUM_OF_VMIDS	,	V_204
gmc_v8_0_sw_init	,	F_63
header	,	V_52
gmc_v8_0_gart_flush_gpu_tlb	,	F_36
gtt_start	,	V_174
gmc_v8_0_set_gart_funcs	,	F_59
cpu_pt_addr	,	V_116
"SRBM_SOFT_RESET=0x%08X\n"	,	L_22
running	,	V_46
visible_vram_size	,	V_109
gmc_v8_0_is_idle	,	F_79
request_firmware	,	F_17
gmc_v8_0_pre_soft_reset	,	F_81
golden_settings_polaris11_a11	,	V_13
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_193
gmc_v8_0_suspend	,	F_77
VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL	,	V_164
src	,	V_260
dev_warn	,	F_27
tonga_mgcg_cgcg_init	,	V_9
amdgpu_ucode_validate	,	F_18
MC_SEQ_MISC0__MT__HBM	,	V_229
amdgpu_gart_table_vram_alloc	,	F_47
gmc_v8_0_post_soft_reset	,	F_84
u64	,	T_4
VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP	,	V_169
AMD_CG_SUPPORT_MC_LS	,	V_303
writeq	,	F_38
"limiting VRAM\n"	,	L_8
gpu_page_idx	,	V_117
fw_version	,	V_53
aper_size	,	V_107
amdgpu_display_set_vga_render_state	,	F_31
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_128
amdgpu_bo_fini	,	F_73
"read"	,	L_15
gmc_v8_0_resume	,	F_78
FB_READ_EN	,	V_32
vram_start	,	V_77
mmMC_CITF_MISC_RD_CG	,	V_297
state	,	V_262
mmMC_VM_AGP_TOP	,	V_88
src_data	,	V_281
vmid	,	V_113
asic_type	,	V_3
srbm_soft_reset	,	V_254
mmMC_VM_MX_L1_TLB_CNTL	,	V_134
AMDGPU_IRQ_STATE_ENABLE	,	V_272
gmc_v8_0_mc_program	,	F_30
FB_WRITE_EN	,	V_33
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_264
VMID	,	V_212
amdgpu_irq_get	,	F_62
CHIP_STONEY	,	V_18
gmc_v8_0_mc_init	,	F_32
VM_CONTEXT0_CNTL	,	V_183
VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED	,	V_162
mmVM_L2_CG	,	V_301
mmVM_INVALIDATE_REQUEST	,	V_115
mmMC_HUB_MISC_SIP_CG	,	V_287
BIF_FB_EN	,	V_31
VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL	,	V_161
mc_id	,	V_210
cg_flags	,	V_283
mmMC_VM_AGP_BOT	,	V_89
BUG	,	F_16
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_126
MC_SEQ_MISC0__MT__DDR3	,	V_231
MC_SEQ_MISC0__MT__DDR2	,	V_221
CHANSIZE	,	V_100
VM_L2_CG__ENABLE_MASK	,	V_302
amdgpu_vm_fault_stop	,	V_198
uint32_t	,	T_2
amdgpu_gart_table_vram_free	,	F_51
RUN	,	V_61
protections	,	V_213
fw_data	,	V_44
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_78
chip_name	,	V_34
"Failed to load mc firmware!\n"	,	L_18
VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL	,	V_167
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_269
gmc_v8_0_set_clockgating_state	,	F_91
mmMC_VM_FB_LOCATION	,	V_83
gmc_v8_0_set_powergating_state	,	F_92
SOFT_RESET_VMC	,	V_256
__iomem	,	T_3
ucode_version	,	V_54
AMDGPU_VRAM_TYPE_GDDR5	,	V_228
AMDGPU_VRAM_TYPE_GDDR4	,	V_226
MC_SHARED_CHMAP	,	V_102
source	,	V_273
blackout	,	V_23
MC_SEQ_MISC0__MT__MASK	,	V_240
VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED	,	V_171
AMDGPU_VRAM_TYPE_GDDR1	,	V_220
gmc_v8_0_vm_fault_interrupt_state	,	F_85
AMDGPU_VRAM_TYPE_GDDR3	,	V_224
mmMC_VM_FB_OFFSET	,	V_206
amdgpu_vram_location	,	F_28
mmMC_SHARED_BLACKOUT_CNTL	,	V_26
CHIP_POLARIS10	,	V_14
CHIP_POLARIS11	,	V_11
CHIP_POLARIS12	,	V_12
vram_base_offset	,	V_207
INVALIDATE_L2_CACHE	,	V_153
MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK	,	V_307
WARN	,	F_45
mode_info	,	V_24
ETIMEDOUT	,	V_253
amdgpu_gart_table_vram_pin	,	F_42
mmMC_SEQ_SUP_CNTL	,	V_59
gmc_v8_0_gart_fini	,	F_50
num_ids	,	V_203
gmc_v8_0_set_irq_funcs	,	F_60
MC_SHARED_BLACKOUT_CNTL	,	V_27
WREG32	,	F_9
ENABLE_CONTEXT	,	V_184
gpu_addr	,	V_82
SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK	,	V_248
printk	,	F_19
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_145
gart_funcs	,	V_316
VM_L2_CNTL2	,	V_151
VM_L2_CNTL3	,	V_155
amdgpu_gem_force_release	,	F_72
dev_err	,	F_41
io_debug_size_bytes	,	V_55
mmVM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_277
"write"	,	L_14
NOOFCHAN	,	V_103
fiji_update_mc_medium_grain_clock_gating	,	F_89
VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP	,	V_172
amdgpu_irq_put	,	F_76
mmVM_CONTEXT0_CNTL2	,	V_181
CHIP_CARRIZO	,	V_16
mmHDP_REG_COHERENCY_FLUSH_CNTL	,	V_75
release_firmware	,	F_20
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_173
ptr	,	V_120
AMDGPU_VM_FAULT_STOP_FIRST	,	V_279
amdgpu_gtt_location	,	F_29
__le32	,	T_1
VM_L2_CNTL4	,	V_160
amdgpu_sriov_bios	,	F_22
gmc_v8_0_init_microcode	,	F_14
hdr	,	V_43
amdgpu_vm_size	,	V_241
dummy_page	,	V_180
amdgpu_gart_init	,	F_46
mmMC_SEQ_MISC0	,	V_239
uint64_t	,	V_112
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR	,	V_187
dma_bits	,	V_236
ATC_MISC_CG__MEM_LS_ENABLE_MASK	,	V_308
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_266
mmHDP_NONSURFACE_BASE	,	V_84
HDP_MISC_CNTL	,	V_93
dev_info	,	F_83
mmSRBM_STATUS	,	V_246
enable	,	V_282
SRBM_STATUS__MCC_BUSY_MASK	,	V_249
amdgpu_display_resume_mc_access	,	F_13
"Failed to load MC firmware!\n"	,	L_20
CHIP_TONGA	,	V_8
numchan	,	V_97
gmc_v8_0_mc_load_microcode	,	F_21
gmc_v8_0_gart_set_pte_pde	,	F_37
"mc: Failed to load firmware \"%s\"\n"	,	L_7
"No VRAM object for PCIE GART.\n"	,	L_10
fiji_update_mc_light_sleep	,	F_90
aper_base	,	V_105
mc_client	,	V_209
SRBM_STATUS__MCB_BUSY_MASK	,	V_247
gmc_v8_0_soft_reset	,	F_82
chansize	,	V_96
"polaris12"	,	L_5
PAGE_TABLE_BLOCK_SIZE	,	V_196
amdgpu_gart_table_vram_unpin	,	F_49
usec_timeout	,	V_65
flags	,	V_119
mc_firmware_header_v1_0	,	V_42
"vm manager initialization failed (%d).\n"	,	L_19
enabled	,	V_245
out	,	V_40
mmCONFIG_MEMSIZE	,	V_108
"polaris11"	,	L_3
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_270
num_crtc	,	V_25
ucode_array_offset_bytes	,	V_58
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_211
ENABLE_ADVANCED_DRIVER_MODEL	,	V_139
gtt_size	,	V_111
amdgpu_bo_init	,	F_69
REG_GET_FIELD	,	F_8
"amdgpu: No suitable DMA available.\n"	,	L_16
MC_HUB_MISC_HUB_CG__ENABLE_MASK	,	V_286
SRBM_STATUS__MCD_BUSY_MASK	,	V_250
"polaris10"	,	L_4
EINVAL	,	V_50
robj	,	V_133
vm_manager	,	V_191
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_156
udelay	,	F_11
mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_194
"\n"	,	L_1
table_size	,	V_201
data	,	V_51
le32_to_cpup	,	F_25
printk_ratelimit	,	F_88
table_addr	,	V_178
BLACKOUT_MODE	,	V_28
gmc_v8_0_check_soft_reset	,	F_80
mc_mask	,	V_242
"amdgpu: No coherent DMA available.\n"	,	L_17
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_13
"R600 PCIE GART already initialized\n"	,	L_12
gmc_v8_0_gart_disable	,	F_48
REG_SET_FIELD	,	F_10
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR	,	V_186
mmMC_HUB_MISC_HUB_CG	,	V_285
gmc_v8_0_late_init	,	F_61
mmVM_L2_CNTL	,	V_141
MC_CITF_MISC_VM_CG__ENABLE_MASK	,	V_300
gmc_v8_0_process_interrupt	,	F_86
pci_resource_start	,	F_33
vram_scratch	,	V_81
gmc_v8_0_init_golden_registers	,	F_1
"GPU fault detected: %d 0x%08x\n"	,	L_23
FLUSH_INVALIDATE_CACHE	,	V_94
VM_CONTEXT1_CNTL	,	V_123
MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK	,	V_311
PROTECTIONS	,	V_214
mmATC_MISC_CG	,	V_293
mmMC_SEQ_IO_DEBUG_DATA	,	V_63
amdgpu_gart_fini	,	F_52
SYSTEM_ACCESS_MODE	,	V_138
L2_CACHE_BIGK_FRAGMENT_SIZE	,	V_158
MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK	,	V_304
amdgpu_irq_src	,	V_259
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_125
mmMC_SEQ_MISC0_FIJI	,	V_238
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_127
mmSRBM_SOFT_RESET	,	V_258
ready	,	V_200
MC_CITF_MISC_WR_CG__ENABLE_MASK	,	V_296
addr	,	V_118
value	,	V_121
amdgpu_vm_block_size	,	V_197
amdgpu_device	,	V_1
src_id	,	V_280
amdgpu_ucode_print_mc_hdr	,	F_23
gmc_v8_0_vm_fini	,	F_55
ucode_size_bytes	,	V_57
KERN_ERR	,	V_41
"amdgpu/%s_mc.bin"	,	L_6
funcs	,	V_319
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_146
