ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../CM4/Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB138:
   1:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/main.c **** /**
   3:../../CM4/Core/Src/main.c ****   ******************************************************************************
   4:../../CM4/Core/Src/main.c ****   * @file           : main.c
   5:../../CM4/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM4/Core/Src/main.c ****   ******************************************************************************
   7:../../CM4/Core/Src/main.c ****   * @attention
   8:../../CM4/Core/Src/main.c ****   *
   9:../../CM4/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM4/Core/Src/main.c ****   * All rights reserved.
  11:../../CM4/Core/Src/main.c ****   *
  12:../../CM4/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM4/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM4/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM4/Core/Src/main.c ****   *
  16:../../CM4/Core/Src/main.c ****   ******************************************************************************
  17:../../CM4/Core/Src/main.c ****   */
  18:../../CM4/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM4/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM4/Core/Src/main.c **** #include "main.h"
  21:../../CM4/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM4/Core/Src/main.c **** 
  23:../../CM4/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/main.c **** 
  26:../../CM4/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/main.c **** 
  28:../../CM4/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM4/Core/Src/main.c **** 
  31:../../CM4/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 2


  32:../../CM4/Core/Src/main.c **** 
  33:../../CM4/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM4/Core/Src/main.c **** 
  36:../../CM4/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM4/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM4/Core/Src/main.c **** #endif
  39:../../CM4/Core/Src/main.c **** 
  40:../../CM4/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM4/Core/Src/main.c **** 
  42:../../CM4/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM4/Core/Src/main.c **** 
  45:../../CM4/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM4/Core/Src/main.c **** 
  47:../../CM4/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM4/Core/Src/main.c **** 
  49:../../CM4/Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:../../CM4/Core/Src/main.c **** 
  51:../../CM4/Core/Src/main.c **** /* Definitions for defaultTask */
  52:../../CM4/Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  53:../../CM4/Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  54:../../CM4/Core/Src/main.c ****   .name = "defaultTask",
  55:../../CM4/Core/Src/main.c ****   .stack_size = 128 * 4,
  56:../../CM4/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  57:../../CM4/Core/Src/main.c **** };
  58:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:../../CM4/Core/Src/main.c **** 
  60:../../CM4/Core/Src/main.c **** /* USER CODE END PV */
  61:../../CM4/Core/Src/main.c **** 
  62:../../CM4/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void);
  64:../../CM4/Core/Src/main.c **** void StartDefaultTask(void *argument);
  65:../../CM4/Core/Src/main.c **** 
  66:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  67:../../CM4/Core/Src/main.c **** 
  68:../../CM4/Core/Src/main.c **** /* USER CODE END PFP */
  69:../../CM4/Core/Src/main.c **** 
  70:../../CM4/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  71:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  72:../../CM4/Core/Src/main.c **** 
  73:../../CM4/Core/Src/main.c **** /* USER CODE END 0 */
  74:../../CM4/Core/Src/main.c **** 
  75:../../CM4/Core/Src/main.c **** /**
  76:../../CM4/Core/Src/main.c ****   * @brief  The application entry point.
  77:../../CM4/Core/Src/main.c ****   * @retval int
  78:../../CM4/Core/Src/main.c ****   */
  79:../../CM4/Core/Src/main.c **** int main(void)
  80:../../CM4/Core/Src/main.c **** {
  81:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:../../CM4/Core/Src/main.c **** 
  83:../../CM4/Core/Src/main.c ****   /* USER CODE END 1 */
  84:../../CM4/Core/Src/main.c **** 
  85:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  86:../../CM4/Core/Src/main.c ****   /*HW semaphore Clock enable*/
  87:../../CM4/Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  88:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 3


  89:../../CM4/Core/Src/main.c ****   HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  90:../../CM4/Core/Src/main.c ****   /*
  91:../../CM4/Core/Src/main.c ****   Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  92:../../CM4/Core/Src/main.c ****   perform system initialization (system clock config, external memory configuration.. )
  93:../../CM4/Core/Src/main.c ****   */
  94:../../CM4/Core/Src/main.c ****   HAL_PWREx_ClearPendingEvent();
  95:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
  96:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
  97:../../CM4/Core/Src/main.c ****   __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  98:../../CM4/Core/Src/main.c **** 
  99:../../CM4/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 100:../../CM4/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 101:../../CM4/Core/Src/main.c **** 
 102:../../CM4/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 103:../../CM4/Core/Src/main.c ****   HAL_Init();
 104:../../CM4/Core/Src/main.c **** 
 105:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 106:../../CM4/Core/Src/main.c **** 
 107:../../CM4/Core/Src/main.c ****   /* USER CODE END Init */
 108:../../CM4/Core/Src/main.c **** 
 109:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 110:../../CM4/Core/Src/main.c **** 
 111:../../CM4/Core/Src/main.c ****   /* USER CODE END SysInit */
 112:../../CM4/Core/Src/main.c **** 
 113:../../CM4/Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:../../CM4/Core/Src/main.c ****   MX_GPIO_Init();
 115:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:../../CM4/Core/Src/main.c **** 
 117:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 118:../../CM4/Core/Src/main.c **** 
 119:../../CM4/Core/Src/main.c ****   /* Init scheduler */
 120:../../CM4/Core/Src/main.c ****   osKernelInitialize();
 121:../../CM4/Core/Src/main.c **** 
 122:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 123:../../CM4/Core/Src/main.c ****   /* add mutexes, ... */
 124:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 125:../../CM4/Core/Src/main.c **** 
 126:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 127:../../CM4/Core/Src/main.c ****   /* add semaphores, ... */
 128:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 129:../../CM4/Core/Src/main.c **** 
 130:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 131:../../CM4/Core/Src/main.c ****   /* start timers, add new ones, ... */
 132:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 133:../../CM4/Core/Src/main.c **** 
 134:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 135:../../CM4/Core/Src/main.c ****   /* add queues, ... */
 136:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 137:../../CM4/Core/Src/main.c **** 
 138:../../CM4/Core/Src/main.c ****   /* Create the thread(s) */
 139:../../CM4/Core/Src/main.c ****   /* creation of defaultTask */
 140:../../CM4/Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 141:../../CM4/Core/Src/main.c **** 
 142:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 143:../../CM4/Core/Src/main.c ****   /* add threads, ... */
 144:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 145:../../CM4/Core/Src/main.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 4


 146:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 147:../../CM4/Core/Src/main.c ****   /* add events, ... */
 148:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 149:../../CM4/Core/Src/main.c **** 
 150:../../CM4/Core/Src/main.c ****   /* Start scheduler */
 151:../../CM4/Core/Src/main.c ****   osKernelStart();
 152:../../CM4/Core/Src/main.c **** 
 153:../../CM4/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 154:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 155:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 156:../../CM4/Core/Src/main.c ****   while (1)
 157:../../CM4/Core/Src/main.c ****   {
 158:../../CM4/Core/Src/main.c ****     /* USER CODE END WHILE */
 159:../../CM4/Core/Src/main.c **** 
 160:../../CM4/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 161:../../CM4/Core/Src/main.c ****   }
 162:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 163:../../CM4/Core/Src/main.c **** }
 164:../../CM4/Core/Src/main.c **** 
 165:../../CM4/Core/Src/main.c **** /**
 166:../../CM4/Core/Src/main.c ****   * @brief USART3 Initialization Function
 167:../../CM4/Core/Src/main.c ****   * @param None
 168:../../CM4/Core/Src/main.c ****   * @retval None
 169:../../CM4/Core/Src/main.c ****   */
 170:../../CM4/Core/Src/main.c **** void MX_USART3_UART_Init(void)
 171:../../CM4/Core/Src/main.c **** {
 172:../../CM4/Core/Src/main.c **** 
 173:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 174:../../CM4/Core/Src/main.c **** 
 175:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 176:../../CM4/Core/Src/main.c **** 
 177:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 178:../../CM4/Core/Src/main.c **** 
 179:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 180:../../CM4/Core/Src/main.c ****   huart3.Instance = USART3;
 181:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 182:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 183:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 184:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 185:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 186:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 187:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 188:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 189:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 190:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 191:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 192:../../CM4/Core/Src/main.c ****   {
 193:../../CM4/Core/Src/main.c ****     Error_Handler();
 194:../../CM4/Core/Src/main.c ****   }
 195:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 196:../../CM4/Core/Src/main.c ****   {
 197:../../CM4/Core/Src/main.c ****     Error_Handler();
 198:../../CM4/Core/Src/main.c ****   }
 199:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 200:../../CM4/Core/Src/main.c ****   {
 201:../../CM4/Core/Src/main.c ****     Error_Handler();
 202:../../CM4/Core/Src/main.c ****   }
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 5


 203:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 204:../../CM4/Core/Src/main.c ****   {
 205:../../CM4/Core/Src/main.c ****     Error_Handler();
 206:../../CM4/Core/Src/main.c ****   }
 207:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 208:../../CM4/Core/Src/main.c **** 
 209:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 210:../../CM4/Core/Src/main.c **** 
 211:../../CM4/Core/Src/main.c **** }
 212:../../CM4/Core/Src/main.c **** 
 213:../../CM4/Core/Src/main.c **** /**
 214:../../CM4/Core/Src/main.c ****   * @brief GPIO Initialization Function
 215:../../CM4/Core/Src/main.c ****   * @param None
 216:../../CM4/Core/Src/main.c ****   * @retval None
 217:../../CM4/Core/Src/main.c ****   */
 218:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void)
 219:../../CM4/Core/Src/main.c **** {
  28              		.loc 1 219 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 220:../../CM4/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 220 3 view .LVU1
  42              		.loc 1 220 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0194     		str	r4, [sp, #4]
  45 0008 0294     		str	r4, [sp, #8]
  46 000a 0394     		str	r4, [sp, #12]
  47 000c 0494     		str	r4, [sp, #16]
  48 000e 0594     		str	r4, [sp, #20]
 221:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 222:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 223:../../CM4/Core/Src/main.c **** 
 224:../../CM4/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 225:../../CM4/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  49              		.loc 1 225 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 225 3 view .LVU4
  52              		.loc 1 225 3 view .LVU5
  53 0010 104B     		ldr	r3, .L3
  54 0012 D3F8E020 		ldr	r2, [r3, #224]
  55 0016 42F00202 		orr	r2, r2, #2
  56 001a C3F8E020 		str	r2, [r3, #224]
  57              		.loc 1 225 3 view .LVU6
  58 001e D3F8E030 		ldr	r3, [r3, #224]
  59 0022 03F00203 		and	r3, r3, #2
  60 0026 0093     		str	r3, [sp]
  61              		.loc 1 225 3 view .LVU7
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 6


  62 0028 009B     		ldr	r3, [sp]
  63              	.LBE4:
  64              		.loc 1 225 3 view .LVU8
 226:../../CM4/Core/Src/main.c **** 
 227:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 228:../../CM4/Core/Src/main.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
  65              		.loc 1 228 3 view .LVU9
  66 002a 0B4D     		ldr	r5, .L3+4
  67 002c 2246     		mov	r2, r4
  68 002e 4FF48041 		mov	r1, #16384
  69 0032 2846     		mov	r0, r5
  70 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
  71              	.LVL0:
 229:../../CM4/Core/Src/main.c **** 
 230:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin : LD3_Pin */
 231:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin;
  72              		.loc 1 231 3 view .LVU10
  73              		.loc 1 231 23 is_stmt 0 view .LVU11
  74 0038 4FF48043 		mov	r3, #16384
  75 003c 0193     		str	r3, [sp, #4]
 232:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  76              		.loc 1 232 3 is_stmt 1 view .LVU12
  77              		.loc 1 232 24 is_stmt 0 view .LVU13
  78 003e 0123     		movs	r3, #1
  79 0040 0293     		str	r3, [sp, #8]
 233:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  80              		.loc 1 233 3 is_stmt 1 view .LVU14
  81              		.loc 1 233 24 is_stmt 0 view .LVU15
  82 0042 0394     		str	r4, [sp, #12]
 234:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  83              		.loc 1 234 3 is_stmt 1 view .LVU16
  84              		.loc 1 234 25 is_stmt 0 view .LVU17
  85 0044 0494     		str	r4, [sp, #16]
 235:../../CM4/Core/Src/main.c ****   HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
  86              		.loc 1 235 3 is_stmt 1 view .LVU18
  87 0046 01A9     		add	r1, sp, #4
  88 0048 2846     		mov	r0, r5
  89 004a FFF7FEFF 		bl	HAL_GPIO_Init
  90              	.LVL1:
 236:../../CM4/Core/Src/main.c **** 
 237:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 238:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 239:../../CM4/Core/Src/main.c **** }
  91              		.loc 1 239 1 is_stmt 0 view .LVU19
  92 004e 07B0     		add	sp, sp, #28
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0050 30BD     		pop	{r4, r5, pc}
  97              	.L4:
  98 0052 00BF     		.align	2
  99              	.L3:
 100 0054 00440258 		.word	1476543488
 101 0058 00040258 		.word	1476527104
 102              		.cfi_endproc
 103              	.LFE138:
 105              		.section	.text.StartDefaultTask,"ax",%progbits
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 7


 106              		.align	1
 107              		.global	StartDefaultTask
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	StartDefaultTask:
 113              	.LFB139:
 240:../../CM4/Core/Src/main.c **** 
 241:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 242:../../CM4/Core/Src/main.c **** 
 243:../../CM4/Core/Src/main.c **** /* USER CODE END 4 */
 244:../../CM4/Core/Src/main.c **** 
 245:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 246:../../CM4/Core/Src/main.c **** /**
 247:../../CM4/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 248:../../CM4/Core/Src/main.c ****   * @param  argument: Not used
 249:../../CM4/Core/Src/main.c ****   * @retval None
 250:../../CM4/Core/Src/main.c ****   */
 251:../../CM4/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 252:../../CM4/Core/Src/main.c **** void StartDefaultTask(void *argument)
 253:../../CM4/Core/Src/main.c **** {
 114              		.loc 1 253 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ Volatile: function does not return.
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              	.LVL2:
 120              		.loc 1 253 1 is_stmt 0 view .LVU21
 121 0000 08B5     		push	{r3, lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 3, -8
 125              		.cfi_offset 14, -4
 126              	.LVL3:
 127              	.L6:
 254:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 255:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 256:../../CM4/Core/Src/main.c ****   for(;;)
 128              		.loc 1 256 3 is_stmt 1 discriminator 1 view .LVU22
 257:../../CM4/Core/Src/main.c ****   {
 258:../../CM4/Core/Src/main.c ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 129              		.loc 1 258 5 discriminator 1 view .LVU23
 130 0002 0B4C     		ldr	r4, .L8
 131 0004 0122     		movs	r2, #1
 132 0006 4FF48041 		mov	r1, #16384
 133 000a 2046     		mov	r0, r4
 134 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 135              	.LVL4:
 259:../../CM4/Core/Src/main.c ****     osDelay(1000);
 136              		.loc 1 259 5 discriminator 1 view .LVU24
 137 0010 4FF47A70 		mov	r0, #1000
 138 0014 FFF7FEFF 		bl	osDelay
 139              	.LVL5:
 260:../../CM4/Core/Src/main.c ****     HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 140              		.loc 1 260 5 discriminator 1 view .LVU25
 141 0018 0022     		movs	r2, #0
 142 001a 4FF48041 		mov	r1, #16384
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 8


 143 001e 2046     		mov	r0, r4
 144 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL6:
 261:../../CM4/Core/Src/main.c ****     osDelay(1000);
 146              		.loc 1 261 5 discriminator 1 view .LVU26
 147 0024 4FF47A70 		mov	r0, #1000
 148 0028 FFF7FEFF 		bl	osDelay
 149              	.LVL7:
 256:../../CM4/Core/Src/main.c ****   {
 150              		.loc 1 256 3 discriminator 1 view .LVU27
 151 002c E9E7     		b	.L6
 152              	.L9:
 153 002e 00BF     		.align	2
 154              	.L8:
 155 0030 00040258 		.word	1476527104
 156              		.cfi_endproc
 157              	.LFE139:
 159              		.section	.text.main,"ax",%progbits
 160              		.align	1
 161              		.global	main
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	main:
 167              	.LFB136:
  80:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 168              		.loc 1 80 1 view -0
 169              		.cfi_startproc
 170              		@ Volatile: function does not return.
 171              		@ args = 0, pretend = 0, frame = 8
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 00B5     		push	{lr}
 174              	.LCFI4:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 14, -4
 177 0002 83B0     		sub	sp, sp, #12
 178              	.LCFI5:
 179              		.cfi_def_cfa_offset 16
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 180              		.loc 1 87 3 view .LVU29
 181              	.LBB5:
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 182              		.loc 1 87 3 view .LVU30
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 183              		.loc 1 87 3 view .LVU31
 184 0004 1D4B     		ldr	r3, .L16
 185 0006 D3F8E020 		ldr	r2, [r3, #224]
 186 000a 42F00072 		orr	r2, r2, #33554432
 187 000e C3F8E020 		str	r2, [r3, #224]
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 188              		.loc 1 87 3 view .LVU32
 189 0012 D3F8E030 		ldr	r3, [r3, #224]
 190 0016 03F00073 		and	r3, r3, #33554432
 191 001a 0193     		str	r3, [sp, #4]
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 192              		.loc 1 87 3 view .LVU33
 193 001c 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 9


 194              	.LBE5:
  87:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 195              		.loc 1 87 3 view .LVU34
  89:../../CM4/Core/Src/main.c ****   /*
 196              		.loc 1 89 3 view .LVU35
 197 001e 0120     		movs	r0, #1
 198 0020 FFF7FEFF 		bl	HAL_HSEM_ActivateNotification
 199              	.LVL8:
  94:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 200              		.loc 1 94 3 view .LVU36
 201 0024 FFF7FEFF 		bl	HAL_PWREx_ClearPendingEvent
 202              	.LVL9:
  95:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
 203              		.loc 1 95 3 view .LVU37
 204 0028 0122     		movs	r2, #1
 205 002a 0221     		movs	r1, #2
 206 002c 0020     		movs	r0, #0
 207 002e FFF7FEFF 		bl	HAL_PWREx_EnterSTOPMode
 208              	.LVL10:
  97:../../CM4/Core/Src/main.c **** 
 209              		.loc 1 97 3 view .LVU38
 210 0032 134B     		ldr	r3, .L16+4
 211 0034 1B68     		ldr	r3, [r3]
 212 0036 C3F30313 		ubfx	r3, r3, #4, #4
 213 003a 072B     		cmp	r3, #7
 214 003c 16D0     		beq	.L15
  97:../../CM4/Core/Src/main.c **** 
 215              		.loc 1 97 3 is_stmt 0 discriminator 2 view .LVU39
 216 003e 114A     		ldr	r2, .L16+8
 217 0040 D2F81431 		ldr	r3, [r2, #276]
 218 0044 43F00103 		orr	r3, r3, #1
 219 0048 C2F81431 		str	r3, [r2, #276]
 220              	.L12:
 103:../../CM4/Core/Src/main.c **** 
 221              		.loc 1 103 3 is_stmt 1 view .LVU40
 222 004c FFF7FEFF 		bl	HAL_Init
 223              	.LVL11:
 114:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 224              		.loc 1 114 3 view .LVU41
 225 0050 FFF7FEFF 		bl	MX_GPIO_Init
 226              	.LVL12:
 120:../../CM4/Core/Src/main.c **** 
 227              		.loc 1 120 3 view .LVU42
 228 0054 FFF7FEFF 		bl	osKernelInitialize
 229              	.LVL13:
 140:../../CM4/Core/Src/main.c **** 
 230              		.loc 1 140 3 view .LVU43
 140:../../CM4/Core/Src/main.c **** 
 231              		.loc 1 140 23 is_stmt 0 view .LVU44
 232 0058 0B4A     		ldr	r2, .L16+12
 233 005a 0021     		movs	r1, #0
 234 005c 0B48     		ldr	r0, .L16+16
 235 005e FFF7FEFF 		bl	osThreadNew
 236              	.LVL14:
 140:../../CM4/Core/Src/main.c **** 
 237              		.loc 1 140 21 view .LVU45
 238 0062 0B4B     		ldr	r3, .L16+20
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 10


 239 0064 1860     		str	r0, [r3]
 151:../../CM4/Core/Src/main.c **** 
 240              		.loc 1 151 3 is_stmt 1 view .LVU46
 241 0066 FFF7FEFF 		bl	osKernelStart
 242              	.LVL15:
 243              	.L13:
 156:../../CM4/Core/Src/main.c ****   {
 244              		.loc 1 156 3 discriminator 1 view .LVU47
 161:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 245              		.loc 1 161 3 discriminator 1 view .LVU48
 156:../../CM4/Core/Src/main.c ****   {
 246              		.loc 1 156 9 discriminator 1 view .LVU49
 247 006a FEE7     		b	.L13
 248              	.L15:
  97:../../CM4/Core/Src/main.c **** 
 249              		.loc 1 97 3 is_stmt 0 discriminator 1 view .LVU50
 250 006c 054A     		ldr	r2, .L16+8
 251 006e D2F80431 		ldr	r3, [r2, #260]
 252 0072 43F00103 		orr	r3, r3, #1
 253 0076 C2F80431 		str	r3, [r2, #260]
 254 007a E7E7     		b	.L12
 255              	.L17:
 256              		.align	2
 257              	.L16:
 258 007c 00440258 		.word	1476543488
 259 0080 00ED00E0 		.word	-536810240
 260 0084 00640258 		.word	1476551680
 261 0088 00000000 		.word	defaultTask_attributes
 262 008c 00000000 		.word	StartDefaultTask
 263 0090 00000000 		.word	defaultTaskHandle
 264              		.cfi_endproc
 265              	.LFE136:
 267              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 268              		.align	1
 269              		.global	HAL_TIM_PeriodElapsedCallback
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 274              	HAL_TIM_PeriodElapsedCallback:
 275              	.LVL16:
 276              	.LFB140:
 262:../../CM4/Core/Src/main.c ****   }
 263:../../CM4/Core/Src/main.c ****   /* USER CODE END 5 */
 264:../../CM4/Core/Src/main.c **** }
 265:../../CM4/Core/Src/main.c **** 
 266:../../CM4/Core/Src/main.c **** /**
 267:../../CM4/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 268:../../CM4/Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 269:../../CM4/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 270:../../CM4/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 271:../../CM4/Core/Src/main.c ****   * @param  htim : TIM handle
 272:../../CM4/Core/Src/main.c ****   * @retval None
 273:../../CM4/Core/Src/main.c ****   */
 274:../../CM4/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 275:../../CM4/Core/Src/main.c **** {
 277              		.loc 1 275 1 is_stmt 1 view -0
 278              		.cfi_startproc
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 11


 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		.loc 1 275 1 is_stmt 0 view .LVU52
 282 0000 08B5     		push	{r3, lr}
 283              	.LCFI6:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 3, -8
 286              		.cfi_offset 14, -4
 276:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 277:../../CM4/Core/Src/main.c **** 
 278:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 279:../../CM4/Core/Src/main.c ****   if (htim->Instance == TIM2) {
 287              		.loc 1 279 3 is_stmt 1 view .LVU53
 288              		.loc 1 279 11 is_stmt 0 view .LVU54
 289 0002 0368     		ldr	r3, [r0]
 290              		.loc 1 279 6 view .LVU55
 291 0004 B3F1804F 		cmp	r3, #1073741824
 292 0008 00D0     		beq	.L21
 293              	.LVL17:
 294              	.L18:
 280:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 281:../../CM4/Core/Src/main.c ****   }
 282:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 283:../../CM4/Core/Src/main.c **** 
 284:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 285:../../CM4/Core/Src/main.c **** }
 295              		.loc 1 285 1 view .LVU56
 296 000a 08BD     		pop	{r3, pc}
 297              	.LVL18:
 298              	.L21:
 280:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 299              		.loc 1 280 5 is_stmt 1 view .LVU57
 300 000c FFF7FEFF 		bl	HAL_IncTick
 301              	.LVL19:
 302              		.loc 1 285 1 is_stmt 0 view .LVU58
 303 0010 FBE7     		b	.L18
 304              		.cfi_endproc
 305              	.LFE140:
 307              		.section	.text.Error_Handler,"ax",%progbits
 308              		.align	1
 309              		.global	Error_Handler
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	Error_Handler:
 315              	.LFB141:
 286:../../CM4/Core/Src/main.c **** 
 287:../../CM4/Core/Src/main.c **** /**
 288:../../CM4/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 289:../../CM4/Core/Src/main.c ****   * @retval None
 290:../../CM4/Core/Src/main.c ****   */
 291:../../CM4/Core/Src/main.c **** void Error_Handler(void)
 292:../../CM4/Core/Src/main.c **** {
 316              		.loc 1 292 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ Volatile: function does not return.
 319              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 12


 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 293:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 294:../../CM4/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 295:../../CM4/Core/Src/main.c ****   __disable_irq();
 322              		.loc 1 295 3 view .LVU60
 323              	.LBB6:
 324              	.LBI6:
 325              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 13


  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 14


 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 15


 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 326              		.loc 2 207 27 view .LVU61
 327              	.LBB7:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 328              		.loc 2 209 3 view .LVU62
 329              		.syntax unified
 330              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 331 0000 72B6     		cpsid i
 332              	@ 0 "" 2
 333              		.thumb
 334              		.syntax unified
 335              	.L23:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 16


 336              	.LBE7:
 337              	.LBE6:
 296:../../CM4/Core/Src/main.c ****   while (1)
 338              		.loc 1 296 3 discriminator 1 view .LVU63
 297:../../CM4/Core/Src/main.c ****   {
 298:../../CM4/Core/Src/main.c ****   }
 339              		.loc 1 298 3 discriminator 1 view .LVU64
 296:../../CM4/Core/Src/main.c ****   while (1)
 340              		.loc 1 296 9 discriminator 1 view .LVU65
 341 0002 FEE7     		b	.L23
 342              		.cfi_endproc
 343              	.LFE141:
 345              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 346              		.align	1
 347              		.global	MX_USART3_UART_Init
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	MX_USART3_UART_Init:
 353              	.LFB137:
 171:../../CM4/Core/Src/main.c **** 
 354              		.loc 1 171 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 08B5     		push	{r3, lr}
 359              	.LCFI7:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 180:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 363              		.loc 1 180 3 view .LVU67
 180:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 364              		.loc 1 180 19 is_stmt 0 view .LVU68
 365 0002 1548     		ldr	r0, .L34
 366 0004 154B     		ldr	r3, .L34+4
 367 0006 0360     		str	r3, [r0]
 181:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 368              		.loc 1 181 3 is_stmt 1 view .LVU69
 181:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 369              		.loc 1 181 24 is_stmt 0 view .LVU70
 370 0008 4FF4E133 		mov	r3, #115200
 371 000c 4360     		str	r3, [r0, #4]
 182:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 372              		.loc 1 182 3 is_stmt 1 view .LVU71
 182:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 373              		.loc 1 182 26 is_stmt 0 view .LVU72
 374 000e 0023     		movs	r3, #0
 375 0010 8360     		str	r3, [r0, #8]
 183:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 376              		.loc 1 183 3 is_stmt 1 view .LVU73
 183:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 377              		.loc 1 183 24 is_stmt 0 view .LVU74
 378 0012 C360     		str	r3, [r0, #12]
 184:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 379              		.loc 1 184 3 is_stmt 1 view .LVU75
 184:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 17


 380              		.loc 1 184 22 is_stmt 0 view .LVU76
 381 0014 0361     		str	r3, [r0, #16]
 185:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 382              		.loc 1 185 3 is_stmt 1 view .LVU77
 185:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 383              		.loc 1 185 20 is_stmt 0 view .LVU78
 384 0016 0C22     		movs	r2, #12
 385 0018 4261     		str	r2, [r0, #20]
 186:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 386              		.loc 1 186 3 is_stmt 1 view .LVU79
 186:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 387              		.loc 1 186 25 is_stmt 0 view .LVU80
 388 001a 8361     		str	r3, [r0, #24]
 187:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 389              		.loc 1 187 3 is_stmt 1 view .LVU81
 187:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 390              		.loc 1 187 28 is_stmt 0 view .LVU82
 391 001c C361     		str	r3, [r0, #28]
 188:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 392              		.loc 1 188 3 is_stmt 1 view .LVU83
 188:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 393              		.loc 1 188 30 is_stmt 0 view .LVU84
 394 001e 0362     		str	r3, [r0, #32]
 189:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 395              		.loc 1 189 3 is_stmt 1 view .LVU85
 189:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 396              		.loc 1 189 30 is_stmt 0 view .LVU86
 397 0020 4362     		str	r3, [r0, #36]
 190:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 398              		.loc 1 190 3 is_stmt 1 view .LVU87
 190:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 399              		.loc 1 190 38 is_stmt 0 view .LVU88
 400 0022 8362     		str	r3, [r0, #40]
 191:../../CM4/Core/Src/main.c ****   {
 401              		.loc 1 191 3 is_stmt 1 view .LVU89
 191:../../CM4/Core/Src/main.c ****   {
 402              		.loc 1 191 7 is_stmt 0 view .LVU90
 403 0024 FFF7FEFF 		bl	HAL_UART_Init
 404              	.LVL20:
 191:../../CM4/Core/Src/main.c ****   {
 405              		.loc 1 191 6 view .LVU91
 406 0028 70B9     		cbnz	r0, .L30
 195:../../CM4/Core/Src/main.c ****   {
 407              		.loc 1 195 3 is_stmt 1 view .LVU92
 195:../../CM4/Core/Src/main.c ****   {
 408              		.loc 1 195 7 is_stmt 0 view .LVU93
 409 002a 0021     		movs	r1, #0
 410 002c 0A48     		ldr	r0, .L34
 411 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 412              	.LVL21:
 195:../../CM4/Core/Src/main.c ****   {
 413              		.loc 1 195 6 view .LVU94
 414 0032 58B9     		cbnz	r0, .L31
 199:../../CM4/Core/Src/main.c ****   {
 415              		.loc 1 199 3 is_stmt 1 view .LVU95
 199:../../CM4/Core/Src/main.c ****   {
 416              		.loc 1 199 7 is_stmt 0 view .LVU96
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 18


 417 0034 0021     		movs	r1, #0
 418 0036 0848     		ldr	r0, .L34
 419 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 420              	.LVL22:
 199:../../CM4/Core/Src/main.c ****   {
 421              		.loc 1 199 6 view .LVU97
 422 003c 40B9     		cbnz	r0, .L32
 203:../../CM4/Core/Src/main.c ****   {
 423              		.loc 1 203 3 is_stmt 1 view .LVU98
 203:../../CM4/Core/Src/main.c ****   {
 424              		.loc 1 203 7 is_stmt 0 view .LVU99
 425 003e 0648     		ldr	r0, .L34
 426 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 427              	.LVL23:
 203:../../CM4/Core/Src/main.c ****   {
 428              		.loc 1 203 6 view .LVU100
 429 0044 30B9     		cbnz	r0, .L33
 211:../../CM4/Core/Src/main.c **** 
 430              		.loc 1 211 1 view .LVU101
 431 0046 08BD     		pop	{r3, pc}
 432              	.L30:
 193:../../CM4/Core/Src/main.c ****   }
 433              		.loc 1 193 5 is_stmt 1 view .LVU102
 434 0048 FFF7FEFF 		bl	Error_Handler
 435              	.LVL24:
 436              	.L31:
 197:../../CM4/Core/Src/main.c ****   }
 437              		.loc 1 197 5 view .LVU103
 438 004c FFF7FEFF 		bl	Error_Handler
 439              	.LVL25:
 440              	.L32:
 201:../../CM4/Core/Src/main.c ****   }
 441              		.loc 1 201 5 view .LVU104
 442 0050 FFF7FEFF 		bl	Error_Handler
 443              	.LVL26:
 444              	.L33:
 205:../../CM4/Core/Src/main.c ****   }
 445              		.loc 1 205 5 view .LVU105
 446 0054 FFF7FEFF 		bl	Error_Handler
 447              	.LVL27:
 448              	.L35:
 449              		.align	2
 450              	.L34:
 451 0058 00000000 		.word	huart3
 452 005c 00480040 		.word	1073760256
 453              		.cfi_endproc
 454              	.LFE137:
 456              		.global	defaultTask_attributes
 457              		.section	.rodata.str1.4,"aMS",%progbits,1
 458              		.align	2
 459              	.LC0:
 460 0000 64656661 		.ascii	"defaultTask\000"
 460      756C7454 
 460      61736B00 
 461              		.section	.rodata.defaultTask_attributes,"a"
 462              		.align	2
 465              	defaultTask_attributes:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 19


 466 0000 00000000 		.word	.LC0
 467 0004 00000000 		.space	16
 467      00000000 
 467      00000000 
 467      00000000 
 468 0014 00020000 		.word	512
 469 0018 18000000 		.word	24
 470 001c 00000000 		.space	8
 470      00000000 
 471              		.global	defaultTaskHandle
 472              		.section	.bss.defaultTaskHandle,"aw",%nobits
 473              		.align	2
 476              	defaultTaskHandle:
 477 0000 00000000 		.space	4
 478              		.global	huart3
 479              		.section	.bss.huart3,"aw",%nobits
 480              		.align	2
 483              	huart3:
 484 0000 00000000 		.space	148
 484      00000000 
 484      00000000 
 484      00000000 
 484      00000000 
 485              		.text
 486              	.Letext0:
 487              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 488              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 489              		.file 5 "../../Drivers/CMSIS/Include/core_cm4.h"
 490              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 491              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 492              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 493              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 494              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 495              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 496              		.file 12 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 497              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 498              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 499              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 500              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:100    .text.MX_GPIO_Init:00000054 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:106    .text.StartDefaultTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:112    .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:155    .text.StartDefaultTask:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:160    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:166    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:258    .text.main:0000007c $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:465    .rodata.defaultTask_attributes:00000000 defaultTask_attributes
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:476    .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:268    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:274    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:308    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:314    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:346    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:352    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:451    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:483    .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:458    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:462    .rodata.defaultTask_attributes:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:473    .bss.defaultTaskHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccRniHNh.s:480    .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
HAL_HSEM_ActivateNotification
HAL_PWREx_ClearPendingEvent
HAL_PWREx_EnterSTOPMode
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
