/**
 ********************************************************************
 * @file    bkreg.h
 * @brief   Register File for BEKEN's Chip
 *
 * @author  Auto Generated by RGEN tool
 * @version V1.0.0
 *
 * &copy; 2019 BEKEN Corporation Ltd. All rights reserved.
 ********************************************************************
 */

#ifndef __BK_REG_H__
#define __BK_REG_H__

#ifdef  __cplusplus
extern "C" {
#endif//__cplusplus

//#include "sys_config.h"
//#include "config.h"

//#define ENABLE   1
//#define DISABLE  0

#define BIT_0               0x00000001
#define BIT_1               0x00000002
#define BIT_2               0x00000004
#define BIT_3               0x00000008
#define BIT_4               0x00000010
#define BIT_5               0x00000020
#define BIT_6               0x00000040
#define BIT_7               0x00000080
#define BIT_8               0x00000100
#define BIT_9               0x00000200
#define BIT_10              0x00000400
#define BIT_11              0x00000800
#define BIT_12              0x00001000
#define BIT_13              0x00002000
#define BIT_14              0x00004000
#define BIT_15              0x00008000
#define BIT_16              0x00010000
#define BIT_17              0x00020000
#define BIT_18              0x00040000
#define BIT_19              0x00080000
#define BIT_20              0x00100000
#define BIT_21              0x00200000
#define BIT_22              0x00400000
#define BIT_23              0x00800000
#define BIT_24              0x01000000
#define BIT_25              0x02000000
#define BIT_26              0x04000000
#define BIT_27              0x08000000
#define BIT_28              0x10000000
#define BIT_29              0x20000000
#define BIT_30              0x40000000 
#define BIT_31              0x80000000

#define Beken_Write_Register(addr, data) (*((volatile u_int32 *)(addr))) = (u_int32)(data);
#define Beken_Read_Register(addr) *(volatile u_int32 *)(addr);

/*
 ********************
 *     GLOSSARY     *
 * MDU: module      *
 * REG: register    *
 * SFT: shift       *
 * MSK: mask        *
 ********************
 */

#define RWE_BASE_ADDR                                           0x01100000
#define REG_RWB_0x0C                                            (*(volatile unsigned long*)(RWE_BASE_ADDR + 0x0c * 4))
#define REG_RWB_0x0D                                            (*(volatile unsigned long*)(RWE_BASE_ADDR + 0x0d * 4))
#define REG_RWB_0x0F                                            (*(volatile unsigned long*)(RWE_BASE_ADDR + 0x0f * 4))

#define MDU_SYSTEM_BASE_ADDR                                    0x01000000
#define REG_SYSTEM_0x00                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x00 * 4))
#define SFT_SYSTEM_0x00_AHB_DIV2                                (11)
#define MAX_SYSTEM_0x00_AHB_DIV2                                (0x1)
#define MSK_SYSTEM_0x00_AHB_DIV2                                (0x1 << SFT_SYSTEM_0x00_AHB_DIV2)
#define SFT_SYSTEM_0x00_CPU_DIV2                                (10)
#define MAX_SYSTEM_0x00_CPU_DIV2                                (0x1)
#define MSK_SYSTEM_0x00_CPU_DIV2                                (0x1 << SFT_SYSTEM_0x00_CPU_DIV2)
#define SFT_SYSTEM_0x00_DSP_DIV2                                (9)
#define MAX_SYSTEM_0x00_DSP_DIV2                                (0x1)
#define MSK_SYSTEM_0x00_DSP_DIV2                                (0x1 << SFT_SYSTEM_0x00_DSP_DIV2)
#define SFT_SYSTEM_0x00_CORE_SEL                                (7)
#define MAX_SYSTEM_0x00_CORE_SEL                                (0x3)
#define MSK_SYSTEM_0x00_CORE_SEL                                (0x3 << SFT_SYSTEM_0x00_CORE_SEL)
#define SFT_SYSTEM_0x00_CORE_DIV                                (0)
#define MAX_SYSTEM_0x00_CORE_DIV                                (0x7F)
#define MSK_SYSTEM_0x00_CORE_DIV                                (0x7F << SFT_SYSTEM_0x00_CORE_DIV)

#define REG_SYSTEM_0x01                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x01 * 4))

#define SFT_SYSTEM_0x01_DLP_SEL                                 (30)
#define MAX_SYSTEM_0x01_DLP_SEL                                 (0x1)
#define MSK_SYSTEM_0x01_DLP_SEL                                 (0x1 << SFT_SYSTEM_0x01_DLP_SEL)

#define SFT_SYSTEM_0x01_I2SMCLK_DIV                             (14)
#define MAX_SYSTEM_0x01_I2SMCLK_DIV                             (0x1F)
#define MSK_SYSTEM_0x01_I2SMCLK_DIV                             (0x1F << SFT_SYSTEM_0x01_I2SMCLK_DIV)
#define SFT_SYSTEM_0x01_I2SMCLK_EN                              (13)
#define MAX_SYSTEM_0x01_I2SMCLK_EN                              (0x1)
#define MSK_SYSTEM_0x01_I2SMCLK_EN                              (0x1 << SFT_SYSTEM_0x01_I2SMCLK_EN)
#define SFT_SYSTEM_0x01_PWMS3_SEL                               (11)
#define MAX_SYSTEM_0x01_PWMS3_SEL                               (0x1)
#define MSK_SYSTEM_0x01_PWMS3_SEL                               (0x1 << SFT_SYSTEM_0x01_PWMS3_SEL)
#define SFT_SYSTEM_0x01_PWMS2_SEL                               (10)
#define MAX_SYSTEM_0x01_PWMS2_SEL                               (0x1)
#define MSK_SYSTEM_0x01_PWMS2_SEL                               (0x1 << SFT_SYSTEM_0x01_PWMS2_SEL)
#define SFT_SYSTEM_0x01_PWMS1_SEL                               (9)
#define MAX_SYSTEM_0x01_PWMS1_SEL                               (0x1)
#define MSK_SYSTEM_0x01_PWMS1_SEL                               (0x1 << SFT_SYSTEM_0x01_PWMS1_SEL)
#define SFT_SYSTEM_0x01_PWMS0_SEL                               (8)
#define MAX_SYSTEM_0x01_PWMS0_SEL                               (0x1)
#define MSK_SYSTEM_0x01_PWMS0_SEL                               (0x1 << SFT_SYSTEM_0x01_PWMS0_SEL)
#define SFT_SYSTEM_0x01_TIM1_SEL                                (7)
#define MAX_SYSTEM_0x01_TIM1_SEL                                (0x1)
#define MSK_SYSTEM_0x01_TIM1_SEL                                (0x1 << SFT_SYSTEM_0x01_TIM1_SEL)
#define SFT_SYSTEM_0x01_SADC_SEL                                (6)
#define MAX_SYSTEM_0x01_SADC_SEL                                (0x1)
#define MSK_SYSTEM_0x01_SADC_SEL                                (0x1 << SFT_SYSTEM_0x01_SADC_SEL)
#define SFT_SYSTEM_0x01_QSPI_SEL                                (4)
#define MAX_SYSTEM_0x01_QSPI_SEL                                (0x3)
#define MSK_SYSTEM_0x01_QSPI_SEL                                (0x3 << SFT_SYSTEM_0x01_QSPI_SEL)
#define SFT_SYSTEM_0x01_SDIO_DIV                                (2)
#define MAX_SYSTEM_0x01_SDIO_DIV                                (0x3)
#define MSK_SYSTEM_0x01_SDIO_DIV                                (0x3 << SFT_SYSTEM_0x01_SDIO_DIV)
#define SFT_SYSTEM_0x01_WDTS_DIV                                (0)
#define MAX_SYSTEM_0x01_WDTS_DIV                                (0x3)
#define MSK_SYSTEM_0x01_WDTS_DIV                                (0x3 << SFT_SYSTEM_0x01_WDTS_DIV)
#define REG_SYSTEM_0x02                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x02 * 4))
#define SFT_SYSTEM_0x02_RWBT_PWD                                (8)
#define MAX_SYSTEM_0x02_RWBT_PWD                                (0x1)
#define MSK_SYSTEM_0x02_RWBT_PWD                                (0x1 << SFT_SYSTEM_0x02_RWBT_PWD)
#define SFT_SYSTEM_0x02_BK24_PWD                                (7)
#define MAX_SYSTEM_0x02_BK24_PWD                                (0x1)
#define MSK_SYSTEM_0x02_BK24_PWD                                (0x1 << SFT_SYSTEM_0x02_BK24_PWD)
#define SFT_SYSTEM_0x02_USB1_PWD                                (6)
#define MAX_SYSTEM_0x02_USB1_PWD                                (0x1)
#define MSK_SYSTEM_0x02_USB1_PWD                                (0x1 << SFT_SYSTEM_0x02_USB1_PWD)
#define SFT_SYSTEM_0x02_USB0_PWD                                (5)
#define MAX_SYSTEM_0x02_USB0_PWD                                (0x1)
#define MSK_SYSTEM_0x02_USB0_PWD                                (0x1 << SFT_SYSTEM_0x02_USB0_PWD)
#define SFT_SYSTEM_0x02_QSPI_PWD                                (4)
#define MAX_SYSTEM_0x02_QSPI_PWD                                (0x1)
#define MSK_SYSTEM_0x02_QSPI_PWD                                (0x1 << SFT_SYSTEM_0x02_QSPI_PWD)
#define SFT_SYSTEM_0x02_DMA_PWD                                 (1)
#define MAX_SYSTEM_0x02_DMA_PWD                                 (0x1)
#define MSK_SYSTEM_0x02_DMA_PWD                                 (0x1 << SFT_SYSTEM_0x02_DMA_PWD)
#define SFT_SYSTEM_0x02_FLSPLL_PWD                              (0)
#define MAX_SYSTEM_0x02_FLSPLL_PWD                              (0x1)
#define MSK_SYSTEM_0x02_FLSPLL_PWD                              (0x1 << SFT_SYSTEM_0x02_FLSPLL_PWD)
#define REG_SYSTEM_0x03                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x03 * 4))
#define SFT_SYSTEM_0x03_BK24_CLKGAT_DIS                         (10)
#define MAX_SYSTEM_0x03_BK24_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_BK24_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_BK24_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_DCACHE_CLKGAT_DIS                       (9)
#define MAX_SYSTEM_0x03_DCACHE_CLKGAT_DIS                       (0x1)
#define MSK_SYSTEM_0x03_DCACHE_CLKGAT_DIS                       (0x1 << SFT_SYSTEM_0x03_DCACHE_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_RWBT_CLKGAT_DIS                         (8)
#define MAX_SYSTEM_0x03_RWBT_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_RWBT_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_RWBT_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_USB1_CLKGAT_DIS                         (7)
#define MAX_SYSTEM_0x03_USB1_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_USB1_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_USB1_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_USB0_CLKGAT_DIS                         (6)
#define MAX_SYSTEM_0x03_USB0_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_USB0_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_USB0_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_QSPI_CLKGAT_DIS                         (5)
#define MAX_SYSTEM_0x03_QSPI_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_QSPI_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_QSPI_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_SBC_CLKGAT_DIS                          (4)
#define MAX_SYSTEM_0x03_SBC_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x03_SBC_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x03_SBC_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_FFT_CLKGAT_DIS                          (3)
#define MAX_SYSTEM_0x03_FFT_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x03_FFT_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x03_FFT_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_GDMA_CLKGAT_DIS                         (2)
#define MAX_SYSTEM_0x03_GDMA_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x03_GDMA_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x03_GDMA_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_FLASH_CLKGAT_DIS                        (1)
#define MAX_SYSTEM_0x03_FLASH_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x03_FLASH_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x03_FLASH_CLKGAT_DIS)
#define SFT_SYSTEM_0x03_SYS_CLKGAT_DIS                          (0)
#define MAX_SYSTEM_0x03_SYS_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x03_SYS_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x03_SYS_CLKGAT_DIS)
#define REG_SYSTEM_0x04                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x04 * 4))
#define SFT_SYSTEM_0x04_GOTO_SLEEP                              (0)
#define MAX_SYSTEM_0x04_GOTO_SLEEP                              (0x1)
#define MSK_SYSTEM_0x04_GOTO_SLEEP                              (0x1 << SFT_SYSTEM_0x04_GOTO_SLEEP)
#define REG_SYSTEM_0x05                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x05 * 4))
#define SFT_SYSTEM_0x05_PWMS3_PWD                               (25)
#define MAX_SYSTEM_0x05_PWMS3_PWD                               (0x1)
#define MSK_SYSTEM_0x05_PWMS3_PWD                               (0x1 << SFT_SYSTEM_0x05_PWMS3_PWD)
#define SFT_SYSTEM_0x05_PWMS2_PWD                               (24)
#define MAX_SYSTEM_0x05_PWMS2_PWD                               (0x1)
#define MSK_SYSTEM_0x05_PWMS2_PWD                               (0x1 << SFT_SYSTEM_0x05_PWMS2_PWD)
#define SFT_SYSTEM_0x05_ANC_PWD                                 (23)
#define MAX_SYSTEM_0x05_ANC_PWD                                 (0x1)
#define MSK_SYSTEM_0x05_ANC_PWD                                 (0x1 << SFT_SYSTEM_0x05_ANC_PWD)
#define SFT_SYSTEM_0x05_PWMS1_PWD                               (22)
#define MAX_SYSTEM_0x05_PWMS1_PWD                               (0x1)
#define MSK_SYSTEM_0x05_PWMS1_PWD                               (0x1 << SFT_SYSTEM_0x05_PWMS1_PWD)
#define SFT_SYSTEM_0x05_CEC_PWD                                 (21)
#define MAX_SYSTEM_0x05_CEC_PWD                                 (0x1)
#define MSK_SYSTEM_0x05_CEC_PWD                                 (0x1 << SFT_SYSTEM_0x05_CEC_PWD)
#define SFT_SYSTEM_0x05_I2S2_PWD                                (20)
#define MAX_SYSTEM_0x05_I2S2_PWD                                (0x1)
#define MSK_SYSTEM_0x05_I2S2_PWD                                (0x1 << SFT_SYSTEM_0x05_I2S2_PWD)
#define SFT_SYSTEM_0x05_I2S1_PWD                                (19)
#define MAX_SYSTEM_0x05_I2S1_PWD                                (0x1)
#define MSK_SYSTEM_0x05_I2S1_PWD                                (0x1 << SFT_SYSTEM_0x05_I2S1_PWD)
#define SFT_SYSTEM_0x05_EFUSE_PWD                               (17)
#define MAX_SYSTEM_0x05_EFUSE_PWD                               (0x1)
#define MSK_SYSTEM_0x05_EFUSE_PWD                               (0x1 << SFT_SYSTEM_0x05_EFUSE_PWD)
#define SFT_SYSTEM_0x05_SPDIF_PWD                               (16)
#define MAX_SYSTEM_0x05_SPDIF_PWD                               (0x1)
#define MSK_SYSTEM_0x05_SPDIF_PWD                               (0x1 << SFT_SYSTEM_0x05_SPDIF_PWD)
#define SFT_SYSTEM_0x05_CEVA_PWD                                (15)
#define MAX_SYSTEM_0x05_CEVA_PWD                                (0x1)
#define MSK_SYSTEM_0x05_CEVA_PWD                                (0x1 << SFT_SYSTEM_0x05_CEVA_PWD)
#define SFT_SYSTEM_0x05_SDIO_PWD                                (14)
#define MAX_SYSTEM_0x05_SDIO_PWD                                (0x1)
#define MSK_SYSTEM_0x05_SDIO_PWD                                (0x1 << SFT_SYSTEM_0x05_SDIO_PWD)
#define SFT_SYSTEM_0x05_SADC_PWD                                (13)
#define MAX_SYSTEM_0x05_SADC_PWD                                (0x1)
#define MSK_SYSTEM_0x05_SADC_PWD                                (0x1 << SFT_SYSTEM_0x05_SADC_PWD)
#define SFT_SYSTEM_0x05_IRDA_PWD                                (12)
#define MAX_SYSTEM_0x05_IRDA_PWD                                (0x1)
#define MSK_SYSTEM_0x05_IRDA_PWD                                (0x1 << SFT_SYSTEM_0x05_IRDA_PWD)
#define SFT_SYSTEM_0x05_PWMS0_PWD                               (11)
#define MAX_SYSTEM_0x05_PWMS0_PWD                               (0x1)
#define MSK_SYSTEM_0x05_PWMS0_PWD                               (0x1 << SFT_SYSTEM_0x05_PWMS0_PWD)
#define SFT_SYSTEM_0x05_I2S0_PWD                                (10)
#define MAX_SYSTEM_0x05_I2S0_PWD                                (0x1)
#define MSK_SYSTEM_0x05_I2S0_PWD                                (0x1 << SFT_SYSTEM_0x05_I2S0_PWD)
#define SFT_SYSTEM_0x05_TIM1_PWD                                (9)
#define MAX_SYSTEM_0x05_TIM1_PWD                                (0x1)
#define MSK_SYSTEM_0x05_TIM1_PWD                                (0x1 << SFT_SYSTEM_0x05_TIM1_PWD)
#define SFT_SYSTEM_0x05_TIM0_PWD                                (8)
#define MAX_SYSTEM_0x05_TIM0_PWD                                (0x1)
#define MSK_SYSTEM_0x05_TIM0_PWD                                (0x1 << SFT_SYSTEM_0x05_TIM0_PWD)
#define SFT_SYSTEM_0x05_I2C1_PWD                                (7)
#define MAX_SYSTEM_0x05_I2C1_PWD                                (0x1)
#define MSK_SYSTEM_0x05_I2C1_PWD                                (0x1 << SFT_SYSTEM_0x05_I2C1_PWD)
#define SFT_SYSTEM_0x05_I2C0_PWD                                (6)
#define MAX_SYSTEM_0x05_I2C0_PWD                                (0x1)
#define MSK_SYSTEM_0x05_I2C0_PWD                                (0x1 << SFT_SYSTEM_0x05_I2C0_PWD)
#define SFT_SYSTEM_0x05_SPI2_PWD                                (5)
#define MAX_SYSTEM_0x05_SPI2_PWD                                (0x1)
#define MSK_SYSTEM_0x05_SPI2_PWD                                (0x1 << SFT_SYSTEM_0x05_SPI2_PWD)
#define SFT_SYSTEM_0x05_SPI1_PWD                                (4)
#define MAX_SYSTEM_0x05_SPI1_PWD                                (0x1)
#define MSK_SYSTEM_0x05_SPI1_PWD                                (0x1 << SFT_SYSTEM_0x05_SPI1_PWD)
#define SFT_SYSTEM_0x05_SPI0_PWD                                (3)
#define MAX_SYSTEM_0x05_SPI0_PWD                                (0x1)
#define MSK_SYSTEM_0x05_SPI0_PWD                                (0x1 << SFT_SYSTEM_0x05_SPI0_PWD)
#define SFT_SYSTEM_0x05_UART2_PWD                               (2)
#define MAX_SYSTEM_0x05_UART2_PWD                               (0x1)
#define MSK_SYSTEM_0x05_UART2_PWD                               (0x1 << SFT_SYSTEM_0x05_UART2_PWD)
#define SFT_SYSTEM_0x05_UART1_PWD                               (1)
#define MAX_SYSTEM_0x05_UART1_PWD                               (0x1)
#define MSK_SYSTEM_0x05_UART1_PWD                               (0x1 << SFT_SYSTEM_0x05_UART1_PWD)
#define SFT_SYSTEM_0x05_UART0_PWD                               (0)
#define MAX_SYSTEM_0x05_UART0_PWD                               (0x1)
#define MSK_SYSTEM_0x05_UART0_PWD                               (0x1 << SFT_SYSTEM_0x05_UART0_PWD)
#define REG_SYSTEM_0x06                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x06 * 4))
#define SFT_SYSTEM_0x06_TRNG_CLKGAT_DIS                         (25)
#define MAX_SYSTEM_0x06_TRNG_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_TRNG_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_TRNG_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_CEC_CLKGAT_DIS                          (24)
#define MAX_SYSTEM_0x06_CEC_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x06_CEC_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x06_CEC_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_I2S2_CLKGAT_DIS                         (23)
#define MAX_SYSTEM_0x06_I2S2_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_I2S2_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_I2S2_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_I2S1_CLKGAT_DIS                         (22)
#define MAX_SYSTEM_0x06_I2S1_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_I2S1_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_I2S1_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_ANC_CLKGAT_DIS                          (21)
#define MAX_SYSTEM_0x06_ANC_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x06_ANC_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x06_ANC_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_XVR_CLKGAT_DIS                          (20)
#define MAX_SYSTEM_0x06_XVR_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x06_XVR_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x06_XVR_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_CEVA_CLKGAT_DIS                         (19)
#define MAX_SYSTEM_0x06_CEVA_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_CEVA_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_CEVA_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_WDT_CLKGAT_DIS                          (18)
#define MAX_SYSTEM_0x06_WDT_CLKGAT_DIS                          (0x1)
#define MSK_SYSTEM_0x06_WDT_CLKGAT_DIS                          (0x1 << SFT_SYSTEM_0x06_WDT_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_EFUSE_CLKGAT_DIS                        (17)
#define MAX_SYSTEM_0x06_EFUSE_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x06_EFUSE_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x06_EFUSE_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SPDIF_CLKGAT_DIS                        (16)
#define MAX_SYSTEM_0x06_SPDIF_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x06_SPDIF_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x06_SPDIF_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SDIO_CLKGAT_DIS                         (15)
#define MAX_SYSTEM_0x06_SDIO_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_SDIO_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_SDIO_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SADC_CLKGAT_DIS                         (14)
#define MAX_SYSTEM_0x06_SADC_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_SADC_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_SADC_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_IRDA_CLKGAT_DIS                         (13)
#define MAX_SYSTEM_0x06_IRDA_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_IRDA_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_IRDA_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_PWMS_CLKGAT_DIS                         (12)
#define MAX_SYSTEM_0x06_PWMS_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_PWMS_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_PWMS_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_I2S0_CLKGAT_DIS                         (11)
#define MAX_SYSTEM_0x06_I2S0_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_I2S0_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_I2S0_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_TIM1_CLKGAT_DIS                         (10)
#define MAX_SYSTEM_0x06_TIM1_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_TIM1_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_TIM1_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_TIM0_CLKGAT_DIS                         (9)
#define MAX_SYSTEM_0x06_TIM0_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_TIM0_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_TIM0_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_I2C1_CLKGAT_DIS                         (8)
#define MAX_SYSTEM_0x06_I2C1_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_I2C1_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_I2C1_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_I2C0_CLKGAT_DIS                         (7)
#define MAX_SYSTEM_0x06_I2C0_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_I2C0_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_I2C0_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SPI2_CLKGAT_DIS                         (6)
#define MAX_SYSTEM_0x06_SPI2_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_SPI2_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_SPI2_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SPI1_CLKGAT_DIS                         (5)
#define MAX_SYSTEM_0x06_SPI1_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_SPI1_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_SPI1_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_SPI0_CLKGAT_DIS                         (4)
#define MAX_SYSTEM_0x06_SPI0_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_SPI0_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_SPI0_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_UART2_CLKGAT_DIS                        (3)
#define MAX_SYSTEM_0x06_UART2_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x06_UART2_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x06_UART2_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_UART1_CLKGAT_DIS                        (2)
#define MAX_SYSTEM_0x06_UART1_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x06_UART1_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x06_UART1_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_UART0_CLKGAT_DIS                        (1)
#define MAX_SYSTEM_0x06_UART0_CLKGAT_DIS                        (0x1)
#define MSK_SYSTEM_0x06_UART0_CLKGAT_DIS                        (0x1 << SFT_SYSTEM_0x06_UART0_CLKGAT_DIS)
#define SFT_SYSTEM_0x06_GPIO_CLKGAT_DIS                         (0)
#define MAX_SYSTEM_0x06_GPIO_CLKGAT_DIS                         (0x1)
#define MSK_SYSTEM_0x06_GPIO_CLKGAT_DIS                         (0x1 << SFT_SYSTEM_0x06_GPIO_CLKGAT_DIS)
#define REG_SYSTEM_0x08                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x08 * 4))
#define SFT_SYSTEM_0x08_CPU_HALT                                (0)
#define MAX_SYSTEM_0x08_CPU_HALT                                (0x1)
#define MSK_SYSTEM_0x08_CPU_HALT                                (0x1 << SFT_SYSTEM_0x08_CPU_HALT)
#define REG_SYSTEM_0x09                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x09 * 4))
#define REG_SYSTEM_0x0A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0A * 4))
#define SFT_SYSTEM_0x0A_CPU_INTENA                              (0)
#define MAX_SYSTEM_0x0A_CPU_INTENA                              (0xFF)
#define MSK_SYSTEM_0x0A_CPU_INTENA                              (0xFF << SFT_SYSTEM_0x0A_CPU_INTENA)
#define REG_SYSTEM_0x0B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0B * 4))
#define REG_SYSTEM_0x0C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0C * 4))
#define SFT_SYSTEM_0x0C_CPU_INTSTA                              (0)
#define MAX_SYSTEM_0x0C_CPU_INTSTA                              (0xFF)
#define MSK_SYSTEM_0x0C_CPU_INTSTA                              (0xFF << SFT_SYSTEM_0x0C_CPU_INTSTA)
#define REG_SYSTEM_0x0D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0D * 4))
#define SFT_SYSTEM_0x0D_CPU_PWDN                                (0)
#define MAX_SYSTEM_0x0D_CPU_PWDN                                (0x1)
#define MSK_SYSTEM_0x0D_CPU_PWDN                                (0x1 << SFT_SYSTEM_0x0D_CPU_PWDN)
#define SFT_SYSTEM_0x0D_CPU_SOFT_RSTN                           (1)
#define MAX_SYSTEM_0x0D_CPU_SOFT_RSTN                           (0x1)
#define MSK_SYSTEM_0x0D_CPU_SOFT_RSTN                           (0x1 << SFT_SYSTEM_0x0D_CPU_SOFT_RSTN)
#define REG_SYSTEM_0x0E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0E * 4))
#define SFT_SYSTEM_0x0E_BOOT_MODE                               (0)
#define MAX_SYSTEM_0x0E_BOOT_MODE                               (0x1)
#define MSK_SYSTEM_0x0E_BOOT_MODE                               (0x1 << SFT_SYSTEM_0x0E_BOOT_MODE)
#define REG_SYSTEM_0x10                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x10 * 4))
#define SFT_SYSTEM_0x10_DSP_HALT                                (0)
#define MAX_SYSTEM_0x10_DSP_HALT                                (0x1)
#define MSK_SYSTEM_0x10_DSP_HALT                                (0x1 << SFT_SYSTEM_0x10_DSP_HALT)
#define REG_SYSTEM_0x11                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x11 * 4))
#define REG_SYSTEM_0x12                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x12 * 4))
#define SFT_SYSTEM_0x12_DSP_INTENA                              (0)
#define MAX_SYSTEM_0x12_DSP_INTENA                              (0xFF)
#define MSK_SYSTEM_0x12_DSP_INTENA                              (0xFF << SFT_SYSTEM_0x12_DSP_INTENA)
#define REG_SYSTEM_0x13                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x13 * 4))
#define REG_SYSTEM_0x14                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x14 * 4))
#define SFT_SYSTEM_0x14_DSP_INTSTA                              (0)
#define MAX_SYSTEM_0x14_DSP_INTSTA                              (0xFF)
#define MSK_SYSTEM_0x14_DSP_INTSTA                              (0xFF << SFT_SYSTEM_0x14_DSP_INTSTA)
#define REG_SYSTEM_0x15                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x15 * 4))
#define SFT_SYSTEM_0x15_DSP_PWDN                                (0)
#define MAX_SYSTEM_0x15_DSP_PWDN                                (0x1)
#define MSK_SYSTEM_0x15_DSP_PWDN                                (0x1 << SFT_SYSTEM_0x15_DSP_PWDN)
#define REG_SYSTEM_0x16                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x16 * 4))
#define REG_SYSTEM_0x17                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x17 * 4))
#define REG_SYSTEM_0x18                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x18 * 4))
#define REG_SYSTEM_0x19                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x19 * 4))
#define REG_SYSTEM_0x1A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1A * 4))
#define SFT_SYSTEM_0x1A_GPIO_PCFG3                              (0)
#define MAX_SYSTEM_0x1A_GPIO_PCFG3                              (0xFFFF)
#define MSK_SYSTEM_0x1A_GPIO_PCFG3                              (0xFFFF << SFT_SYSTEM_0x1A_GPIO_PCFG3)
#define SFT_SYSTEM_0x1A_GPIO_DBGMUX                             (16)
#define MAX_SYSTEM_0x1A_GPIO_DBGMUX                             (0x7)
#define MSK_SYSTEM_0x1A_GPIO_DBGMUX                             (0x7 << SFT_SYSTEM_0x1A_GPIO_DBGMUX)
#define SFT_SYSTEM_0x1A_UART2_POS                               (20)
#define MAX_SYSTEM_0x1A_UART2_POS                               (0x1)
#define MSK_SYSTEM_0x1A_UART2_POS                               (0x1 << SFT_SYSTEM_0x1A_UART2_POS)
#define SFT_SYSTEM_0x1A_SPI3_POS                                (21)
#define MAX_SYSTEM_0x1A_SPI3_POS                                (0x1)
#define MSK_SYSTEM_0x1A_SPI3_POS                                (0x1 << SFT_SYSTEM_0x1A_SPI3_POS)
#define SFT_SYSTEM_0x1A_SDIO_POS                                (22)
#define MAX_SYSTEM_0x1A_SDIO_POS                                (0x1)
#define MSK_SYSTEM_0x1A_SDIO_POS                                (0x1 << SFT_SYSTEM_0x1A_SDIO_POS)
#define SFT_SYSTEM_0x1A_PWM6_POS                                (23)
#define MAX_SYSTEM_0x1A_PWM6_POS                                (0x3)
#define MSK_SYSTEM_0x1A_PWM6_POS                                (0x3 << SFT_SYSTEM_0x1A_PWM6_POS)
#define SFT_SYSTEM_0x1A_PWM7_POS                                (25)
#define MAX_SYSTEM_0x1A_PWM7_POS                                (0x3)
#define MSK_SYSTEM_0x1A_PWM7_POS                                (0x3 << SFT_SYSTEM_0x1A_PWM7_POS)
#define SFT_SYSTEM_0x1A_PWM8_POS                                (27)
#define MAX_SYSTEM_0x1A_PWM8_POS                                (0x3)
#define MSK_SYSTEM_0x1A_PWM8_POS                                (0x3 << SFT_SYSTEM_0x1A_PWM8_POS)
#define SFT_SYSTEM_0x1A_PWM9_POS                                (29)
#define MAX_SYSTEM_0x1A_PWM9_POS                                (0x3)
#define MSK_SYSTEM_0x1A_PWM9_POS                                (0x3 << SFT_SYSTEM_0x1A_PWM9_POS)
#define REG_SYSTEM_0x1B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1B * 4))
#define REG_SYSTEM_0x1C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1C * 4))
#define REG_SYSTEM_0x1D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1D * 4))
#define SFT_SYSTEM_0x1D_TOUCH_EN                                (25)
#define MAX_SYSTEM_0x1D_TOUCH_EN                                (0x1)
#define MSK_SYSTEM_0x1D_TOUCH_EN                                (0x1 << SFT_SYSTEM_0x1D_TOUCH_EN)
#define SFT_SYSTEM_0x1D_QSPI_OUT_SEL                            (24)
#define MAX_SYSTEM_0x1D_QSPI_OUT_SEL                            (0x1)
#define MSK_SYSTEM_0x1D_QSPI_OUT_SEL                            (0x1 << SFT_SYSTEM_0x1D_QSPI_OUT_SEL)
#define SFT_SYSTEM_0x1D_JTAG_SEL                                (23)
#define MAX_SYSTEM_0x1D_JTAG_SEL                                (0x1)
#define MSK_SYSTEM_0x1D_JTAG_SEL                                (0x1 << SFT_SYSTEM_0x1D_JTAG_SEL)
#define SFT_SYSTEM_0x1D_RWCLK_BPS                               (19)
#define MAX_SYSTEM_0x1D_RWCLK_BPS                               (0xF)
#define MSK_SYSTEM_0x1D_RWCLK_BPS                               (0xF << SFT_SYSTEM_0x1D_RWCLK_BPS)
#define SFT_SYSTEM_0x1D_RW_ISO_EN                               (18)
#define MAX_SYSTEM_0x1D_RW_ISO_EN                               (0x1)
#define MSK_SYSTEM_0x1D_RW_ISO_EN                               (0x1 << SFT_SYSTEM_0x1D_RW_ISO_EN)
#define SFT_SYSTEM_0x1D_DSP_MSS_CFG                             (13)
#define MAX_SYSTEM_0x1D_DSP_MSS_CFG                             (0x3)
#define MSK_SYSTEM_0x1D_DSP_MSS_CFG                             (0x3 << SFT_SYSTEM_0x1D_DSP_MSS_CFG)
#define SFT_SYSTEM_0x1D_DSP_VINT                                (12)
#define MAX_SYSTEM_0x1D_DSP_VINT                                (0x1)
#define MSK_SYSTEM_0x1D_DSP_VINT                                (0x1 << SFT_SYSTEM_0x1D_DSP_VINT)
#define SFT_SYSTEM_0x1D_DSP_CACHE_INV                           (11)
#define MAX_SYSTEM_0x1D_DSP_CACHE_INV                           (0x1)
#define MSK_SYSTEM_0x1D_DSP_CACHE_INV                           (0x1 << SFT_SYSTEM_0x1D_DSP_CACHE_INV)
#define SFT_SYSTEM_0x1D_DSP_BOOT                                (10)
#define MAX_SYSTEM_0x1D_DSP_BOOT                                (0x1)
#define MSK_SYSTEM_0x1D_DSP_BOOT                                (0x1 << SFT_SYSTEM_0x1D_DSP_BOOT)
#define SFT_SYSTEM_0x1D_DSP_EXT_WAIT                            (9)
#define MAX_SYSTEM_0x1D_DSP_EXT_WAIT                            (0x1)
#define MSK_SYSTEM_0x1D_DSP_EXT_WAIT                            (0x1 << SFT_SYSTEM_0x1D_DSP_EXT_WAIT)
#define SFT_SYSTEM_0x1D_DSP_OCEM_RSTN                           (8)
#define MAX_SYSTEM_0x1D_DSP_OCEM_RSTN                           (0x1)
#define MSK_SYSTEM_0x1D_DSP_OCEM_RSTN                           (0x1 << SFT_SYSTEM_0x1D_DSP_OCEM_RSTN)
#define SFT_SYSTEM_0x1D_DSP_SYS_RSTN                            (7)
#define MAX_SYSTEM_0x1D_DSP_SYS_RSTN                            (0x1)
#define MSK_SYSTEM_0x1D_DSP_SYS_RSTN                            (0x1 << SFT_SYSTEM_0x1D_DSP_SYS_RSTN)
#define SFT_SYSTEM_0x1D_DSP_CORE_RSTN                           (6)
#define MAX_SYSTEM_0x1D_DSP_CORE_RSTN                           (0x1)
#define MSK_SYSTEM_0x1D_DSP_CORE_RSTN                           (0x1 << SFT_SYSTEM_0x1D_DSP_CORE_RSTN)
#define SFT_SYSTEM_0x1D_DSP_GLOBAL_RSTN                         (5)
#define MAX_SYSTEM_0x1D_DSP_GLOBAL_RSTN                         (0x1)
#define MSK_SYSTEM_0x1D_DSP_GLOBAL_RSTN                         (0x1 << SFT_SYSTEM_0x1D_DSP_GLOBAL_RSTN)
#define SFT_SYSTEM_0x1D_PRIO_MODE                               (4)
#define MAX_SYSTEM_0x1D_PRIO_MODE                               (0x1)
#define MSK_SYSTEM_0x1D_PRIO_MODE                               (0x1 << SFT_SYSTEM_0x1D_PRIO_MODE)
#define SFT_SYSTEM_0x1D_BK24_ENABLE                             (3)
#define MAX_SYSTEM_0x1D_BK24_ENABLE                             (0x1)
#define MSK_SYSTEM_0x1D_BK24_ENABLE                             (0x1 << SFT_SYSTEM_0x1D_BK24_ENABLE)
#define SFT_SYSTEM_0x1D_SPI_FLA_SEL                             (2)
#define MAX_SYSTEM_0x1D_SPI_FLA_SEL                             (0x1)
#define MSK_SYSTEM_0x1D_SPI_FLA_SEL                             (0x1 << SFT_SYSTEM_0x1D_SPI_FLA_SEL)
#define SFT_SYSTEM_0x1D_SPDIF_POS                               (0)
#define MAX_SYSTEM_0x1D_SPDIF_POS                               (0x3)
#define MSK_SYSTEM_0x1D_SPDIF_POS                               (0x3 << SFT_SYSTEM_0x1D_SPDIF_POS)
#define REG_SYSTEM_0x1E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1E * 4))
#define REG_SYSTEM_0x1F                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x1F * 4))
#define REG_SYSTEM_0x20                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x20 * 4))
#define SFT_SYSTEM_0x20_FFT_MEM_SD                              (0)
#define MAX_SYSTEM_0x20_FFT_MEM_SD                              (0x1)
#define MSK_SYSTEM_0x20_FFT_MEM_SD                              (0x1 << SFT_SYSTEM_0x20_FFT_MEM_SD)
#define SFT_SYSTEM_0x20_SBC_MEM_SD                              (1)
#define MAX_SYSTEM_0x20_SBC_MEM_SD                              (0x1)
#define MSK_SYSTEM_0x20_SBC_MEM_SD                              (0x1 << SFT_SYSTEM_0x20_SBC_MEM_SD)
#define SFT_SYSTEM_0x20_QSPI_MEM_SD                             (2)
#define MAX_SYSTEM_0x20_QSPI_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x20_QSPI_MEM_SD                             (0x1 << SFT_SYSTEM_0x20_QSPI_MEM_SD)
#define SFT_SYSTEM_0x20_USB0_MEM_SD                             (3)
#define MAX_SYSTEM_0x20_USB0_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x20_USB0_MEM_SD                             (0x1 << SFT_SYSTEM_0x20_USB0_MEM_SD)
#define SFT_SYSTEM_0x20_USB1_MEM_SD                             (4)
#define MAX_SYSTEM_0x20_USB1_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x20_USB1_MEM_SD                             (0x1 << SFT_SYSTEM_0x20_USB1_MEM_SD)
#define SFT_SYSTEM_0x20_BK24_MEM_SD                             (5)
#define MAX_SYSTEM_0x20_BK24_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x20_BK24_MEM_SD                             (0x1 << SFT_SYSTEM_0x20_BK24_MEM_SD)
#define SFT_SYSTEM_0x20_FLS_MEM_SD                              (7)
#define MAX_SYSTEM_0x20_FLS_MEM_SD                              (0x1)
#define MSK_SYSTEM_0x20_FLS_MEM_SD                              (0x1 << SFT_SYSTEM_0x20_FLS_MEM_SD)
#define SFT_SYSTEM_0x20_AHBMEM_MEM_SD                           (8)
#define MAX_SYSTEM_0x20_AHBMEM_MEM_SD                           (0x3)
#define MSK_SYSTEM_0x20_AHBMEM_MEM_SD                           (0x3 << SFT_SYSTEM_0x20_AHBMEM_MEM_SD)
#define SFT_SYSTEM_0x20_AHBMEM_LS_BPS                           (10)
#define MAX_SYSTEM_0x20_AHBMEM_LS_BPS                           (0x3)
#define MSK_SYSTEM_0x20_AHBMEM_LS_BPS                           (0x3 << SFT_SYSTEM_0x20_AHBMEM_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_DCTAG_LS_BPS                       (12)
#define MAX_SYSTEM_0x20_BA22_DCTAG_LS_BPS                       (0x1)
#define MSK_SYSTEM_0x20_BA22_DCTAG_LS_BPS                       (0x1 << SFT_SYSTEM_0x20_BA22_DCTAG_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_DCTAG_DS                           (13)
#define MAX_SYSTEM_0x20_BA22_DCTAG_DS                           (0x1)
#define MSK_SYSTEM_0x20_BA22_DCTAG_DS                           (0x1 << SFT_SYSTEM_0x20_BA22_DCTAG_DS)
#define SFT_SYSTEM_0x20_BA22_DCDAT_LS_BPS                       (14)
#define MAX_SYSTEM_0x20_BA22_DCDAT_LS_BPS                       (0x1)
#define MSK_SYSTEM_0x20_BA22_DCDAT_LS_BPS                       (0x1 << SFT_SYSTEM_0x20_BA22_DCDAT_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_DCDAT_DS                           (15)
#define MAX_SYSTEM_0x20_BA22_DCDAT_DS                           (0x1)
#define MSK_SYSTEM_0x20_BA22_DCDAT_DS                           (0x1 << SFT_SYSTEM_0x20_BA22_DCDAT_DS)
#define SFT_SYSTEM_0x20_BA22_ICTAG_LS_BPS                       (16)
#define MAX_SYSTEM_0x20_BA22_ICTAG_LS_BPS                       (0x1)
#define MSK_SYSTEM_0x20_BA22_ICTAG_LS_BPS                       (0x1 << SFT_SYSTEM_0x20_BA22_ICTAG_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_ICTAG_DS                           (17)
#define MAX_SYSTEM_0x20_BA22_ICTAG_DS                           (0x1)
#define MSK_SYSTEM_0x20_BA22_ICTAG_DS                           (0x1 << SFT_SYSTEM_0x20_BA22_ICTAG_DS)
#define SFT_SYSTEM_0x20_BA22_ICDAT_LS_BPS                       (18)
#define MAX_SYSTEM_0x20_BA22_ICDAT_LS_BPS                       (0x1)
#define MSK_SYSTEM_0x20_BA22_ICDAT_LS_BPS                       (0x1 << SFT_SYSTEM_0x20_BA22_ICDAT_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_ICDAT_DS                           (19)
#define MAX_SYSTEM_0x20_BA22_ICDAT_DS                           (0x1)
#define MSK_SYSTEM_0x20_BA22_ICDAT_DS                           (0x1 << SFT_SYSTEM_0x20_BA22_ICDAT_DS)
#define SFT_SYSTEM_0x20_BA22_DRAM_LS_BPS                        (20)
#define MAX_SYSTEM_0x20_BA22_DRAM_LS_BPS                        (0x3)
#define MSK_SYSTEM_0x20_BA22_DRAM_LS_BPS                        (0x3 << SFT_SYSTEM_0x20_BA22_DRAM_LS_BPS)
#define SFT_SYSTEM_0x20_BA22_DRAM_DS                            (22)
#define MAX_SYSTEM_0x20_BA22_DRAM_DS                            (0x3)
#define MSK_SYSTEM_0x20_BA22_DRAM_DS                            (0x3 << SFT_SYSTEM_0x20_BA22_DRAM_DS)
#define SFT_SYSTEM_0x20_BA22_DRAM_SD                            (24)
#define MAX_SYSTEM_0x20_BA22_DRAM_SD                            (0x1)
#define MSK_SYSTEM_0x20_BA22_DRAM_SD                            (0x1 << SFT_SYSTEM_0x20_BA22_DRAM_SD)
#define REG_SYSTEM_0x21                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x21 * 4))
#define SFT_SYSTEM_0x21_UART0_MEM_SD                            (0)
#define MAX_SYSTEM_0x21_UART0_MEM_SD                            (0x1)
#define MSK_SYSTEM_0x21_UART0_MEM_SD                            (0x1 << SFT_SYSTEM_0x21_UART0_MEM_SD)
#define SFT_SYSTEM_0x21_UART1_MEM_SD                            (1)
#define MAX_SYSTEM_0x21_UART1_MEM_SD                            (0x1)
#define MSK_SYSTEM_0x21_UART1_MEM_SD                            (0x1 << SFT_SYSTEM_0x21_UART1_MEM_SD)
#define SFT_SYSTEM_0x21_UART2_MEM_SD                            (2)
#define MAX_SYSTEM_0x21_UART2_MEM_SD                            (0x1)
#define MSK_SYSTEM_0x21_UART2_MEM_SD                            (0x1 << SFT_SYSTEM_0x21_UART2_MEM_SD)
#define SFT_SYSTEM_0x21_SPI0_MEM_SD                             (3)
#define MAX_SYSTEM_0x21_SPI0_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_SPI0_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_SPI0_MEM_SD)
#define SFT_SYSTEM_0x21_SPI1_MEM_SD                             (4)
#define MAX_SYSTEM_0x21_SPI1_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_SPI1_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_SPI1_MEM_SD)
#define SFT_SYSTEM_0x21_SPI2_MEM_SD                             (5)
#define MAX_SYSTEM_0x21_SPI2_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_SPI2_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_SPI2_MEM_SD)
#define SFT_SYSTEM_0x21_I2S0_MEM_SD                             (6)
#define MAX_SYSTEM_0x21_I2S0_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_I2S0_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_I2S0_MEM_SD)
#define SFT_SYSTEM_0x21_SDIO_MEM_SD                             (7)
#define MAX_SYSTEM_0x21_SDIO_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_SDIO_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_SDIO_MEM_SD)
#define SFT_SYSTEM_0x21_CEVA_MEM_SD                             (8)
#define MAX_SYSTEM_0x21_CEVA_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_CEVA_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_CEVA_MEM_SD)
#define SFT_SYSTEM_0x21_SPDIF_MEM_SD                            (9)
#define MAX_SYSTEM_0x21_SPDIF_MEM_SD                            (0x1)
#define MSK_SYSTEM_0x21_SPDIF_MEM_SD                            (0x1 << SFT_SYSTEM_0x21_SPDIF_MEM_SD)
#define SFT_SYSTEM_0x21_I2S1_MEM_SD                             (10)
#define MAX_SYSTEM_0x21_I2S1_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_I2S1_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_I2S1_MEM_SD)
#define SFT_SYSTEM_0x21_I2S2_MEM_SD                             (11)
#define MAX_SYSTEM_0x21_I2S2_MEM_SD                             (0x1)
#define MSK_SYSTEM_0x21_I2S2_MEM_SD                             (0x1 << SFT_SYSTEM_0x21_I2S2_MEM_SD)
#define SFT_SYSTEM_0x21_CEC_MEM_SD                              (12)
#define MAX_SYSTEM_0x21_CEC_MEM_SD                              (0x1)
#define MSK_SYSTEM_0x21_CEC_MEM_SD                              (0x1 << SFT_SYSTEM_0x21_CEC_MEM_SD)
#define SFT_SYSTEM_0x21_ANC_MEM_SD                              (13)
#define MAX_SYSTEM_0x21_ANC_MEM_SD                              (0x1)
#define MSK_SYSTEM_0x21_ANC_MEM_SD                              (0x1 << SFT_SYSTEM_0x21_ANC_MEM_SD)
#define REG_SYSTEM_0x28                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x28 * 4))
#define SFT_SYSTEM_0x28_GPIO_DIAG_MUX0                          (0)
#define MAX_SYSTEM_0x28_GPIO_DIAG_MUX0                          (0x3F)
#define MSK_SYSTEM_0x28_GPIO_DIAG_MUX0                          (0x3F << SFT_SYSTEM_0x28_GPIO_DIAG_MUX0)
#define SFT_SYSTEM_0x28_GPIO_DIAG_MUX1                          (6)
#define MAX_SYSTEM_0x28_GPIO_DIAG_MUX1                          (0x3F)
#define MSK_SYSTEM_0x28_GPIO_DIAG_MUX1                          (0x3F << SFT_SYSTEM_0x28_GPIO_DIAG_MUX1)
#define SFT_SYSTEM_0x28_GPIO_DIAG_MUX2                          (12)
#define MAX_SYSTEM_0x28_GPIO_DIAG_MUX2                          (0x3F)
#define MSK_SYSTEM_0x28_GPIO_DIAG_MUX2                          (0x3F << SFT_SYSTEM_0x28_GPIO_DIAG_MUX2)
#define SFT_SYSTEM_0x28_GPIO_DIAG_MUX3                          (18)
#define MAX_SYSTEM_0x28_GPIO_DIAG_MUX3                          (0x3F)
#define MSK_SYSTEM_0x28_GPIO_DIAG_MUX3                          (0x3F << SFT_SYSTEM_0x28_GPIO_DIAG_MUX3)
#define SFT_SYSTEM_0x28_GPIO_DIAG_MUX4                          (24)
#define MAX_SYSTEM_0x28_GPIO_DIAG_MUX4                          (0x3F)
#define MSK_SYSTEM_0x28_GPIO_DIAG_MUX4                          (0x3F << SFT_SYSTEM_0x28_GPIO_DIAG_MUX4)
#define REG_SYSTEM_0x29                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x29 * 4))
#define SFT_SYSTEM_0x29_GPIO_DIAG_MUX5                          (0)
#define MAX_SYSTEM_0x29_GPIO_DIAG_MUX5                          (0x3F)
#define MSK_SYSTEM_0x29_GPIO_DIAG_MUX5                          (0x3F << SFT_SYSTEM_0x29_GPIO_DIAG_MUX5)
#define REG_SYSTEM_0x30                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x30 * 4))
#define SYSTEM_0x31
#define REG_SYSTEM_0x31                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x31 * 4))
#define SFT_SYSTEM_0x31_CHARGE_CON_VOL                          (19)
#define MAX_SYSTEM_0x31_CHARGE_CON_VOL                          (1)
#define MSK_SYSTEM_0x31_CHARGE_CON_VOL                          (1 << SFT_SYSTEM_0x31_CHARGE_CON_VOL)
#define SFT_SYSTEM_0x31_CHARGE_FULL                             (21)
#define MAX_SYSTEM_0x31_CHARGE_FULL                             (1)
#define MSK_SYSTEM_0x31_CHARGE_FULL                             (1 << SFT_SYSTEM_0x31_CHARGE_FULL)
#define SYSTEM_0x32
#define REG_SYSTEM_0x32                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x32 * 4))
#define SFT_SYSTEM_0x32_USB_PLUG_IN                             (10)
#define MAX_SYSTEM_0x32_USB_PLUG_IN                             (1)
#define MSK_SYSTEM_0x32_USB_PLUG_IN                             (1 << SFT_SYSTEM_0x32_USB_PLUG_IN)
#define REG_SYSTEM_0x33                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x33 * 4))
#define REG_SYSTEM_0x34                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x34 * 4))
#define SFT_SYSTEM_0x34_INT_TOUCH                               (0)
#define MAX_SYSTEM_0x34_INT_TOUCH                               (0xFFFF)
#define MSK_SYSTEM_0x34_INT_TOUCH                               (0xFFFF << SFT_SYSTEM_0x34_INT_TOUCH)
#define REG_SYSTEM_0x35                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x35 * 4))
#define SFT_SYSTEM_0x35_DSP_HALT_ACK                            (2)
#define MAX_SYSTEM_0x35_DSP_HALT_ACK                            (0x1)
#define MSK_SYSTEM_0x35_DSP_HALT_ACK                            (0x1 << SFT_SYSTEM_0x35_DSP_HALT_ACK)
#define SFT_SYSTEM_0x35_CPU_CLK_HALT                            (1)
#define MAX_SYSTEM_0x35_CPU_CLK_HALT                            (0x1)
#define MSK_SYSTEM_0x35_CPU_CLK_HALT                            (0x1 << SFT_SYSTEM_0x35_CPU_CLK_HALT)
#define SFT_SYSTEM_0x35_BOOT_SEL                                (0)
#define MAX_SYSTEM_0x35_BOOT_SEL                                (0x1)
#define MSK_SYSTEM_0x35_BOOT_SEL                                (0x1 << SFT_SYSTEM_0x35_BOOT_SEL)
#define REG_SYSTEM_0x36                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x36 * 4))
#define REG_SYSTEM_0x37                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x37 * 4))
#define SYSTEM_0x40
#define REG_SYSTEM_0x40                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x40 * 4))
#define SFT_SYSTEM_0x40_SMALL_CURRENT                           (6)
#define MAX_SYSTEM_0x40_SMALL_CURRENT                           (1)
#define MSK_SYSTEM_0x40_SMALL_CURRENT                           (1 << SFT_SYSTEM_0x40_SMALL_CURRENT)
#define REG_SYSTEM_0x41                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x41 * 4))
#define REG_SYSTEM_0x42                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x42 * 4))
#define SYSTEM_0x43
#define REG_SYSTEM_0x43                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x43 * 4))
#define SFT_SYSTEM_0x43_CHARGE_CURRENT                          (9)
#define MAX_SYSTEM_0x43_CHARGE_CURRENT                          (0x1F)
#define MSK_SYSTEM_0x43_CHARGE_CURRENT                          (0x1F << SFT_SYSTEM_0x43_CHARGE_CURRENT)

#define SFT_SYSTEM_0x43_CHARGE_END_CTRL                         (8)
#define MAX_SYSTEM_0x43_CHARGE_END_CTRL                         (0x1)
#define MSK_SYSTEM_0x43_CHARGE_END_CTRL                         (0x1 << SFT_SYSTEM_0x43_CHARGE_END_CTRL)

#define SFT_SYSTEM_0x43_VLCF                                    (0)
#define MAX_SYSTEM_0x43_VLCF                                    (0x7F)
#define MSK_SYSTEM_0x43_VLCF                                    (0x7F << SFT_SYSTEM_0x43_VLCF)

#define SYSTEM_0x44
#define REG_SYSTEM_0x44                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x44 * 4))
#define SFT_SYSTEM_0x44_USB_DETECT_EN                           (8)
#define MAX_SYSTEM_0x44_USB_DETECT_EN                           (1)
#define MSK_SYSTEM_0x44_USB_DETECT_EN                           (1 << SFT_SYSTEM_0x44_USB_DETECT_EN)
#define SFT_SYSTEM_0x44_EXT_CHARGE                              (9)
#define MAX_SYSTEM_0x44_EXT_CHARGE                              (1)
#define MSK_SYSTEM_0x44_EXT_CHARGE                              (1 << SFT_SYSTEM_0x44_EXT_CHARGE)
#define SFT_SYSTEM_0x44_CHARGE_ENABLE                           (10)
#define MAX_SYSTEM_0x44_CHARGE_ENABLE                           (1)
#define MSK_SYSTEM_0x44_CHARGE_ENABLE                           (1 << SFT_SYSTEM_0x44_CHARGE_ENABLE)
#define SFT_SYSTEM_0x44_VCV                                     (20)
#define MAX_SYSTEM_0x44_VCV                                     (0x1f)
#define MSK_SYSTEM_0x44_VCV                                     (0x1f << SFT_SYSTEM_0x44_VCV)

#define REG_SYSTEM_0x45                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x45 * 4))
#define REG_SYSTEM_0x46                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x46 * 4))
#define REG_SYSTEM_0x47                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x47 * 4))
#define REG_SYSTEM_0x48                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x48 * 4))
#define REG_SYSTEM_0x49                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x49 * 4))
#define REG_SYSTEM_0x4A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4A * 4))
#define REG_SYSTEM_0x4B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4B * 4))
#define REG_SYSTEM_0x4C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4C * 4))
#define REG_SYSTEM_0x4D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4D * 4))
#define REG_SYSTEM_0x4E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4E * 4))
#define REG_SYSTEM_0x4F                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4F * 4))
#define REG_SYSTEM_0x50                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x50 * 4))
#define REG_SYSTEM_0x51                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x51 * 4))
#define REG_SYSTEM_0x52                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x52 * 4))
#define REG_SYSTEM_0x53                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x53 * 4))
#define REG_SYSTEM_0x54                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x54 * 4))
#define REG_SYSTEM_0x55                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x55 * 4))
#define REG_SYSTEM_0x56                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x56 * 4))
#define REG_SYSTEM_0x57                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x57 * 4))
#define REG_SYSTEM_0x58                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x58 * 4))
#define REG_SYSTEM_0x59                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x59 * 4))
#define SFT_SYSTEM_0x59_ICP                                     (4)
#define MAX_SYSTEM_0x59_ICP                                     (0x1F)
#define MSK_SYSTEM_0x59_ICP                                     (0x1F << SFT_SYSTEM_0x59_ICP)



#define REG_SYSTEM_0x5A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5A * 4))
#define SFT_SYSTEM_0x5A_SMALL_CURRENT                           (2)
#define MAX_SYSTEM_0x5A_SMALL_CURRENT                           (1)
#define MSK_SYSTEM_0x5A_SMALL_CURRENT                           (1 << SFT_SYSTEM_0x5A_SMALL_CURRENT)



#define REG_SYSTEM_0x5B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5B * 4))
#define REG_SYSTEM_0x5C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5C * 4))
#define REG_SYSTEM_0x5D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5D * 4))
#define REG_SYSTEM_0x5E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5E * 4))
#define REG_SYSTEM_0x5F                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x5F * 4))

#define MDU_PMU_BASE_ADDR                                       0x01000800
#define REG_PMU_0x00                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x00 * 4))

#define SFT_PMU_0x00_VUSB_1V_LVL                               (13)
#define MAX_PMU_0x00_VUSB_1V_LVL                               (0x1)
#define MSK_PMU_0x00_VUSB_1V_LVL                               (0x1 << SFT_PMU_0x00_VUSB_1V_LVL)
#define SFT_PMU_0x00_VUSB_2V_LVL                               (12)
#define MAX_PMU_0x00_VUSB_2V_LVL                               (0x1)
#define MSK_PMU_0x00_VUSB_2V_LVL                               (0x1 << SFT_PMU_0x00_VUSB_2V_LVL)
#define SFT_PMU_0x00_VUSB_4V_LVL                               (11)
#define MAX_PMU_0x00_VUSB_4V_LVL                               (0x1)
#define MSK_PMU_0x00_VUSB_4V_LVL                               (0x1 << SFT_PMU_0x00_VUSB_4V_LVL)


#define SFT_PMU_0x00_VUSB_1V_INTR                               (10)
#define MAX_PMU_0x00_VUSB_1V_INTR                               (0x1)
#define MSK_PMU_0x00_VUSB_1V_INTR                               (0x1 << SFT_PMU_0x00_VUSB_1V_INTR)
#define SFT_PMU_0x00_VUSB_2V_INTR                               (9)
#define MAX_PMU_0x00_VUSB_2V_INTR                               (0x1)
#define MSK_PMU_0x00_VUSB_2V_INTR                               (0x1 << SFT_PMU_0x00_VUSB_2V_INTR)
#define SFT_PMU_0x00_VUSB_4V_INTR                               (8)
#define MAX_PMU_0x00_VUSB_4V_INTR                               (0x1)
#define MSK_PMU_0x00_VUSB_4V_INTR                               (0x1 << SFT_PMU_0x00_VUSB_4V_INTR)

#define SFT_PMU_0x00_LPO_CLK_SEL                                (6)
#define MAX_PMU_0x00_LPO_CLK_SEL                                (0x3)
#define MSK_PMU_0x00_LPO_CLK_SEL                                (0x3 << SFT_PMU_0x00_LPO_CLK_SEL)


#define SFT_PMU_0x00_OSC_EN_ENABLE                              (5)
#define MAX_PMU_0x00_OSC_EN_ENABLE                              (0x1)
#define MSK_PMU_0x00_OSC_EN_ENABLE                              (0x1 << SFT_PMU_0x00_OSC_EN_ENABLE)
#define SFT_PMU_0x00_WDT_ANA_PMT                                (4)
#define MAX_PMU_0x00_WDT_ANA_PMT                                (0x1)
#define MSK_PMU_0x00_WDT_ANA_PMT                                (0x1 << SFT_PMU_0x00_WDT_ANA_PMT)
#define SFT_PMU_0x00_WDT_DIG_PMT                                (3)
#define MAX_PMU_0x00_WDT_DIG_PMT                                (0x1)
#define MSK_PMU_0x00_WDT_DIG_PMT                                (0x1 << SFT_PMU_0x00_WDT_DIG_PMT)
#define SFT_PMU_0x00_WDT_SPI_PMT                                (2)
#define MAX_PMU_0x00_WDT_SPI_PMT                                (0x1)
#define MSK_PMU_0x00_WDT_SPI_PMT                                (0x1 << SFT_PMU_0x00_WDT_SPI_PMT)
#define SFT_PMU_0x00_MCHK_BPS                                   (1)
#define MAX_PMU_0x00_MCHK_BPS                                   (0x1)
#define MSK_PMU_0x00_MCHK_BPS                                   (0x1 << SFT_PMU_0x00_MCHK_BPS)
#define REG_PMU_0x01                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x01 * 4))

#define SFT_PMU_0x01_PLUGIN                                     (0)
#define MAX_PMU_0x01_PLUGIN                                     (0x1)
#define MSK_PMU_0x01_PLUGIN                                     (0x1 << SFT_PMU_0x01_PLUGIN)
#define SFT_PMU_0x01_CHARGE_FULL                                (1)
#define MAX_PMU_0x01_CHARGE_FULL                                (0x1)
#define MSK_PMU_0x01_CHARGE_FULL                                (0x1 << SFT_PMU_0x01_CHARGE_FULL)



#define REG_PMU_0x02                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x02 * 4))
#define SFT_PMU_0x02_SLEEPWK_EN_CEVA                            (19)
#define MAX_PMU_0x02_SLEEPWK_EN_CEVA                            (0x1)
#define MSK_PMU_0x02_SLEEPWK_EN_CEVA                            (0x1 << SFT_PMU_0x02_SLEEPWK_EN_CEVA)
#define SFT_PMU_0x02_SLEEPWK_EN_RW                              (18)
#define MAX_PMU_0x02_SLEEPWK_EN_RW                              (0x1)
#define MSK_PMU_0x02_SLEEPWK_EN_RW                              (0x1 << SFT_PMU_0x02_SLEEPWK_EN_RW)
#define SFT_PMU_0x02_DPSLP_SLP_SEL                              (16)
#define MAX_PMU_0x02_DPSLP_SLP_SEL                              (0x3)
#define MSK_PMU_0x02_DPSLP_SLP_SEL                              (0x3 << SFT_PMU_0x02_DPSLP_SLP_SEL)
#define SFT_PMU_0x02_DEEP_WAKEN                                 (0)
#define MAX_PMU_0x02_DEEP_WAKEN                                 (0xFF)
#define MSK_PMU_0x02_DEEP_WAKEN                                 (0xFF << SFT_PMU_0x02_DEEP_WAKEN)
#define REG_PMU_0x03                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x03 * 4))
#define SFT_PMU_0x03_RTC_TICK_INT                               (24)
#define MAX_PMU_0x03_RTC_TICK_INT                               (0x1)
#define MSK_PMU_0x03_RTC_TICK_INT                               (0x1 << SFT_PMU_0x03_RTC_TICK_INT)
#define SFT_PMU_0x03_RTC_AON_INT                                (23)
#define MAX_PMU_0x03_RTC_AON_INT                                (0x1)
#define MSK_PMU_0x03_RTC_AON_INT                                (0x1 << SFT_PMU_0x03_RTC_AON_INT)
#define SFT_PMU_0x03_RTC_TICK_INT_EN                            (22)
#define MAX_PMU_0x03_RTC_TICK_INT_EN                            (0x1)
#define MSK_PMU_0x03_RTC_TICK_INT_EN                            (0x1 << SFT_PMU_0x03_RTC_TICK_INT_EN)
#define SFT_PMU_0x03_RTC_AON_INT_EN                             (21)
#define MAX_PMU_0x03_RTC_AON_INT_EN                             (0x1)
#define MSK_PMU_0x03_RTC_AON_INT_EN                             (0x1 << SFT_PMU_0x03_RTC_AON_INT_EN)
#define SFT_PMU_0x03_RTC_CNT_STOP                               (20)
#define MAX_PMU_0x03_RTC_CNT_STOP                               (0x1)
#define MSK_PMU_0x03_RTC_CNT_STOP                               (0x1 << SFT_PMU_0x03_RTC_CNT_STOP)
#define SFT_PMU_0x03_RTC_CNT_RESET                              (19)
#define MAX_PMU_0x03_RTC_CNT_RESET                              (0x1)
#define MSK_PMU_0x03_RTC_CNT_RESET                              (0x1 << SFT_PMU_0x03_RTC_CNT_RESET)
#define SFT_PMU_0x03_PWR_CTRL_SEL                               (11)
#define MAX_PMU_0x03_PWR_CTRL_SEL                               (0xFF)
#define MSK_PMU_0x03_PWR_CTRL_SEL                               (0xFF << SFT_PMU_0x03_PWR_CTRL_SEL)
#define REG_PMU_0x04                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x04 * 4))
#define REG_PMU_0x05                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x05 * 4))
#define REG_PMU_0x06                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x06 * 4))
#define SFT_PMU_0x06_FLSHSCK_IOCAP                              (0)
#define MAX_PMU_0x06_FLSHSCK_IOCAP                              (0x3)
#define MSK_PMU_0x06_FLSHSCK_IOCAP                              (0x3 << SFT_PMU_0x06_FLSHSCK_IOCAP)
#define REG_PMU_0x07                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x07 * 4))
#define REG_PMU_0x08                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x08 * 4))
#define REG_PMU_0x09                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x09 * 4))
#define REG_PMU_0x0A                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x0A * 4))
#define REG_PMU_0x0D                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x0D * 4))
#define REG_PMU_0x0E                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x0E * 4))
#define REG_PMU_0x0F                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x0F * 4))
#define REG_PMU_0x10                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x10 * 4))
#define REG_PMU_0x11                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x11 * 4))

#define MDU_LCD_BASE_ADDR                                       0x01000A00
#define REG_LCD_0x00                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x00 * 4))
#define REG_LCD_0x01                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x01 * 4))
#define REG_LCD_0x02                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x02 * 4))
#define REG_LCD_0x03                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x03 * 4))
#define REG_LCD_0x04                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x04 * 4))
#define REG_LCD_0x05                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x05 * 4))
#define REG_LCD_0x06                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x06 * 4))
#define REG_LCD_0x07                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x07 * 4))
#define REG_LCD_0x08                                            (*(volatile unsigned long*)(MDU_LCD_BASE_ADDR + 0x08 * 4))

#define MDU_GPIO_BASE_ADDR                                      0x01000C00
#define REG_GPIO_0x00                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x00 * 4))
#define SFT_GPIO_0x00_CONFIG                                    (0)
#define MAX_GPIO_0x00_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x00_CONFIG                                    (0x3FF << SFT_GPIO_0x00_CONFIG)
#define SFT_GPIO_0x00_INPUT                                     (0)
#define MAX_GPIO_0x00_INPUT                                     (0x1)
#define MSK_GPIO_0x00_INPUT                                     (0x1 << SFT_GPIO_0x00_INPUT)
#define SFT_GPIO_0x00_OUTPUT                                    (1)
#define MAX_GPIO_0x00_OUTPUT                                    (0x1)
#define MSK_GPIO_0x00_OUTPUT                                    (0x1 << SFT_GPIO_0x00_OUTPUT)
#define SFT_GPIO_0x00_INPUT_ENA                                 (2)
#define MAX_GPIO_0x00_INPUT_ENA                                 (0x1)
#define MSK_GPIO_0x00_INPUT_ENA                                 (0x1 << SFT_GPIO_0x00_INPUT_ENA)
#define SFT_GPIO_0x00_OUTPUT_ENA                                (3)
#define MAX_GPIO_0x00_OUTPUT_ENA                                (0x1)
#define MSK_GPIO_0x00_OUTPUT_ENA                                (0x1 << SFT_GPIO_0x00_OUTPUT_ENA)
#define SFT_GPIO_0x00_PULL_MODE                                 (4)
#define MAX_GPIO_0x00_PULL_MODE                                 (0x1)
#define MSK_GPIO_0x00_PULL_MODE                                 (0x1 << SFT_GPIO_0x00_PULL_MODE)
#define SFT_GPIO_0x00_PULL_ENA                                  (5)
#define MAX_GPIO_0x00_PULL_ENA                                  (0x1)
#define MSK_GPIO_0x00_PULL_ENA                                  (0x1 << SFT_GPIO_0x00_PULL_ENA)
#define SFT_GPIO_0x00_FUN_ENA                                   (6)
#define MAX_GPIO_0x00_FUN_ENA                                   (0x1)
#define MSK_GPIO_0x00_FUN_ENA                                   (0x1 << SFT_GPIO_0x00_FUN_ENA)
#define SFT_GPIO_0x00_INPUT_MONITOR                             (7)
#define MAX_GPIO_0x00_INPUT_MONITOR                             (0x1)
#define MSK_GPIO_0x00_INPUT_MONITOR                             (0x1 << SFT_GPIO_0x00_INPUT_MONITOR)
#define SFT_GPIO_0x00_CAPACITY                                  (8)
#define MAX_GPIO_0x00_CAPACITY                                  (0x3)
#define MSK_GPIO_0x00_CAPACITY                                  (0x3 << SFT_GPIO_0x00_CAPACITY)
#define REG_GPIO_0x01                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x01 * 4))
#define SFT_GPIO_0x01_CONFIG                                    (0)
#define MAX_GPIO_0x01_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x01_CONFIG                                    (0x3FF << SFT_GPIO_0x01_CONFIG)
#define REG_GPIO_0x02                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x02 * 4))
#define SFT_GPIO_0x02_CONFIG                                    (0)
#define MAX_GPIO_0x02_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x02_CONFIG                                    (0x3FF << SFT_GPIO_0x02_CONFIG)
#define REG_GPIO_0x03                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x03 * 4))
#define SFT_GPIO_0x03_CONFIG                                    (0)
#define MAX_GPIO_0x03_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x03_CONFIG                                    (0x3FF << SFT_GPIO_0x03_CONFIG)
#define REG_GPIO_0x04                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x04 * 4))
#define SFT_GPIO_0x04_CONFIG                                    (0)
#define MAX_GPIO_0x04_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x04_CONFIG                                    (0x3FF << SFT_GPIO_0x04_CONFIG)
#define REG_GPIO_0x05                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x05 * 4))
#define SFT_GPIO_0x05_CONFIG                                    (0)
#define MAX_GPIO_0x05_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x05_CONFIG                                    (0x3FF << SFT_GPIO_0x05_CONFIG)
#define REG_GPIO_0x06                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x06 * 4))
#define SFT_GPIO_0x06_CONFIG                                    (0)
#define MAX_GPIO_0x06_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x06_CONFIG                                    (0x3FF << SFT_GPIO_0x06_CONFIG)
#define REG_GPIO_0x07                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x07 * 4))
#define SFT_GPIO_0x07_CONFIG                                    (0)
#define MAX_GPIO_0x07_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x07_CONFIG                                    (0x3FF << SFT_GPIO_0x07_CONFIG)
#define REG_GPIO_0x08                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x08 * 4))
#define SFT_GPIO_0x08_CONFIG                                    (0)
#define MAX_GPIO_0x08_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x08_CONFIG                                    (0x3FF << SFT_GPIO_0x08_CONFIG)
#define REG_GPIO_0x09                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x09 * 4))
#define SFT_GPIO_0x09_CONFIG                                    (0)
#define MAX_GPIO_0x09_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x09_CONFIG                                    (0x3FF << SFT_GPIO_0x09_CONFIG)
#define REG_GPIO_0x0A                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0A * 4))
#define SFT_GPIO_0x0A_CONFIG                                    (0)
#define MAX_GPIO_0x0A_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0A_CONFIG                                    (0x3FF << SFT_GPIO_0x0A_CONFIG)
#define REG_GPIO_0x0B                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0B * 4))
#define SFT_GPIO_0x0B_CONFIG                                    (0)
#define MAX_GPIO_0x0B_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0B_CONFIG                                    (0x3FF << SFT_GPIO_0x0B_CONFIG)
#define REG_GPIO_0x0C                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0C * 4))
#define SFT_GPIO_0x0C_CONFIG                                    (0)
#define MAX_GPIO_0x0C_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0C_CONFIG                                    (0x3FF << SFT_GPIO_0x0C_CONFIG)
#define REG_GPIO_0x0D                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0D * 4))
#define SFT_GPIO_0x0D_CONFIG                                    (0)
#define MAX_GPIO_0x0D_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0D_CONFIG                                    (0x3FF << SFT_GPIO_0x0D_CONFIG)
#define REG_GPIO_0x0E                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0E * 4))
#define SFT_GPIO_0x0E_CONFIG                                    (0)
#define MAX_GPIO_0x0E_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0E_CONFIG                                    (0x3FF << SFT_GPIO_0x0E_CONFIG)
#define REG_GPIO_0x0F                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0F * 4))
#define SFT_GPIO_0x0F_CONFIG                                    (0)
#define MAX_GPIO_0x0F_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0F_CONFIG                                    (0x3FF << SFT_GPIO_0x0F_CONFIG)
#define REG_GPIO_0x10                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x10 * 4))
#define SFT_GPIO_0x10_CONFIG                                    (0)
#define MAX_GPIO_0x10_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x10_CONFIG                                    (0x3FF << SFT_GPIO_0x10_CONFIG)
#define REG_GPIO_0x11                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x11 * 4))
#define SFT_GPIO_0x11_CONFIG                                    (0)
#define MAX_GPIO_0x11_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x11_CONFIG                                    (0x3FF << SFT_GPIO_0x11_CONFIG)
#define REG_GPIO_0x12                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x12 * 4))
#define SFT_GPIO_0x12_CONFIG                                    (0)
#define MAX_GPIO_0x12_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x12_CONFIG                                    (0x3FF << SFT_GPIO_0x12_CONFIG)
#define REG_GPIO_0x13                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x13 * 4))
#define SFT_GPIO_0x13_CONFIG                                    (0)
#define MAX_GPIO_0x13_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x13_CONFIG                                    (0x3FF << SFT_GPIO_0x13_CONFIG)
#define REG_GPIO_0x14                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x14 * 4))
#define SFT_GPIO_0x14_CONFIG                                    (0)
#define MAX_GPIO_0x14_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x14_CONFIG                                    (0x3FF << SFT_GPIO_0x14_CONFIG)
#define REG_GPIO_0x15                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x15 * 4))
#define SFT_GPIO_0x15_CONFIG                                    (0)
#define MAX_GPIO_0x15_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x15_CONFIG                                    (0x3FF << SFT_GPIO_0x15_CONFIG)
#define REG_GPIO_0x16                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x16 * 4))
#define SFT_GPIO_0x16_CONFIG                                    (0)
#define MAX_GPIO_0x16_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x16_CONFIG                                    (0x3FF << SFT_GPIO_0x16_CONFIG)
#define REG_GPIO_0x17                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x17 * 4))
#define SFT_GPIO_0x17_CONFIG                                    (0)
#define MAX_GPIO_0x17_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x17_CONFIG                                    (0x3FF << SFT_GPIO_0x17_CONFIG)
#define REG_GPIO_0x18                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x18 * 4))
#define SFT_GPIO_0x18_CONFIG                                    (0)
#define MAX_GPIO_0x18_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x18_CONFIG                                    (0x3FF << SFT_GPIO_0x18_CONFIG)
#define REG_GPIO_0x19                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x19 * 4))
#define SFT_GPIO_0x19_CONFIG                                    (0)
#define MAX_GPIO_0x19_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x19_CONFIG                                    (0x3FF << SFT_GPIO_0x19_CONFIG)
#define REG_GPIO_0x1A                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1A * 4))
#define SFT_GPIO_0x1A_CONFIG                                    (0)
#define MAX_GPIO_0x1A_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1A_CONFIG                                    (0x3FF << SFT_GPIO_0x1A_CONFIG)
#define REG_GPIO_0x1B                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1B * 4))
#define SFT_GPIO_0x1B_CONFIG                                    (0)
#define MAX_GPIO_0x1B_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1B_CONFIG                                    (0x3FF << SFT_GPIO_0x1B_CONFIG)
#define REG_GPIO_0x1C                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1C * 4))
#define SFT_GPIO_0x1C_CONFIG                                    (0)
#define MAX_GPIO_0x1C_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1C_CONFIG                                    (0x3FF << SFT_GPIO_0x1C_CONFIG)
#define REG_GPIO_0x1D                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1D * 4))
#define SFT_GPIO_0x1D_CONFIG                                    (0)
#define MAX_GPIO_0x1D_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1D_CONFIG                                    (0x3FF << SFT_GPIO_0x1D_CONFIG)
#define REG_GPIO_0x1E                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1E * 4))
#define SFT_GPIO_0x1E_CONFIG                                    (0)
#define MAX_GPIO_0x1E_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1E_CONFIG                                    (0x3FF << SFT_GPIO_0x1E_CONFIG)
#define REG_GPIO_0x1F                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1F * 4))
#define SFT_GPIO_0x1F_CONFIG                                    (0)
#define MAX_GPIO_0x1F_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1F_CONFIG                                    (0x3FF << SFT_GPIO_0x1F_CONFIG)
#define REG_GPIO_0x20                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x20 * 4))
#define SFT_GPIO_0x20_CONFIG                                    (0)
#define MAX_GPIO_0x20_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x20_CONFIG                                    (0x3FF << SFT_GPIO_0x20_CONFIG)
#define REG_GPIO_0x21                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x21 * 4))
#define SFT_GPIO_0x21_CONFIG                                    (0)
#define MAX_GPIO_0x21_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x21_CONFIG                                    (0x3FF << SFT_GPIO_0x21_CONFIG)
#define REG_GPIO_0x22                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x22 * 4))
#define SFT_GPIO_0x22_CONFIG                                    (0)
#define MAX_GPIO_0x22_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x22_CONFIG                                    (0x3FF << SFT_GPIO_0x22_CONFIG)
#define REG_GPIO_0x23                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x23 * 4))
#define SFT_GPIO_0x23_CONFIG                                    (0)
#define MAX_GPIO_0x23_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x23_CONFIG                                    (0x3FF << SFT_GPIO_0x23_CONFIG)
#define REG_GPIO_0x24                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x24 * 4))
#define SFT_GPIO_0x24_CONFIG                                    (0)
#define MAX_GPIO_0x24_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x24_CONFIG                                    (0x3FF << SFT_GPIO_0x24_CONFIG)
#define REG_GPIO_0x25                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x25 * 4))
#define SFT_GPIO_0x25_CONFIG                                    (0)
#define MAX_GPIO_0x25_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x25_CONFIG                                    (0x3FF << SFT_GPIO_0x25_CONFIG)
#define REG_GPIO_0x26                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x26 * 4))
#define SFT_GPIO_0x26_CONFIG                                    (0)
#define MAX_GPIO_0x26_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x26_CONFIG                                    (0x3FF << SFT_GPIO_0x26_CONFIG)
#define REG_GPIO_0x27                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x27 * 4))
#define SFT_GPIO_0x27_CONFIG                                    (0)
#define MAX_GPIO_0x27_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x27_CONFIG                                    (0x3FF << SFT_GPIO_0x27_CONFIG)
#define REG_GPIO_0x30                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x30 * 4))
#define REG_GPIO_0x31                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x31 * 4))
#define REG_GPIO_0x32                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x32 * 4))
#define SFT_GPIO_0x32_INT_TYPE3                                 (0)
#define MAX_GPIO_0x32_INT_TYPE3                                 (0xFFFF)
#define MSK_GPIO_0x32_INT_TYPE3                                 (0xFFFF << SFT_GPIO_0x32_INT_TYPE3)
#define REG_GPIO_0x33                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x33 * 4))
#define REG_GPIO_0x34                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x34 * 4))
#define SFT_GPIO_0x34_INT_EN2                                   (0)
#define MAX_GPIO_0x34_INT_EN2                                   (0xFF)
#define MSK_GPIO_0x34_INT_EN2                                   (0xFF << SFT_GPIO_0x34_INT_EN2)
#define REG_GPIO_0x35                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x35 * 4))
#define REG_GPIO_0x36                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x36 * 4))
#define SFT_GPIO_0x36_INTSTA2                                   (0)
#define MAX_GPIO_0x36_INTSTA2                                   (0xFF)
#define MSK_GPIO_0x36_INTSTA2                                   (0xFF << SFT_GPIO_0x36_INTSTA2)

#define MDU_SLPCLKC_BASE_ADDR                                   0x01000e00
#define REG_SLPCLKC_0x00                                        (*(volatile unsigned long*)(MDU_SLPCLKC_BASE_ADDR + 0x00 * 4))
#define SFT_SLPCLKC_0x00_DIVS_ENA_LAT                           (0)
#define MAX_SLPCLKC_0x00_DIVS_ENA_LAT                           (0x3)
#define MSK_SLPCLKC_0x00_DIVS_ENA_LAT                           (0x3 << SFT_SLPCLKC_0x00_DIVS_ENA_LAT)

#define READ_CHIPID                          (0)

#define MDU_FLASH_BASE_ADDR                                     0x01001000
#define REG_FLASH_0x00                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x00 * 4))
#define SFT_FLASH_0x00_ADDR_SW_REG                              (0)
#define MAX_FLASH_0x00_ADDR_SW_REG                              (0xFFFFFF)
#define MSK_FLASH_0x00_ADDR_SW_REG                              (0xFFFFFF << SFT_FLASH_0x00_ADDR_SW_REG)
#define SFT_FLASH_0x00_OP_TYPE_SW                               (24)
#define MAX_FLASH_0x00_OP_TYPE_SW                               (0x1F)
#define MSK_FLASH_0x00_OP_TYPE_SW                               (0x1F << SFT_FLASH_0x00_OP_TYPE_SW)
#define SFT_FLASH_0x00_OP_SW                                    (29)
#define MAX_FLASH_0x00_OP_SW                                    (0x1)
#define MSK_FLASH_0x00_OP_SW                                    (0x1 << SFT_FLASH_0x00_OP_SW)
#define SFT_FLASH_0x00_WP_VALUE                                 (30)
#define MAX_FLASH_0x00_WP_VALUE                                 (0x1)
#define MSK_FLASH_0x00_WP_VALUE                                 (0x1 << SFT_FLASH_0x00_WP_VALUE)
#define SFT_FLASH_0x00_BUSY_SW                                  (31)
#define MAX_FLASH_0x00_BUSY_SW                                  (0x1)
#define MSK_FLASH_0x00_BUSY_SW                                  (0x1 << SFT_FLASH_0x00_BUSY_SW)
#define REG_FLASH_0x01                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x01 * 4))
#define REG_FLASH_0x02                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x02 * 4))
#define REG_FLASH_0x03                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x03 * 4))
#define REG_FLASH_0x04                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x04 * 4))
#define REG_FLASH_0x05                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x05 * 4))
#define SFT_FLASH_0x05_SR_DATA_FLASH                            (0)
#define MAX_FLASH_0x05_SR_DATA_FLASH                            (0xFF)
#define MSK_FLASH_0x05_SR_DATA_FLASH                            (0xFF << SFT_FLASH_0x05_SR_DATA_FLASH)
#define SFT_FLASH_0x05_CRC_ERR_COUNTER                          (8)
#define MAX_FLASH_0x05_CRC_ERR_COUNTER                          (0xFF)
#define MSK_FLASH_0x05_CRC_ERR_COUNTER                          (0xFF << SFT_FLASH_0x05_CRC_ERR_COUNTER)
#define SFT_FLASH_0x05_DATA_FLASH_SW_SEL                        (16)
#define MAX_FLASH_0x05_DATA_FLASH_SW_SEL                        (0x7)
#define MSK_FLASH_0x05_DATA_FLASH_SW_SEL                        (0x7 << SFT_FLASH_0x05_DATA_FLASH_SW_SEL)
#define SFT_FLASH_0x05_DATA_SW_FLASH_SEL                        (19)
#define MAX_FLASH_0x05_DATA_SW_FLASH_SEL                        (0x7)
#define MSK_FLASH_0x05_DATA_SW_FLASH_SEL                        (0x7 << SFT_FLASH_0x05_DATA_SW_FLASH_SEL)
#define SFT_FLASH_0x05_M_VALUE                                  (22)
#define MAX_FLASH_0x05_M_VALUE                                  (0xFF)
#define MSK_FLASH_0x05_M_VALUE                                  (0xFF << SFT_FLASH_0x05_M_VALUE)
#define SFT_FLASH_0x05_PW_WRITE                                 (30)
#define MAX_FLASH_0x05_PW_WRITE                                 (0x1)
#define MSK_FLASH_0x05_PW_WRITE                                 (0x1 << SFT_FLASH_0x05_PW_WRITE)
#define REG_FLASH_0x06                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x06 * 4))
#define REG_FLASH_0x07                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x07 * 4))
#define SFT_FLASH_0x07_CLK_CONF                                 (0)
#define MAX_FLASH_0x07_CLK_CONF                                 (0xF)
#define MSK_FLASH_0x07_CLK_CONF                                 (0xF << SFT_FLASH_0x07_CLK_CONF)
#define SFT_FLASH_0x07_MODE_SEL                                 (4)
#define MAX_FLASH_0x07_MODE_SEL                                 (0x1F)
#define MSK_FLASH_0x07_MODE_SEL                                 (0x1F << SFT_FLASH_0x07_MODE_SEL)
#define SFT_FLASH_0x07_FWREN_FLASH_CPU                          (9)
#define MAX_FLASH_0x07_FWREN_FLASH_CPU                          (0x1)
#define MSK_FLASH_0x07_FWREN_FLASH_CPU                          (0x1 << SFT_FLASH_0x07_FWREN_FLASH_CPU)
#define SFT_FLASH_0x07_WRSR_DATA                                (10)
#define MAX_FLASH_0x07_WRSR_DATA                                (0xFFFF)
#define MSK_FLASH_0x07_WRSR_DATA                                (0xFFFF << SFT_FLASH_0x07_WRSR_DATA)
#define SFT_FLASH_0x07_CRC_EN                                   (26)
#define MAX_FLASH_0x07_CRC_EN                                   (0x1)
#define MSK_FLASH_0x07_CRC_EN                                   (0x1 << SFT_FLASH_0x07_CRC_EN)
#define REG_FLASH_0x08                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x08 * 4))
#define SFT_FLASH_0x08_DPD_FBD                                  (24)
#define MAX_FLASH_0x08_DPD_FBD                                  (0x1)
#define MSK_FLASH_0x08_DPD_FBD                                  (0x1 << SFT_FLASH_0x08_DPD_FBD)
#define SFT_FLASH_0x08_TDP_TDPDD_DELAY_CNT                      (12)
#define MAX_FLASH_0x08_TDP_TDPDD_DELAY_CNT                      (0xFFF)
#define MSK_FLASH_0x08_TDP_TDPDD_DELAY_CNT                      (0xFFF << SFT_FLASH_0x08_TDP_TDPDD_DELAY_CNT)
#define SFT_FLASH_0x08_TRES1_TRDP_DELAY_CNT                     (0)
#define MAX_FLASH_0x08_TRES1_TRDP_DELAY_CNT                     (0xFFF)
#define MSK_FLASH_0x08_TRES1_TRDP_DELAY_CNT                     (0xFFF << SFT_FLASH_0x08_TRES1_TRDP_DELAY_CNT)
#define REG_FLASH_0x09                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x09 * 4))
#define SFT_FLASH_0x09_MEM_ADDR_CLR                             (31)
#define MAX_FLASH_0x09_MEM_ADDR_CLR                             (0x1)
#define MSK_FLASH_0x09_MEM_ADDR_CLR                             (0x1 << SFT_FLASH_0x09_MEM_ADDR_CLR)
#define SFT_FLASH_0x09_MEM_DATA                                 (0)
#define MAX_FLASH_0x09_MEM_DATA                                 (0xFF)
#define MSK_FLASH_0x09_MEM_DATA                                 (0xFF << SFT_FLASH_0x09_MEM_DATA)

#define MDU_MBOX0_BASE_ADDR                                     0x01002000
#define REG_MBOX0_MAIL0                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x00 * 4))
#define REG_MBOX0_0x01                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x01 * 4))
#define REG_MBOX0_0x02                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x02 * 4))
#define REG_MBOX0_0x03                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x03 * 4))
#define REG_MBOX0_MAIL1                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x04 * 4))
#define REG_MBOX0_0x05                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x05 * 4))
#define REG_MBOX0_0x06                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x06 * 4))
#define REG_MBOX0_0x07                                          (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x07 * 4))
#define REG_MBOX0_READY                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x08 * 4))
#define SFT_MBOX0_READY_MAILBOX_READY                           (0)
#define MAX_MBOX0_READY_MAILBOX_READY                           (0x3)
#define MSK_MBOX0_READY_MAILBOX_READY                           (0x3 << SFT_MBOX0_READY_MAILBOX_READY)
#define REG_MBOX0_CLEAR                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x09 * 4))
#define SFT_MBOX0_CLEAR_MAILBOX_CLEAR                           (0)
#define MAX_MBOX0_CLEAR_MAILBOX_CLEAR                           (0x3)
#define MSK_MBOX0_CLEAR_MAILBOX_CLEAR                           (0x3 << SFT_MBOX0_CLEAR_MAILBOX_CLEAR)

#define MDU_MBOX1_BASE_ADDR                                     0x01003000
#define REG_MBOX1_MAIL0                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x00 * 4))
#define REG_MBOX1_0x01                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x01 * 4))
#define REG_MBOX1_0x02                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x02 * 4))
#define REG_MBOX1_0x03                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x03 * 4))
#define REG_MBOX1_MAIL1                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x04 * 4))
#define REG_MBOX1_0x05                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x05 * 4))
#define REG_MBOX1_0x06                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x06 * 4))
#define REG_MBOX1_0x07                                          (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x07 * 4))
#define REG_MBOX1_READY                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x08 * 4))
#define SFT_MBOX1_READY_MAILBOX_READY                           (0)
#define MAX_MBOX1_READY_MAILBOX_READY                           (0x3)
#define MSK_MBOX1_READY_MAILBOX_READY                           (0x3 << SFT_MBOX1_READY_MAILBOX_READY)
#define REG_MBOX1_CLEAR                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x09 * 4))
#define SFT_MBOX1_CLEAR_MAILBOX_CLEAR                           (0)
#define MAX_MBOX1_CLEAR_MAILBOX_CLEAR                           (0x3)
#define MSK_MBOX1_CLEAR_MAILBOX_CLEAR                           (0x3 << SFT_MBOX1_CLEAR_MAILBOX_CLEAR)

#define MDU_LA_BASE_ADDR                                        0x01004000
#define REG_LA_0x00                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x00 * 4))
#define SFT_LA_0x00_SMPLEN                                      (12)
#define MAX_LA_0x00_SMPLEN                                      (0xFFFFF)
#define MSK_LA_0x00_SMPLEN                                      (0xFFFFF << SFT_LA_0x00_SMPLEN)
#define SFT_LA_0x00_SMPFINISH                                   (3)
#define MAX_LA_0x00_SMPFINISH                                   (0x1)
#define MSK_LA_0x00_SMPFINISH                                   (0x1 << SFT_LA_0x00_SMPFINISH)
#define SFT_LA_0x00_SMPCLKINV                                   (2)
#define MAX_LA_0x00_SMPCLKINV                                   (0x1)
#define MSK_LA_0x00_SMPCLKINV                                   (0x1 << SFT_LA_0x00_SMPCLKINV)
#define SFT_LA_0x00_SMPMODE                                     (0)
#define MAX_LA_0x00_SMPMODE                                     (0x3)
#define MSK_LA_0x00_SMPMODE                                     (0x3 << SFT_LA_0x00_SMPMODE)
#define REG_LA_0x01                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x01 * 4))
#define REG_LA_0x02                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x02 * 4))
#define REG_LA_0x03                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x03 * 4))

#define MDU_GENER_DMA_BASE_ADDR                                 0x01010000
#define REG_GENER_DMA_0x00                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x00 * 4))
#define SFT_GENER_DMA_0x00_TRANS_LEN                            (16)
#define MAX_GENER_DMA_0x00_TRANS_LEN                            (0xFFFF)
#define MSK_GENER_DMA_0x00_TRANS_LEN                            (0xFFFF << SFT_GENER_DMA_0x00_TRANS_LEN)
#define SFT_GENER_DMA_0x00_CHN_PRIOPRITY                        (12)
#define MAX_GENER_DMA_0x00_CHN_PRIOPRITY                        (0x7)
#define MSK_GENER_DMA_0x00_CHN_PRIOPRITY                        (0x7 << SFT_GENER_DMA_0x00_CHN_PRIOPRITY)
#define SFT_GENER_DMA_0x00_DEST_ADDR_LOOP                       (11)
#define MAX_GENER_DMA_0x00_DEST_ADDR_LOOP                       (0x1)
#define MSK_GENER_DMA_0x00_DEST_ADDR_LOOP                       (0x1 << SFT_GENER_DMA_0x00_DEST_ADDR_LOOP)
#define SFT_GENER_DMA_0x00_SRC_ADDR_LOOP                        (10)
#define MAX_GENER_DMA_0x00_SRC_ADDR_LOOP                        (0x1)
#define MSK_GENER_DMA_0x00_SRC_ADDR_LOOP                        (0x1 << SFT_GENER_DMA_0x00_SRC_ADDR_LOOP)
#define SFT_GENER_DMA_0x00_DEST_ADDR_INC                        (9)
#define MAX_GENER_DMA_0x00_DEST_ADDR_INC                        (0x1)
#define MSK_GENER_DMA_0x00_DEST_ADDR_INC                        (0x1 << SFT_GENER_DMA_0x00_DEST_ADDR_INC)
#define SFT_GENER_DMA_0x00_SRC_ADDR_INC                         (8)
#define MAX_GENER_DMA_0x00_SRC_ADDR_INC                         (0x1)
#define MSK_GENER_DMA_0x00_SRC_ADDR_INC                         (0x1 << SFT_GENER_DMA_0x00_SRC_ADDR_INC)
#define SFT_GENER_DMA_0x00_DEST_DATA_WIDTH                      (6)
#define MAX_GENER_DMA_0x00_DEST_DATA_WIDTH                      (0x3)
#define MSK_GENER_DMA_0x00_DEST_DATA_WIDTH                      (0x3 << SFT_GENER_DMA_0x00_DEST_DATA_WIDTH)
#define SFT_GENER_DMA_0x00_SRC_DATA_WIDTH                       (4)
#define MAX_GENER_DMA_0x00_SRC_DATA_WIDTH                       (0x3)
#define MSK_GENER_DMA_0x00_SRC_DATA_WIDTH                       (0x3 << SFT_GENER_DMA_0x00_SRC_DATA_WIDTH)
#define SFT_GENER_DMA_0x00_DMA_MODE                             (3)
#define MAX_GENER_DMA_0x00_DMA_MODE                             (0x1)
#define MSK_GENER_DMA_0x00_DMA_MODE                             (0x1 << SFT_GENER_DMA_0x00_DMA_MODE)
#define SFT_GENER_DMA_0x00_HALF_FINISH_INTEN                    (2)
#define MAX_GENER_DMA_0x00_HALF_FINISH_INTEN                    (0x1)
#define MSK_GENER_DMA_0x00_HALF_FINISH_INTEN                    (0x1 << SFT_GENER_DMA_0x00_HALF_FINISH_INTEN)
#define SFT_GENER_DMA_0x00_FINISH_INTEN                         (1)
#define MAX_GENER_DMA_0x00_FINISH_INTEN                         (0x1)
#define MSK_GENER_DMA_0x00_FINISH_INTEN                         (0x1 << SFT_GENER_DMA_0x00_FINISH_INTEN)
#define SFT_GENER_DMA_0x00_DMA_EN                               (0)
#define MAX_GENER_DMA_0x00_DMA_EN                               (0x1)
#define MSK_GENER_DMA_0x00_DMA_EN                               (0x1 << SFT_GENER_DMA_0x00_DMA_EN)
#define REG_GENER_DMA_0x01                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x01 * 4))
#define REG_GENER_DMA_0x02                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x02 * 4))
#define REG_GENER_DMA_0x03                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x03 * 4))
#define REG_GENER_DMA_0x04                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x04 * 4))
#define REG_GENER_DMA_0x05                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x05 * 4))
#define REG_GENER_DMA_0x06                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x06 * 4))
#define REG_GENER_DMA_0x07                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x07 * 4))
#define SFT_GENER_DMA_0x07_DEST_WR_INTLV                        (16)
#define MAX_GENER_DMA_0x07_DEST_WR_INTLV                        (0xF)
#define MSK_GENER_DMA_0x07_DEST_WR_INTLV                        (0xF << SFT_GENER_DMA_0x07_DEST_WR_INTLV)
#define SFT_GENER_DMA_0x07_SRC_RD_INTLV                         (12)
#define MAX_GENER_DMA_0x07_SRC_RD_INTLV                         (0xF)
#define MSK_GENER_DMA_0x07_SRC_RD_INTLV                         (0xF << SFT_GENER_DMA_0x07_SRC_RD_INTLV)
#define SFT_GENER_DMA_0x07_DEST_REQ_MUX                         (5)
#define MAX_GENER_DMA_0x07_DEST_REQ_MUX                         (0x1F)
#define MSK_GENER_DMA_0x07_DEST_REQ_MUX                         (0x1F << SFT_GENER_DMA_0x07_DEST_REQ_MUX)
#define SFT_GENER_DMA_0x07_SRC_REQ_MUX                          (0)
#define MAX_GENER_DMA_0x07_SRC_REQ_MUX                          (0x1F)
#define MSK_GENER_DMA_0x07_SRC_REQ_MUX                          (0x1F << SFT_GENER_DMA_0x07_SRC_REQ_MUX)
#define REG_GENER_DMA_0x08                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x08 * 4))
#define REG_GENER_DMA_0x09                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x09 * 4))
#define REG_GENER_DMA_0x0A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0A * 4))
#define REG_GENER_DMA_0x0B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0B * 4))
#define REG_GENER_DMA_0x0C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0C * 4))
#define REG_GENER_DMA_0x0D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0D * 4))
#define REG_GENER_DMA_0x0E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0E * 4))
#define REG_GENER_DMA_0x0F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x0F * 4))
#define REG_GENER_DMA_0x10                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x10 * 4))
#define REG_GENER_DMA_0x11                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x11 * 4))
#define REG_GENER_DMA_0x12                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x12 * 4))
#define REG_GENER_DMA_0x13                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x13 * 4))
#define REG_GENER_DMA_0x14                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x14 * 4))
#define REG_GENER_DMA_0x15                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x15 * 4))
#define REG_GENER_DMA_0x16                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x16 * 4))
#define REG_GENER_DMA_0x17                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x17 * 4))
#define REG_GENER_DMA_0x18                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x18 * 4))
#define REG_GENER_DMA_0x19                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x19 * 4))
#define REG_GENER_DMA_0x1A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1A * 4))
#define REG_GENER_DMA_0x1B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1B * 4))
#define REG_GENER_DMA_0x1C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1C * 4))
#define REG_GENER_DMA_0x1D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1D * 4))
#define REG_GENER_DMA_0x1E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1E * 4))
#define REG_GENER_DMA_0x1F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1F * 4))
#define REG_GENER_DMA_0x20                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x20 * 4))
#define REG_GENER_DMA_0x21                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x21 * 4))
#define REG_GENER_DMA_0x22                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x22 * 4))
#define REG_GENER_DMA_0x23                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x23 * 4))
#define REG_GENER_DMA_0x24                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x24 * 4))
#define REG_GENER_DMA_0x25                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x25 * 4))
#define REG_GENER_DMA_0x26                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x26 * 4))
#define REG_GENER_DMA_0x27                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x27 * 4))
#define REG_GENER_DMA_0x28                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x28 * 4))
#define REG_GENER_DMA_0x29                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x29 * 4))
#define REG_GENER_DMA_0x2A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2A * 4))
#define REG_GENER_DMA_0x2B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2B * 4))
#define REG_GENER_DMA_0x2C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2C * 4))
#define REG_GENER_DMA_0x2D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2D * 4))
#define REG_GENER_DMA_0x2E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2E * 4))
#define REG_GENER_DMA_0x2F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2F * 4))
#define REG_GENER_DMA_0x30                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x30 * 4))
#define REG_GENER_DMA_0x31                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x31 * 4))
#define REG_GENER_DMA_0x32                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x32 * 4))
#define REG_GENER_DMA_0x33                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x33 * 4))
#define REG_GENER_DMA_0x34                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x34 * 4))
#define REG_GENER_DMA_0x35                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x35 * 4))
#define REG_GENER_DMA_0x36                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x36 * 4))
#define REG_GENER_DMA_0x37                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x37 * 4))
#define REG_GENER_DMA_0x38                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x38 * 4))
#define REG_GENER_DMA_0x39                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x39 * 4))
#define REG_GENER_DMA_0x3A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3A * 4))
#define REG_GENER_DMA_0x3B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3B * 4))
#define REG_GENER_DMA_0x3C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3C * 4))
#define REG_GENER_DMA_0x3D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3D * 4))
#define REG_GENER_DMA_0x3E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3E * 4))
#define REG_GENER_DMA_0x3F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3F * 4))
#define REG_GENER_DMA_0x40                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x40 * 4))
#define REG_GENER_DMA_0x41                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x41 * 4))
#define REG_GENER_DMA_0x42                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x42 * 4))
#define REG_GENER_DMA_0x43                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x43 * 4))
#define REG_GENER_DMA_0x44                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x44 * 4))
#define REG_GENER_DMA_0x45                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x45 * 4))
#define REG_GENER_DMA_0x46                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x46 * 4))
#define REG_GENER_DMA_0x47                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x47 * 4))
#define REG_GENER_DMA_0x48                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x48 * 4))
#define REG_GENER_DMA_0x49                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x49 * 4))
#define REG_GENER_DMA_0x4A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4A * 4))
#define REG_GENER_DMA_0x4B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4B * 4))
#define REG_GENER_DMA_0x4C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4C * 4))
#define REG_GENER_DMA_0x4D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4D * 4))
#define REG_GENER_DMA_0x4E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4E * 4))
#define REG_GENER_DMA_0x4F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4F * 4))
#define REG_GENER_DMA_0x50                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x50 * 4))
#define REG_GENER_DMA_0x51                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x51 * 4))
#define REG_GENER_DMA_0x52                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x52 * 4))
#define REG_GENER_DMA_0x53                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x53 * 4))
#define REG_GENER_DMA_0x54                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x54 * 4))
#define REG_GENER_DMA_0x55                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x55 * 4))
#define REG_GENER_DMA_0x56                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x56 * 4))
#define REG_GENER_DMA_0x57                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x57 * 4))
#define REG_GENER_DMA_0x58                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x58 * 4))
#define REG_GENER_DMA_0x59                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x59 * 4))
#define REG_GENER_DMA_0x5A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5A * 4))
#define REG_GENER_DMA_0x5B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5B * 4))
#define REG_GENER_DMA_0x5C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5C * 4))
#define REG_GENER_DMA_0x5D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5D * 4))
#define REG_GENER_DMA_0x5E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5E * 4))
#define REG_GENER_DMA_0x5F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5F * 4))
#define REG_GENER_DMA_0x60                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x60 * 4))
#define REG_GENER_DMA_0x61                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x61 * 4))
#define REG_GENER_DMA_0x62                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x62 * 4))
#define REG_GENER_DMA_0x63                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x63 * 4))
#define REG_GENER_DMA_0x64                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x64 * 4))
#define REG_GENER_DMA_0x65                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x65 * 4))
#define REG_GENER_DMA_0x66                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x66 * 4))
#define REG_GENER_DMA_0x67                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x67 * 4))
#define REG_GENER_DMA_0x68                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x68 * 4))
#define REG_GENER_DMA_0x69                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x69 * 4))
#define REG_GENER_DMA_0x6A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6A * 4))
#define REG_GENER_DMA_0x6B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6B * 4))
#define REG_GENER_DMA_0x6C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6C * 4))
#define REG_GENER_DMA_0x6D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6D * 4))
#define REG_GENER_DMA_0x6E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6E * 4))
#define REG_GENER_DMA_0x6F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6F * 4))
#define REG_GENER_DMA_0x70                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x70 * 4))
#define REG_GENER_DMA_0x71                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x71 * 4))
#define REG_GENER_DMA_0x72                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x72 * 4))
#define REG_GENER_DMA_0x73                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x73 * 4))
#define REG_GENER_DMA_0x74                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x74 * 4))
#define REG_GENER_DMA_0x75                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x75 * 4))
#define REG_GENER_DMA_0x76                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x76 * 4))
#define REG_GENER_DMA_0x77                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x77 * 4))
#define REG_GENER_DMA_0x78                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x78 * 4))
#define REG_GENER_DMA_0x79                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x79 * 4))
#define REG_GENER_DMA_0x7A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7A * 4))
#define REG_GENER_DMA_0x7B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7B * 4))
#define REG_GENER_DMA_0x7C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7C * 4))
#define REG_GENER_DMA_0x7D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7D * 4))
#define REG_GENER_DMA_0x7E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7E * 4))
#define REG_GENER_DMA_0x7F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7F * 4))
#define REG_GENER_DMA_0x80                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x80 * 4))
#define REG_GENER_DMA_0x81                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x81 * 4))
#define REG_GENER_DMA_0x82                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x82 * 4))
#define REG_GENER_DMA_0x83                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x83 * 4))
#define REG_GENER_DMA_0x84                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x84 * 4))
#define REG_GENER_DMA_0x85                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x85 * 4))
#define REG_GENER_DMA_0x86                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x86 * 4))
#define REG_GENER_DMA_0x87                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x87 * 4))
#define REG_GENER_DMA_0x88                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x88 * 4))
#define REG_GENER_DMA_0x89                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x89 * 4))
#define REG_GENER_DMA_0x8A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8A * 4))
#define REG_GENER_DMA_0x8B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8B * 4))
#define REG_GENER_DMA_0x8C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8C * 4))
#define REG_GENER_DMA_0x8D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8D * 4))
#define REG_GENER_DMA_0x8E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8E * 4))
#define REG_GENER_DMA_0x8F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8F * 4))
#define REG_GENER_DMA_0x90                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x90 * 4))
#define REG_GENER_DMA_0x91                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x91 * 4))
#define REG_GENER_DMA_0x92                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x92 * 4))
#define REG_GENER_DMA_0x93                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x93 * 4))
#define REG_GENER_DMA_0x94                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x94 * 4))
#define REG_GENER_DMA_0x95                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x95 * 4))
#define REG_GENER_DMA_0x96                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x96 * 4))
#define REG_GENER_DMA_0x97                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x97 * 4))
#define REG_GENER_DMA_0x98                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x98 * 4))
#define REG_GENER_DMA_0x99                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x99 * 4))
#define REG_GENER_DMA_0x9A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9A * 4))
#define REG_GENER_DMA_0x9B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9B * 4))
#define REG_GENER_DMA_0x9C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9C * 4))
#define REG_GENER_DMA_0x9D                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9D * 4))
#define REG_GENER_DMA_0x9E                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9E * 4))
#define REG_GENER_DMA_0x9F                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9F * 4))
#define REG_GENER_DMA_0xA0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA0 * 4))
#define REG_GENER_DMA_0xA1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA1 * 4))
#define REG_GENER_DMA_0xA2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA2 * 4))
#define REG_GENER_DMA_0xA3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA3 * 4))
#define REG_GENER_DMA_0xA4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA4 * 4))
#define REG_GENER_DMA_0xA5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA5 * 4))
#define REG_GENER_DMA_0xA6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA6 * 4))
#define REG_GENER_DMA_0xA7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA7 * 4))
#define REG_GENER_DMA_0xA8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA8 * 4))
#define REG_GENER_DMA_0xA9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA9 * 4))
#define REG_GENER_DMA_0xAA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAA * 4))
#define REG_GENER_DMA_0xAB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAB * 4))
#define REG_GENER_DMA_0xAC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAC * 4))
#define REG_GENER_DMA_0xAD                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAD * 4))
#define REG_GENER_DMA_0xAE                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAE * 4))
#define REG_GENER_DMA_0xAF                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAF * 4))
#define REG_GENER_DMA_0xB0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB0 * 4))
#define REG_GENER_DMA_0xB1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB1 * 4))
#define REG_GENER_DMA_0xB2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB2 * 4))
#define REG_GENER_DMA_0xB3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB3 * 4))
#define REG_GENER_DMA_0xB4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB4 * 4))
#define REG_GENER_DMA_0xB5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB5 * 4))
#define REG_GENER_DMA_0xB6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB6 * 4))
#define REG_GENER_DMA_0xB7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB7 * 4))
#define REG_GENER_DMA_0xB8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB8 * 4))
#define REG_GENER_DMA_0xB9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB9 * 4))
#define REG_GENER_DMA_0xBA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBA * 4))
#define REG_GENER_DMA_0xBB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBB * 4))
#define REG_GENER_DMA_0xBC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBC * 4))
#define REG_GENER_DMA_0xBD                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBD * 4))
#define REG_GENER_DMA_0xBE                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBE * 4))
#define REG_GENER_DMA_0xBF                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBF * 4))
#define REG_GENER_DMA_0xC0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC0 * 4))
#define SFT_GENER_DMA_0xC0_INTCNT_HALF_FINISH                   (28)
#define MAX_GENER_DMA_0xC0_INTCNT_HALF_FINISH                   (0xF)
#define MSK_GENER_DMA_0xC0_INTCNT_HALF_FINISH                   (0xF << SFT_GENER_DMA_0xC0_INTCNT_HALF_FINISH)
#define SFT_GENER_DMA_0xC0_INTCNT_FINISH                        (24)
#define MAX_GENER_DMA_0xC0_INTCNT_FINISH                        (0xF)
#define MSK_GENER_DMA_0xC0_INTCNT_FINISH                        (0xF << SFT_GENER_DMA_0xC0_INTCNT_FINISH)
#define SFT_GENER_DMA_0xC0_FLUSH_SRC_BUFF                       (17)
#define MAX_GENER_DMA_0xC0_FLUSH_SRC_BUFF                       (0x1)
#define MSK_GENER_DMA_0xC0_FLUSH_SRC_BUFF                       (0x1 << SFT_GENER_DMA_0xC0_FLUSH_SRC_BUFF)
#define SFT_GENER_DMA_0xC0_DMA0_REMAIN_LEN                      (0)
#define MAX_GENER_DMA_0xC0_DMA0_REMAIN_LEN                      (0x1FFFF)
#define MSK_GENER_DMA_0xC0_DMA0_REMAIN_LEN                      (0x1FFFF << SFT_GENER_DMA_0xC0_DMA0_REMAIN_LEN)
#define REG_GENER_DMA_0xC1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC1 * 4))
#define REG_GENER_DMA_0xC2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC2 * 4))
#define REG_GENER_DMA_0xC3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC3 * 4))
#define REG_GENER_DMA_0xC4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC4 * 4))
#define REG_GENER_DMA_0xC5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC5 * 4))
#define REG_GENER_DMA_0xC6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC6 * 4))
#define REG_GENER_DMA_0xC7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC7 * 4))
#define REG_GENER_DMA_0xC8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC8 * 4))
#define REG_GENER_DMA_0xC9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC9 * 4))
#define REG_GENER_DMA_0xCA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCA * 4))
#define REG_GENER_DMA_0xCB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCB * 4))
#define REG_GENER_DMA_0xCC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCC * 4))
#define REG_GENER_DMA_0xCD                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCD * 4))
#define REG_GENER_DMA_0xCE                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCE * 4))
#define REG_GENER_DMA_0xCF                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCF * 4))
#define REG_GENER_DMA_0xD0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xD0 * 4))
#define SFT_GENER_DMA_0xD0_PRIO_MODE                            (0)
#define MAX_GENER_DMA_0xD0_PRIO_MODE                            (0x1)
#define MSK_GENER_DMA_0xD0_PRIO_MODE                            (0x1 << SFT_GENER_DMA_0xD0_PRIO_MODE)
#define REG_GENER_DMA_0xD1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xD1 * 4))
#define SFT_GENER_DMA_0xD1_INT_HALF_FINISH                      (16)
#define MAX_GENER_DMA_0xD1_INT_HALF_FINISH                      (0xFFFF)
#define MSK_GENER_DMA_0xD1_INT_HALF_FINISH                      (0xFFFF << SFT_GENER_DMA_0xD1_INT_HALF_FINISH)
#define SFT_GENER_DMA_0xD1_INT_FINISH                           (0)
#define MAX_GENER_DMA_0xD1_INT_FINISH                           (0xFFFF)
#define MSK_GENER_DMA_0xD1_INT_FINISH                           (0xFFFF << SFT_GENER_DMA_0xD1_INT_FINISH)

#define MDU_SBC_BASE_ADDR                                       0x01030000
#define REG_SBC_CTRL                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x00 * 4))
#define SFT_SBC_CTRL_EN                                         (0)
#define MAX_SBC_CTRL_EN                                         (0x1)
#define MSK_SBC_CTRL_EN                                         (0x1 << SFT_SBC_CTRL_EN)
#define SFT_SBC_CTRL_CHANNEL                                    (1)
#define MAX_SBC_CTRL_CHANNEL                                    (0x1)
#define MSK_SBC_CTRL_CHANNEL                                    (0x1 << SFT_SBC_CTRL_CHANNEL)
#define SFT_SBC_CTRL_SUBBAND                                    (2)
#define MAX_SBC_CTRL_SUBBAND                                    (0x1)
#define MSK_SBC_CTRL_SUBBAND                                    (0x1 << SFT_SBC_CTRL_SUBBAND)
#define SFT_SBC_CTRL_CHN_COMB                                   (3)
#define MAX_SBC_CTRL_CHN_COMB                                   (0x1)
#define MSK_SBC_CTRL_CHN_COMB                                   (0x1 << SFT_SBC_CTRL_CHN_COMB)
#define SFT_SBC_CTRL_BLOCKS                                     (4)
#define MAX_SBC_CTRL_BLOCKS                                     (0x3)
#define MSK_SBC_CTRL_BLOCKS                                     (0x3 << SFT_SBC_CTRL_BLOCKS)
#define SFT_SBC_CTRL_MSBC_FLAG                                  (6)
#define MAX_SBC_CTRL_MSBC_FLAG                                  (0x1)
#define MSK_SBC_CTRL_MSBC_FLAG                                  (0x1 << SFT_SBC_CTRL_MSBC_FLAG)
#define REG_SBC_STATE                                           (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x01 * 4))
#define SFT_SBC_STATE_INT                                       (0)
#define MAX_SBC_STATE_INT                                       (0x1)
#define MSK_SBC_STATE_INT                                       (0x1 << SFT_SBC_STATE_INT)
#define SFT_SBC_STATE_IDLE                                      (1)
#define MAX_SBC_STATE_IDLE                                      (0x1)
#define MSK_SBC_STATE_IDLE                                      (0x1 << SFT_SBC_STATE_IDLE)
#define REG_SBC_RES_BYTEL                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x02 * 4))
#define SFT_SBC_RES_BYTEL_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEL_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEL_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEL_BYTE_RESO)
#define REG_SBC_RES_BYTEM                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x03 * 4))
#define SFT_SBC_RES_BYTEM_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEM_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEM_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEM_BYTE_RESO)
#define REG_SBC_RES_BYTEH                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x04 * 4))
#define SFT_SBC_RES_BYTEH_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEH_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEH_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEH_BYTE_RESO)
#define REG_SBC_BIT_NUM                                         (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x05 * 4))
#define SFT_SBC_BIT_NUM_BITNUM                                  (0)
#define MAX_SBC_BIT_NUM_BITNUM                                  (0xFF)
#define MSK_SBC_BIT_NUM_BITNUM                                  (0xFF << SFT_SBC_BIT_NUM_BITNUM)
#define REG_SBC_SF                                              (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x06 * 4))
#define SFT_SBC_SF_SCALE_FACTOR                                 (0)
#define MAX_SBC_SF_SCALE_FACTOR                                 (0xFF)
#define MSK_SBC_SF_SCALE_FACTOR                                 (0xFF << SFT_SBC_SF_SCALE_FACTOR)
#define REG_SBC_LEVEL                                           (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x07 * 4))
#define REG_SBC_RES_BIT                                         (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x08 * 4))
#define SFT_SBC_RES_BIT_RES_BIT                                 (0)
#define MAX_SBC_RES_BIT_RES_BIT                                 (0x7)
#define MSK_SBC_RES_BIT_RES_BIT                                 (0x7 << SFT_SBC_RES_BIT_RES_BIT)
#define REG_SBC_DEC_EN                                          (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x09 * 4))
#define SFT_SBC_DEC_EN_DEC_EN                                   (0)
#define MAX_SBC_DEC_EN_DEC_EN                                   (0x1)
#define MSK_SBC_DEC_EN_DEC_EN                                   (0x1 << SFT_SBC_DEC_EN_DEC_EN)
#define REG_SBC_PCM                                             (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0A * 4))
#define REG_SBC_MEM0                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x100 * 4))
#define REG_SBC_MEM1                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x200 * 4))

#define MDU_QSPI_BASE_ADDR                                      0x01040000
#define REG_QSPI_0x00                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x00 * 4))
#define SFT_QSPI_0x00_SW_CMD_CNT                                (10)
#define MAX_QSPI_0x00_SW_CMD_CNT                                (0xFF)
#define MSK_QSPI_0x00_SW_CMD_CNT                                (0xFF << SFT_QSPI_0x00_SW_CMD_CNT)
#define SFT_QSPI_0x00_SW_CMD                                    (2)
#define MAX_QSPI_0x00_SW_CMD                                    (0xFF)
#define MSK_QSPI_0x00_SW_CMD                                    (0xFF << SFT_QSPI_0x00_SW_CMD)
#define SFT_QSPI_0x00_SW_CMD_BW                                 (1)
#define MAX_QSPI_0x00_SW_CMD_BW                                 (0x1)
#define MSK_QSPI_0x00_SW_CMD_BW                                 (0x1 << SFT_QSPI_0x00_SW_CMD_BW)
#define SFT_QSPI_0x00_SW_CMD_EN                                 (0)
#define MAX_QSPI_0x00_SW_CMD_EN                                 (0x1)
#define MSK_QSPI_0x00_SW_CMD_EN                                 (0x1 << SFT_QSPI_0x00_SW_CMD_EN)
#define REG_QSPI_0x01                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x01 * 4))
#define SFT_QSPI_0x01_SW_ADDR_CNT                               (26)
#define MAX_QSPI_0x01_SW_ADDR_CNT                               (0x1F)
#define MSK_QSPI_0x01_SW_ADDR_CNT                               (0x1F << SFT_QSPI_0x01_SW_ADDR_CNT)
#define SFT_QSPI_0x01_SW_ADDR                                   (2)
#define MAX_QSPI_0x01_SW_ADDR                                   (0xFFFFFF)
#define MSK_QSPI_0x01_SW_ADDR                                   (0xFFFFFF << SFT_QSPI_0x01_SW_ADDR)
#define SFT_QSPI_0x01_SW_ADDR_BW                                (1)
#define MAX_QSPI_0x01_SW_ADDR_BW                                (0x1)
#define MSK_QSPI_0x01_SW_ADDR_BW                                (0x1 << SFT_QSPI_0x01_SW_ADDR_BW)
#define SFT_QSPI_0x01_SW_ADDR_EN                                (0)
#define MAX_QSPI_0x01_SW_ADDR_EN                                (0x1)
#define MSK_QSPI_0x01_SW_ADDR_EN                                (0x1 << SFT_QSPI_0x01_SW_ADDR_EN)
#define REG_QSPI_0x02                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x02 * 4))
#define SFT_QSPI_0x02_SW_DUM_CNT                                (2)
#define MAX_QSPI_0x02_SW_DUM_CNT                                (0xF)
#define MSK_QSPI_0x02_SW_DUM_CNT                                (0xF << SFT_QSPI_0x02_SW_DUM_CNT)
#define SFT_QSPI_0x02_SW_DUM_BW                                 (1)
#define MAX_QSPI_0x02_SW_DUM_BW                                 (0x1)
#define MSK_QSPI_0x02_SW_DUM_BW                                 (0x1 << SFT_QSPI_0x02_SW_DUM_BW)
#define SFT_QSPI_0x02_SW_DUM_EN                                 (0)
#define MAX_QSPI_0x02_SW_DUM_EN                                 (0x1)
#define MSK_QSPI_0x02_SW_DUM_EN                                 (0x1 << SFT_QSPI_0x02_SW_DUM_EN)
#define REG_QSPI_0x03                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x03 * 4))
#define SFT_QSPI_0x03_SW_DAT_DIR                                (14)
#define MAX_QSPI_0x03_SW_DAT_DIR                                (0x1)
#define MSK_QSPI_0x03_SW_DAT_DIR                                (0x1 << SFT_QSPI_0x03_SW_DAT_DIR)
#define SFT_QSPI_0x03_SW_DAT_CNT                                (2)
#define MAX_QSPI_0x03_SW_DAT_CNT                                (0xFFF)
#define MSK_QSPI_0x03_SW_DAT_CNT                                (0xFFF << SFT_QSPI_0x03_SW_DAT_CNT)
#define SFT_QSPI_0x03_SW_DAT_BW                                 (1)
#define MAX_QSPI_0x03_SW_DAT_BW                                 (0x1)
#define MSK_QSPI_0x03_SW_DAT_BW                                 (0x1 << SFT_QSPI_0x03_SW_DAT_BW)
#define SFT_QSPI_0x03_SW_DAT_EN                                 (0)
#define MAX_QSPI_0x03_SW_DAT_EN                                 (0x1)
#define MSK_QSPI_0x03_SW_DAT_EN                                 (0x1 << SFT_QSPI_0x03_SW_DAT_EN)
#define REG_QSPI_0x05                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x05 * 4))
#define SFT_QSPI_0x05_ADDR_VID_INI                              (0)
#define MAX_QSPI_0x05_ADDR_VID_INI                              (0xFFFFFF)
#define MSK_QSPI_0x05_ADDR_VID_INI                              (0xFFFFFF << SFT_QSPI_0x05_ADDR_VID_INI)
#define REG_QSPI_0x06                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x06 * 4))
#define SFT_QSPI_0x06_ADDR_AUD_INI                              (0)
#define MAX_QSPI_0x06_ADDR_AUD_INI                              (0xFFFFFF)
#define MSK_QSPI_0x06_ADDR_AUD_INI                              (0xFFFFFF << SFT_QSPI_0x06_ADDR_AUD_INI)
#define REG_QSPI_0x07                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x07 * 4))
#define SFT_QSPI_0x07_ADDR_VID_BON                              (0)
#define MAX_QSPI_0x07_ADDR_VID_BON                              (0xFFFFFF)
#define MSK_QSPI_0x07_ADDR_VID_BON                              (0xFFFFFF << SFT_QSPI_0x07_ADDR_VID_BON)
#define REG_QSPI_0x08                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x08 * 4))
#define SFT_QSPI_0x08_ADDR_AUD_BON                              (0)
#define MAX_QSPI_0x08_ADDR_AUD_BON                              (0xFFFFFF)
#define MSK_QSPI_0x08_ADDR_AUD_BON                              (0xFFFFFF << SFT_QSPI_0x08_ADDR_AUD_BON)
#define REG_QSPI_0x09                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x09 * 4))
#define SFT_QSPI_0x09_BP_FUL_VID                                (31)
#define MAX_QSPI_0x09_BP_FUL_VID                                (0x1)
#define MSK_QSPI_0x09_BP_FUL_VID                                (0x1 << SFT_QSPI_0x09_BP_FUL_VID)
#define SFT_QSPI_0x09_BP_EMP_VID                                (30)
#define MAX_QSPI_0x09_BP_EMP_VID                                (0x1)
#define MSK_QSPI_0x09_BP_EMP_VID                                (0x1 << SFT_QSPI_0x09_BP_EMP_VID)
#define SFT_QSPI_0x09_BP_FUL_AUD                                (29)
#define MAX_QSPI_0x09_BP_FUL_AUD                                (0x1)
#define MSK_QSPI_0x09_BP_FUL_AUD                                (0x1 << SFT_QSPI_0x09_BP_FUL_AUD)
#define SFT_QSPI_0x09_BP_EMP_AUD                                (28)
#define MAX_QSPI_0x09_BP_EMP_AUD                                (0x1)
#define MSK_QSPI_0x09_BP_EMP_AUD                                (0x1 << SFT_QSPI_0x09_BP_EMP_AUD)
#define SFT_QSPI_0x09_INT_MASK                                  (7)
#define MAX_QSPI_0x09_INT_MASK                                  (0x1FFFFF)
#define MSK_QSPI_0x09_INT_MASK                                  (0x1FFFFF << SFT_QSPI_0x09_INT_MASK)
#define SFT_QSPI_0x09_INT_SW_OP_CLR                             (6)
#define MAX_QSPI_0x09_INT_SW_OP_CLR                             (0x1)
#define MSK_QSPI_0x09_INT_SW_OP_CLR                             (0x1 << SFT_QSPI_0x09_INT_SW_OP_CLR)
#define SFT_QSPI_0x09_ADDR_INI_SET                              (5)
#define MAX_QSPI_0x09_ADDR_INI_SET                              (0x1)
#define MSK_QSPI_0x09_ADDR_INI_SET                              (0x1 << SFT_QSPI_0x09_ADDR_INI_SET)
#define SFT_QSPI_0x09_SW_START                                  (4)
#define MAX_QSPI_0x09_SW_START                                  (0x1)
#define MSK_QSPI_0x09_SW_START                                  (0x1 << SFT_QSPI_0x09_SW_START)
#define SFT_QSPI_0x09_SW_OP_TYPE                                (0)
#define MAX_QSPI_0x09_SW_OP_TYPE                                (0xF)
#define MSK_QSPI_0x09_SW_OP_TYPE                                (0xF << SFT_QSPI_0x09_SW_OP_TYPE)
#define REG_QSPI_0x0A                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x0A * 4))
#define REG_QSPI_0x0B                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x0B * 4))
#define REG_QSPI_0x0C                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x0C * 4))
#define REG_QSPI_0x0D                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x0D * 4))
#define REG_QSPI_0x0E                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x0E * 4))
#define REG_QSPI_0x10                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x10 * 4))
#define SFT_QSPI_0x10_VIDRX_TH                                  (11)
#define MAX_QSPI_0x10_VIDRX_TH                                  (0x7FF)
#define MSK_QSPI_0x10_VIDRX_TH                                  (0x7FF << SFT_QSPI_0x10_VIDRX_TH)
#define SFT_QSPI_0x10_VIDTX_TH                                  (0)
#define MAX_QSPI_0x10_VIDTX_TH                                  (0x7FF)
#define MSK_QSPI_0x10_VIDTX_TH                                  (0x7FF << SFT_QSPI_0x10_VIDTX_TH)
#define REG_QSPI_0x11                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x11 * 4))
#define SFT_QSPI_0x11_AUDRX_TH                                  (11)
#define MAX_QSPI_0x11_AUDRX_TH                                  (0x7FF)
#define MSK_QSPI_0x11_AUDRX_TH                                  (0x7FF << SFT_QSPI_0x11_AUDRX_TH)
#define SFT_QSPI_0x11_AUDTX_TH                                  (0)
#define MAX_QSPI_0x11_AUDTX_TH                                  (0x7FF)
#define MSK_QSPI_0x11_AUDTX_TH                                  (0x7FF << SFT_QSPI_0x11_AUDTX_TH)
#define REG_QSPI_0x12                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x12 * 4))
#define REG_QSPI_0x13                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x13 * 4))
#define REG_QSPI_0x14                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x14 * 4))
#define REG_QSPI_0x15                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x15 * 4))
#define SFT_QSPI_0x15_VIDRX_DEP                                 (11)
#define MAX_QSPI_0x15_VIDRX_DEP                                 (0x7FF)
#define MSK_QSPI_0x15_VIDRX_DEP                                 (0x7FF << SFT_QSPI_0x15_VIDRX_DEP)
#define SFT_QSPI_0x15_VIDTX_DEP                                 (0)
#define MAX_QSPI_0x15_VIDTX_DEP                                 (0x7FF)
#define MSK_QSPI_0x15_VIDTX_DEP                                 (0x7FF << SFT_QSPI_0x15_VIDTX_DEP)
#define REG_QSPI_0x16                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x16 * 4))
#define SFT_QSPI_0x16_AUDRX_DEP                                 (11)
#define MAX_QSPI_0x16_AUDRX_DEP                                 (0x7FF)
#define MSK_QSPI_0x16_AUDRX_DEP                                 (0x7FF << SFT_QSPI_0x16_AUDRX_DEP)
#define SFT_QSPI_0x16_AUDTX_DEP                                 (0)
#define MAX_QSPI_0x16_AUDTX_DEP                                 (0x7FF)
#define MSK_QSPI_0x16_AUDTX_DEP                                 (0x7FF << SFT_QSPI_0x16_AUDTX_DEP)
#define REG_QSPI_0x17                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x17 * 4))
#define SFT_QSPI_0x17_GE0RX_DEP                                 (11)
#define MAX_QSPI_0x17_GE0RX_DEP                                 (0x7FF)
#define MSK_QSPI_0x17_GE0RX_DEP                                 (0x7FF << SFT_QSPI_0x17_GE0RX_DEP)
#define SFT_QSPI_0x17_GE0TX_DEP                                 (0)
#define MAX_QSPI_0x17_GE0TX_DEP                                 (0x7FF)
#define MSK_QSPI_0x17_GE0TX_DEP                                 (0x7FF << SFT_QSPI_0x17_GE0TX_DEP)
#define REG_QSPI_0x18                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x18 * 4))
#define SFT_QSPI_0x18_GE1RX_DEP                                 (11)
#define MAX_QSPI_0x18_GE1RX_DEP                                 (0x7FF)
#define MSK_QSPI_0x18_GE1RX_DEP                                 (0x7FF << SFT_QSPI_0x18_GE1RX_DEP)
#define SFT_QSPI_0x18_GE1TX_DEP                                 (0)
#define MAX_QSPI_0x18_GE1TX_DEP                                 (0x7FF)
#define MSK_QSPI_0x18_GE1TX_DEP                                 (0x7FF << SFT_QSPI_0x18_GE1TX_DEP)
#define REG_QSPI_0x19                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x19 * 4))
#define SFT_QSPI_0x19_FLSRX_DEP                                 (11)
#define MAX_QSPI_0x19_FLSRX_DEP                                 (0x7FF)
#define MSK_QSPI_0x19_FLSRX_DEP                                 (0x7FF << SFT_QSPI_0x19_FLSRX_DEP)
#define SFT_QSPI_0x19_FLSTX_DEP                                 (0)
#define MAX_QSPI_0x19_FLSTX_DEP                                 (0x7FF)
#define MSK_QSPI_0x19_FLSTX_DEP                                 (0x7FF << SFT_QSPI_0x19_FLSTX_DEP)
#define REG_QSPI_0x1A                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x1A * 4))
#define SFT_QSPI_0x1A_VID_TX_ENABLE                             (9)
#define MAX_QSPI_0x1A_VID_TX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_VID_TX_ENABLE                             (0x1 << SFT_QSPI_0x1A_VID_TX_ENABLE)
#define SFT_QSPI_0x1A_VID_RX_ENABLE                             (8)
#define MAX_QSPI_0x1A_VID_RX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_VID_RX_ENABLE                             (0x1 << SFT_QSPI_0x1A_VID_RX_ENABLE)
#define SFT_QSPI_0x1A_AUD_TX_ENABLE                             (7)
#define MAX_QSPI_0x1A_AUD_TX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_AUD_TX_ENABLE                             (0x1 << SFT_QSPI_0x1A_AUD_TX_ENABLE)
#define SFT_QSPI_0x1A_AUD_RX_ENABLE                             (6)
#define MAX_QSPI_0x1A_AUD_RX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_AUD_RX_ENABLE                             (0x1 << SFT_QSPI_0x1A_AUD_RX_ENABLE)
#define SFT_QSPI_0x1A_GE0_TX_ENABLE                             (5)
#define MAX_QSPI_0x1A_GE0_TX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_GE0_TX_ENABLE                             (0x1 << SFT_QSPI_0x1A_GE0_TX_ENABLE)
#define SFT_QSPI_0x1A_GE0_RX_ENABLE                             (4)
#define MAX_QSPI_0x1A_GE0_RX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_GE0_RX_ENABLE                             (0x1 << SFT_QSPI_0x1A_GE0_RX_ENABLE)
#define SFT_QSPI_0x1A_GE1_TX_ENABLE                             (3)
#define MAX_QSPI_0x1A_GE1_TX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_GE1_TX_ENABLE                             (0x1 << SFT_QSPI_0x1A_GE1_TX_ENABLE)
#define SFT_QSPI_0x1A_GE1_RX_ENABLE                             (2)
#define MAX_QSPI_0x1A_GE1_RX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_GE1_RX_ENABLE                             (0x1 << SFT_QSPI_0x1A_GE1_RX_ENABLE)
#define SFT_QSPI_0x1A_FLS_TX_ENABLE                             (1)
#define MAX_QSPI_0x1A_FLS_TX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_FLS_TX_ENABLE                             (0x1 << SFT_QSPI_0x1A_FLS_TX_ENABLE)
#define SFT_QSPI_0x1A_FLS_RX_ENABLE                             (0)
#define MAX_QSPI_0x1A_FLS_RX_ENABLE                             (0x1)
#define MSK_QSPI_0x1A_FLS_RX_ENABLE                             (0x1 << SFT_QSPI_0x1A_FLS_RX_ENABLE)
#define REG_QSPI_0x1B                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x1B * 4))
#define SFT_QSPI_0x1B_EN_DLY_CNT                                (0)
#define MAX_QSPI_0x1B_EN_DLY_CNT                                (0xFFFF)
#define MSK_QSPI_0x1B_EN_DLY_CNT                                (0xFFFF << SFT_QSPI_0x1B_EN_DLY_CNT)
#define REG_QSPI_0x1C                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x1C * 4))
#define SFT_QSPI_0x1C_ADDR_INI_SET_SEL                          (13)
#define MAX_QSPI_0x1C_ADDR_INI_SET_SEL                          (0x1)
#define MSK_QSPI_0x1C_ADDR_INI_SET_SEL                          (0x1 << SFT_QSPI_0x1C_ADDR_INI_SET_SEL)
#define SFT_QSPI_0x1C_SCLK_FLS_COM                              (12)
#define MAX_QSPI_0x1C_SCLK_FLS_COM                              (0x1)
#define MSK_QSPI_0x1C_SCLK_FLS_COM                              (0x1 << SFT_QSPI_0x1C_SCLK_FLS_COM)
#define SFT_QSPI_0x1C_FLSRD_SEL                                 (11)
#define MAX_QSPI_0x1C_FLSRD_SEL                                 (0x1)
#define MSK_QSPI_0x1C_FLSRD_SEL                                 (0x1 << SFT_QSPI_0x1C_FLSRD_SEL)
#define SFT_QSPI_0x1C_CLK_DIV                                   (8)
#define MAX_QSPI_0x1C_CLK_DIV                                   (0x7)
#define MSK_QSPI_0x1C_CLK_DIV                                   (0x7 << SFT_QSPI_0x1C_CLK_DIV)
#define SFT_QSPI_0x1C_M_VALUE                                   (0)
#define MAX_QSPI_0x1C_M_VALUE                                   (0xFF)
#define MSK_QSPI_0x1C_M_VALUE                                   (0xFF << SFT_QSPI_0x1C_M_VALUE)
#define REG_QSPI_0x1D                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x1D * 4))
#define SFT_QSPI_0x1D_VIDTX_CNT                                 (9)
#define MAX_QSPI_0x1D_VIDTX_CNT                                 (0x1FF)
#define MSK_QSPI_0x1D_VIDTX_CNT                                 (0x1FF << SFT_QSPI_0x1D_VIDTX_CNT)
#define SFT_QSPI_0x1D_VIDRX_CNT                                 (0)
#define MAX_QSPI_0x1D_VIDRX_CNT                                 (0x1FF)
#define MSK_QSPI_0x1D_VIDRX_CNT                                 (0x1FF << SFT_QSPI_0x1D_VIDRX_CNT)
#define REG_QSPI_0x1E                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x1E * 4))
#define SFT_QSPI_0x1E_AUDTX_CNT                                 (9)
#define MAX_QSPI_0x1E_AUDTX_CNT                                 (0x1FF)
#define MSK_QSPI_0x1E_AUDTX_CNT                                 (0x1FF << SFT_QSPI_0x1E_AUDTX_CNT)
#define SFT_QSPI_0x1E_AUDRX_CNT                                 (0)
#define MAX_QSPI_0x1E_AUDRX_CNT                                 (0x1FF)
#define MSK_QSPI_0x1E_AUDRX_CNT                                 (0x1FF << SFT_QSPI_0x1E_AUDRX_CNT)
#define REG_QSPI_0x20                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x20 * 4))
#define SFT_QSPI_0x20_VID_PSRAMFUL_TH                           (0)
#define MAX_QSPI_0x20_VID_PSRAMFUL_TH                           (0xFFFFFF)
#define MSK_QSPI_0x20_VID_PSRAMFUL_TH                           (0xFFFFFF << SFT_QSPI_0x20_VID_PSRAMFUL_TH)
#define REG_QSPI_0x21                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x21 * 4))
#define SFT_QSPI_0x21_VID_PSRAMEMP_TH                           (0)
#define MAX_QSPI_0x21_VID_PSRAMEMP_TH                           (0xFFFFFF)
#define MSK_QSPI_0x21_VID_PSRAMEMP_TH                           (0xFFFFFF << SFT_QSPI_0x21_VID_PSRAMEMP_TH)
#define REG_QSPI_0x22                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x22 * 4))
#define SFT_QSPI_0x22_AUD_PSRAMFUL_TH                           (0)
#define MAX_QSPI_0x22_AUD_PSRAMFUL_TH                           (0xFFFFFF)
#define MSK_QSPI_0x22_AUD_PSRAMFUL_TH                           (0xFFFFFF << SFT_QSPI_0x22_AUD_PSRAMFUL_TH)
#define REG_QSPI_0x23                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x23 * 4))
#define SFT_QSPI_0x23_AUD_PSRAMEMP_TH                           (0)
#define MAX_QSPI_0x23_AUD_PSRAMEMP_TH                           (0xFFFFFF)
#define MSK_QSPI_0x23_AUD_PSRAMEMP_TH                           (0xFFFFFF << SFT_QSPI_0x23_AUD_PSRAMEMP_TH)
#define REG_QSPI_0x24                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x24 * 4))
#define SFT_QSPI_0x24_DCARD_CMD_CNT                             (10)
#define MAX_QSPI_0x24_DCARD_CMD_CNT                             (0xFF)
#define MSK_QSPI_0x24_DCARD_CMD_CNT                             (0xFF << SFT_QSPI_0x24_DCARD_CMD_CNT)
#define SFT_QSPI_0x24_DCARD_CMD                                 (2)
#define MAX_QSPI_0x24_DCARD_CMD                                 (0xFF)
#define MSK_QSPI_0x24_DCARD_CMD                                 (0xFF << SFT_QSPI_0x24_DCARD_CMD)
#define SFT_QSPI_0x24_DCARD_CMD_BW                              (1)
#define MAX_QSPI_0x24_DCARD_CMD_BW                              (0x1)
#define MSK_QSPI_0x24_DCARD_CMD_BW                              (0x1 << SFT_QSPI_0x24_DCARD_CMD_BW)
#define SFT_QSPI_0x24_DCARD_CMD_EN                              (0)
#define MAX_QSPI_0x24_DCARD_CMD_EN                              (0x1)
#define MSK_QSPI_0x24_DCARD_CMD_EN                              (0x1 << SFT_QSPI_0x24_DCARD_CMD_EN)
#define REG_QSPI_0x25                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x25 * 4))
#define SFT_QSPI_0x25_DCARD_ADDR_CNT                            (26)
#define MAX_QSPI_0x25_DCARD_ADDR_CNT                            (0x1F)
#define MSK_QSPI_0x25_DCARD_ADDR_CNT                            (0x1F << SFT_QSPI_0x25_DCARD_ADDR_CNT)
#define SFT_QSPI_0x25_DCARD_ADDR_BW                             (1)
#define MAX_QSPI_0x25_DCARD_ADDR_BW                             (0x1)
#define MSK_QSPI_0x25_DCARD_ADDR_BW                             (0x1 << SFT_QSPI_0x25_DCARD_ADDR_BW)
#define SFT_QSPI_0x25_DCARD_ADDR_EN                             (0)
#define MAX_QSPI_0x25_DCARD_ADDR_EN                             (0x1)
#define MSK_QSPI_0x25_DCARD_ADDR_EN                             (0x1 << SFT_QSPI_0x25_DCARD_ADDR_EN)
#define REG_QSPI_0x26                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x26 * 4))
#define SFT_QSPI_0x26_DCARD_DUM_CNT                             (2)
#define MAX_QSPI_0x26_DCARD_DUM_CNT                             (0xF)
#define MSK_QSPI_0x26_DCARD_DUM_CNT                             (0xF << SFT_QSPI_0x26_DCARD_DUM_CNT)
#define SFT_QSPI_0x26_DCARD_DUM_BW                              (1)
#define MAX_QSPI_0x26_DCARD_DUM_BW                              (0x1)
#define MSK_QSPI_0x26_DCARD_DUM_BW                              (0x1 << SFT_QSPI_0x26_DCARD_DUM_BW)
#define SFT_QSPI_0x26_DCARD_DUM_EN                              (0)
#define MAX_QSPI_0x26_DCARD_DUM_EN                              (0x1)
#define MSK_QSPI_0x26_DCARD_DUM_EN                              (0x1 << SFT_QSPI_0x26_DCARD_DUM_EN)
#define REG_QSPI_0x27                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x27 * 4))
#define SFT_QSPI_0x27_DCARD_DAT_DIR                             (14)
#define MAX_QSPI_0x27_DCARD_DAT_DIR                             (0x1)
#define MSK_QSPI_0x27_DCARD_DAT_DIR                             (0x1 << SFT_QSPI_0x27_DCARD_DAT_DIR)
#define SFT_QSPI_0x27_DCARD_DAT_CNT                             (2)
#define MAX_QSPI_0x27_DCARD_DAT_CNT                             (0xFFF)
#define MSK_QSPI_0x27_DCARD_DAT_CNT                             (0xFFF << SFT_QSPI_0x27_DCARD_DAT_CNT)
#define SFT_QSPI_0x27_DCARD_DAT_BW                              (1)
#define MAX_QSPI_0x27_DCARD_DAT_BW                              (0x1)
#define MSK_QSPI_0x27_DCARD_DAT_BW                              (0x1 << SFT_QSPI_0x27_DCARD_DAT_BW)
#define SFT_QSPI_0x27_DCARD_DAT_EN                              (0)
#define MAX_QSPI_0x27_DCARD_DAT_EN                              (0x1)
#define MSK_QSPI_0x27_DCARD_DAT_EN                              (0x1 << SFT_QSPI_0x27_DCARD_DAT_EN)
#define REG_QSPI_0x28                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x28 * 4))
#define SFT_QSPI_0x28_DCAWR_CMD_CNT                             (10)
#define MAX_QSPI_0x28_DCAWR_CMD_CNT                             (0xFF)
#define MSK_QSPI_0x28_DCAWR_CMD_CNT                             (0xFF << SFT_QSPI_0x28_DCAWR_CMD_CNT)
#define SFT_QSPI_0x28_DCAWR_CMD                                 (2)
#define MAX_QSPI_0x28_DCAWR_CMD                                 (0xFF)
#define MSK_QSPI_0x28_DCAWR_CMD                                 (0xFF << SFT_QSPI_0x28_DCAWR_CMD)
#define SFT_QSPI_0x28_DCAWR_CMD_BW                              (1)
#define MAX_QSPI_0x28_DCAWR_CMD_BW                              (0x1)
#define MSK_QSPI_0x28_DCAWR_CMD_BW                              (0x1 << SFT_QSPI_0x28_DCAWR_CMD_BW)
#define SFT_QSPI_0x28_DCAWR_CMD_EN                              (0)
#define MAX_QSPI_0x28_DCAWR_CMD_EN                              (0x1)
#define MSK_QSPI_0x28_DCAWR_CMD_EN                              (0x1 << SFT_QSPI_0x28_DCAWR_CMD_EN)
#define REG_QSPI_0x29                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x29 * 4))
#define SFT_QSPI_0x29_DCAWR_ADDR_CNT                            (26)
#define MAX_QSPI_0x29_DCAWR_ADDR_CNT                            (0x1F)
#define MSK_QSPI_0x29_DCAWR_ADDR_CNT                            (0x1F << SFT_QSPI_0x29_DCAWR_ADDR_CNT)
#define SFT_QSPI_0x29_DCAWR_ADDR_BW                             (1)
#define MAX_QSPI_0x29_DCAWR_ADDR_BW                             (0x1)
#define MSK_QSPI_0x29_DCAWR_ADDR_BW                             (0x1 << SFT_QSPI_0x29_DCAWR_ADDR_BW)
#define SFT_QSPI_0x29_DCAWR_ADDR_EN                             (0)
#define MAX_QSPI_0x29_DCAWR_ADDR_EN                             (0x1)
#define MSK_QSPI_0x29_DCAWR_ADDR_EN                             (0x1 << SFT_QSPI_0x29_DCAWR_ADDR_EN)
#define REG_QSPI_0x2A                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x2A * 4))
#define SFT_QSPI_0x2A_DCAWR_DUM_CNT                             (2)
#define MAX_QSPI_0x2A_DCAWR_DUM_CNT                             (0xF)
#define MSK_QSPI_0x2A_DCAWR_DUM_CNT                             (0xF << SFT_QSPI_0x2A_DCAWR_DUM_CNT)
#define SFT_QSPI_0x2A_DCAWR_DUM_BW                              (1)
#define MAX_QSPI_0x2A_DCAWR_DUM_BW                              (0x1)
#define MSK_QSPI_0x2A_DCAWR_DUM_BW                              (0x1 << SFT_QSPI_0x2A_DCAWR_DUM_BW)
#define SFT_QSPI_0x2A_DCAWR_DUM_EN                              (0)
#define MAX_QSPI_0x2A_DCAWR_DUM_EN                              (0x1)
#define MSK_QSPI_0x2A_DCAWR_DUM_EN                              (0x1 << SFT_QSPI_0x2A_DCAWR_DUM_EN)
#define REG_QSPI_0x2B                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x2B * 4))
#define SFT_QSPI_0x2B_DCAWR_DAT_DIR                             (14)
#define MAX_QSPI_0x2B_DCAWR_DAT_DIR                             (0x1)
#define MSK_QSPI_0x2B_DCAWR_DAT_DIR                             (0x1 << SFT_QSPI_0x2B_DCAWR_DAT_DIR)
#define SFT_QSPI_0x2B_DCAWR_DAT_CNT                             (2)
#define MAX_QSPI_0x2B_DCAWR_DAT_CNT                             (0xFFF)
#define MSK_QSPI_0x2B_DCAWR_DAT_CNT                             (0xFFF << SFT_QSPI_0x2B_DCAWR_DAT_CNT)
#define SFT_QSPI_0x2B_DCAWR_DAT_BW                              (1)
#define MAX_QSPI_0x2B_DCAWR_DAT_BW                              (0x1)
#define MSK_QSPI_0x2B_DCAWR_DAT_BW                              (0x1 << SFT_QSPI_0x2B_DCAWR_DAT_BW)
#define SFT_QSPI_0x2B_DCAWR_DAT_EN                              (0)
#define MAX_QSPI_0x2B_DCAWR_DAT_EN                              (0x1)
#define MSK_QSPI_0x2B_DCAWR_DAT_EN                              (0x1 << SFT_QSPI_0x2B_DCAWR_DAT_EN)
#define REG_QSPI_0x2C                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x2C * 4))
#define SFT_QSPI_0x2C_RW_REQUEST_MSK                            (0)
#define MAX_QSPI_0x2C_RW_REQUEST_MSK                            (0x1)
#define MSK_QSPI_0x2C_RW_REQUEST_MSK                            (0x1 << SFT_QSPI_0x2C_RW_REQUEST_MSK)
#define REG_QSPI_0x35                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x35 * 4))
#define REG_QSPI_0x36                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x36 * 4))
#define SFT_QSPI_0x36_NEAR_FUL_VID                              (20)
#define MAX_QSPI_0x36_NEAR_FUL_VID                              (0x1)
#define MSK_QSPI_0x36_NEAR_FUL_VID                              (0x1 << SFT_QSPI_0x36_NEAR_FUL_VID)
#define SFT_QSPI_0x36_NEAR_EMP_VID                              (19)
#define MAX_QSPI_0x36_NEAR_EMP_VID                              (0x1)
#define MSK_QSPI_0x36_NEAR_EMP_VID                              (0x1 << SFT_QSPI_0x36_NEAR_EMP_VID)
#define SFT_QSPI_0x36_NEAR_FUL_AUD                              (18)
#define MAX_QSPI_0x36_NEAR_FUL_AUD                              (0x1)
#define MSK_QSPI_0x36_NEAR_FUL_AUD                              (0x1 << SFT_QSPI_0x36_NEAR_FUL_AUD)
#define SFT_QSPI_0x36_NEAR_EMP_AUD                              (17)
#define MAX_QSPI_0x36_NEAR_EMP_AUD                              (0x1)
#define MSK_QSPI_0x36_NEAR_EMP_AUD                              (0x1 << SFT_QSPI_0x36_NEAR_EMP_AUD)
#define SFT_QSPI_0x36_INT_SW_OP                                 (16)
#define MAX_QSPI_0x36_INT_SW_OP                                 (0x1)
#define MSK_QSPI_0x36_INT_SW_OP                                 (0x1 << SFT_QSPI_0x36_INT_SW_OP)
#define SFT_QSPI_0x36_INT_STATUS                                (0)
#define MAX_QSPI_0x36_INT_STATUS                                (0xFFFF)
#define MSK_QSPI_0x36_INT_STATUS                                (0xFFFF << SFT_QSPI_0x36_INT_STATUS)
#define REG_QSPI_0x37                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x37 * 4))
#define SFT_QSPI_0x37_ADDR_VIDTX_REG                            (0)
#define MAX_QSPI_0x37_ADDR_VIDTX_REG                            (0xFFFFFF)
#define MSK_QSPI_0x37_ADDR_VIDTX_REG                            (0xFFFFFF << SFT_QSPI_0x37_ADDR_VIDTX_REG)
#define REG_QSPI_0x38                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x38 * 4))
#define SFT_QSPI_0x38_ADDR_VIDRX_REG                            (0)
#define MAX_QSPI_0x38_ADDR_VIDRX_REG                            (0xFFFFFF)
#define MSK_QSPI_0x38_ADDR_VIDRX_REG                            (0xFFFFFF << SFT_QSPI_0x38_ADDR_VIDRX_REG)
#define REG_QSPI_0x39                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x39 * 4))
#define SFT_QSPI_0x39_ADDR_AUDTX_REG                            (0)
#define MAX_QSPI_0x39_ADDR_AUDTX_REG                            (0xFFFFFF)
#define MSK_QSPI_0x39_ADDR_AUDTX_REG                            (0xFFFFFF << SFT_QSPI_0x39_ADDR_AUDTX_REG)
#define REG_QSPI_0x3A                                           (*(volatile unsigned long*)(MDU_QSPI_BASE_ADDR + 0x3A * 4))
#define SFT_QSPI_0x3A_ADDR_AUDRX_REG                            (0)
#define MAX_QSPI_0x3A_ADDR_AUDRX_REG                            (0xFFFFFF)
#define MSK_QSPI_0x3A_ADDR_AUDRX_REG                            (0xFFFFFF << SFT_QSPI_0x3A_ADDR_AUDRX_REG)

#define MDU_UART0_BASE_ADDR                                     0x01808000
#define REG_UART0_CONF                                          (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x00 * 4))
#define SFT_UART0_CONF_TX_ENABLE                                (0)
#define MAX_UART0_CONF_TX_ENABLE                                (0x1)
#define MSK_UART0_CONF_TX_ENABLE                                (0x1 << SFT_UART0_CONF_TX_ENABLE)
#define SFT_UART0_CONF_RX_ENABLE                                (1)
#define MAX_UART0_CONF_RX_ENABLE                                (0x1)
#define MSK_UART0_CONF_RX_ENABLE                                (0x1 << SFT_UART0_CONF_RX_ENABLE)
#define SFT_UART0_CONF_IRDA                                     (2)
#define MAX_UART0_CONF_IRDA                                     (0x1)
#define MSK_UART0_CONF_IRDA                                     (0x1 << SFT_UART0_CONF_IRDA)
#define SFT_UART0_CONF_LEN                                      (3)
#define MAX_UART0_CONF_LEN                                      (0x3)
#define MSK_UART0_CONF_LEN                                      (0x3 << SFT_UART0_CONF_LEN)
#define SFT_UART0_CONF_PAR_EN                                   (5)
#define MAX_UART0_CONF_PAR_EN                                   (0x1)
#define MSK_UART0_CONF_PAR_EN                                   (0x1 << SFT_UART0_CONF_PAR_EN)
#define SFT_UART0_CONF_PAR_MODE                                 (6)
#define MAX_UART0_CONF_PAR_MODE                                 (0x1)
#define MSK_UART0_CONF_PAR_MODE                                 (0x1 << SFT_UART0_CONF_PAR_MODE)
#define SFT_UART0_CONF_STOP_LEN                                 (7)
#define MAX_UART0_CONF_STOP_LEN                                 (0x1)
#define MSK_UART0_CONF_STOP_LEN                                 (0x1 << SFT_UART0_CONF_STOP_LEN)
#define SFT_UART0_CONF_CLK_DIVID                                (8)
#define MAX_UART0_CONF_CLK_DIVID                                (0x1FFF)
#define MSK_UART0_CONF_CLK_DIVID                                (0x1FFF << SFT_UART0_CONF_CLK_DIVID)
#define REG_UART0_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x01 * 4))
#define SFT_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART0_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART0_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART0_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART0_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x02 * 4))
#define SFT_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART0_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART0_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART0_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART0_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART0_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART0_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART0_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART0_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART0_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART0_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART0_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART0_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART0_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART0_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART0_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART0_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x03 * 4))
#define SFT_UART0_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART0_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART0_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART0_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART0_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART0_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART0_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART0_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART0_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x04 * 4))
#define SFT_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART0_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART0_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART0_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART0_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART0_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART0_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART0_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART0_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART0_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART0_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x05 * 4))
#define SFT_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART0_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART0_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART0_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART0_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART0_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART0_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART0_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART0_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART0_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART0_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART0_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART0_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART0_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART0_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART0_INT_STATUS_TX_STOP_END)
#define SFT_UART0_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART0_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART0_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART0_INT_STATUS_RX_STOP_END)
#define SFT_UART0_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART0_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART0_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART0_INT_STATUS_RXD_WAKEUP)
#define REG_UART0_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x06 * 4))
#define SFT_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART0_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART0_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART0_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART0_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x07 * 4))
#define SFT_UART0_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART0_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART0_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART0_WAKE_CONF_WAKE_COUNT)
#define SFT_UART0_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART0_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART0_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART0_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART0_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART0_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART0_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART0_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART0_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART0_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART0_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART0_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_UART1_BASE_ADDR                                     0x01810000
#define REG_UART1_CONF                                          (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x00 * 4))
#define SFT_UART1_CONF_TX_ENABLE                                (0)
#define MAX_UART1_CONF_TX_ENABLE                                (0x1)
#define MSK_UART1_CONF_TX_ENABLE                                (0x1 << SFT_UART1_CONF_TX_ENABLE)
#define SFT_UART1_CONF_RX_ENABLE                                (1)
#define MAX_UART1_CONF_RX_ENABLE                                (0x1)
#define MSK_UART1_CONF_RX_ENABLE                                (0x1 << SFT_UART1_CONF_RX_ENABLE)
#define SFT_UART1_CONF_IRDA                                     (2)
#define MAX_UART1_CONF_IRDA                                     (0x1)
#define MSK_UART1_CONF_IRDA                                     (0x1 << SFT_UART1_CONF_IRDA)
#define SFT_UART1_CONF_LEN                                      (3)
#define MAX_UART1_CONF_LEN                                      (0x3)
#define MSK_UART1_CONF_LEN                                      (0x3 << SFT_UART1_CONF_LEN)
#define SFT_UART1_CONF_PAR_EN                                   (5)
#define MAX_UART1_CONF_PAR_EN                                   (0x1)
#define MSK_UART1_CONF_PAR_EN                                   (0x1 << SFT_UART1_CONF_PAR_EN)
#define SFT_UART1_CONF_PAR_MODE                                 (6)
#define MAX_UART1_CONF_PAR_MODE                                 (0x1)
#define MSK_UART1_CONF_PAR_MODE                                 (0x1 << SFT_UART1_CONF_PAR_MODE)
#define SFT_UART1_CONF_STOP_LEN                                 (7)
#define MAX_UART1_CONF_STOP_LEN                                 (0x1)
#define MSK_UART1_CONF_STOP_LEN                                 (0x1 << SFT_UART1_CONF_STOP_LEN)
#define SFT_UART1_CONF_CLK_DIVID                                (8)
#define MAX_UART1_CONF_CLK_DIVID                                (0x1FFF)
#define MSK_UART1_CONF_CLK_DIVID                                (0x1FFF << SFT_UART1_CONF_CLK_DIVID)
#define REG_UART1_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x01 * 4))
#define SFT_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART1_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART1_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART1_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART1_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x02 * 4))
#define SFT_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART1_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART1_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART1_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART1_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART1_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART1_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART1_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART1_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART1_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART1_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART1_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART1_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART1_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART1_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART1_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART1_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x03 * 4))
#define SFT_UART1_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART1_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART1_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART1_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART1_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART1_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART1_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART1_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART1_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x04 * 4))
#define SFT_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART1_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART1_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART1_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART1_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART1_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART1_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART1_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART1_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART1_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART1_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x05 * 4))
#define SFT_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART1_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART1_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART1_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART1_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART1_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART1_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART1_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART1_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART1_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART1_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART1_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART1_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART1_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART1_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART1_INT_STATUS_TX_STOP_END)
#define SFT_UART1_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART1_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART1_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART1_INT_STATUS_RX_STOP_END)
#define SFT_UART1_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART1_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART1_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART1_INT_STATUS_RXD_WAKEUP)
#define REG_UART1_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x06 * 4))
#define SFT_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART1_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART1_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART1_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART1_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x07 * 4))
#define SFT_UART1_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART1_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART1_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART1_WAKE_CONF_WAKE_COUNT)
#define SFT_UART1_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART1_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART1_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART1_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART1_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART1_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART1_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART1_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART1_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART1_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART1_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART1_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_UART2_BASE_ADDR                                     0x01818000
#define REG_UART2_CONF                                          (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x00 * 4))
#define SFT_UART2_CONF_TX_ENABLE                                (0)
#define MAX_UART2_CONF_TX_ENABLE                                (0x1)
#define MSK_UART2_CONF_TX_ENABLE                                (0x1 << SFT_UART2_CONF_TX_ENABLE)
#define SFT_UART2_CONF_RX_ENABLE                                (1)
#define MAX_UART2_CONF_RX_ENABLE                                (0x1)
#define MSK_UART2_CONF_RX_ENABLE                                (0x1 << SFT_UART2_CONF_RX_ENABLE)
#define SFT_UART2_CONF_IRDA                                     (2)
#define MAX_UART2_CONF_IRDA                                     (0x1)
#define MSK_UART2_CONF_IRDA                                     (0x1 << SFT_UART2_CONF_IRDA)
#define SFT_UART2_CONF_LEN                                      (3)
#define MAX_UART2_CONF_LEN                                      (0x3)
#define MSK_UART2_CONF_LEN                                      (0x3 << SFT_UART2_CONF_LEN)
#define SFT_UART2_CONF_PAR_EN                                   (5)
#define MAX_UART2_CONF_PAR_EN                                   (0x1)
#define MSK_UART2_CONF_PAR_EN                                   (0x1 << SFT_UART2_CONF_PAR_EN)
#define SFT_UART2_CONF_PAR_MODE                                 (6)
#define MAX_UART2_CONF_PAR_MODE                                 (0x1)
#define MSK_UART2_CONF_PAR_MODE                                 (0x1 << SFT_UART2_CONF_PAR_MODE)
#define SFT_UART2_CONF_STOP_LEN                                 (7)
#define MAX_UART2_CONF_STOP_LEN                                 (0x1)
#define MSK_UART2_CONF_STOP_LEN                                 (0x1 << SFT_UART2_CONF_STOP_LEN)
#define SFT_UART2_CONF_CLK_DIVID                                (8)
#define MAX_UART2_CONF_CLK_DIVID                                (0x1FFF)
#define MSK_UART2_CONF_CLK_DIVID                                (0x1FFF << SFT_UART2_CONF_CLK_DIVID)
#define REG_UART2_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x01 * 4))
#define SFT_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART2_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART2_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART2_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART2_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x02 * 4))
#define SFT_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART2_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART2_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART2_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART2_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART2_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART2_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART2_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART2_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART2_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART2_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART2_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART2_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART2_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART2_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART2_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART2_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x03 * 4))
#define SFT_UART2_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART2_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART2_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART2_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART2_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART2_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART2_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART2_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART2_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x04 * 4))
#define SFT_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART2_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART2_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART2_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART2_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART2_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART2_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART2_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART2_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART2_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART2_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x05 * 4))
#define SFT_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART2_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART2_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART2_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART2_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART2_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART2_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART2_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART2_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART2_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART2_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART2_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART2_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART2_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART2_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART2_INT_STATUS_TX_STOP_END)
#define SFT_UART2_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART2_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART2_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART2_INT_STATUS_RX_STOP_END)
#define SFT_UART2_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART2_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART2_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART2_INT_STATUS_RXD_WAKEUP)
#define REG_UART2_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x06 * 4))
#define SFT_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART2_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART2_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART2_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART2_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x07 * 4))
#define SFT_UART2_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART2_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART2_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART2_WAKE_CONF_WAKE_COUNT)
#define SFT_UART2_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART2_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART2_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART2_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART2_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART2_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART2_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART2_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART2_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART2_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART2_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART2_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_SPI0_BASE_ADDR                                      0x01820000
#define REG_SPI0_CFG                                            (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x00 * 4))
#define SFT_SPI0_CFG_BYTE_INTLVAL                               (24)
#define MAX_SPI0_CFG_BYTE_INTLVAL                               (0x3F)
#define MSK_SPI0_CFG_BYTE_INTLVAL                               (0x3F << SFT_SPI0_CFG_BYTE_INTLVAL)
#define SFT_SPI0_CFG_EN                                         (23)
#define MAX_SPI0_CFG_EN                                         (0x1)
#define MSK_SPI0_CFG_EN                                         (0x1 << SFT_SPI0_CFG_EN)
#define SFT_SPI0_CFG_MSTEN                                      (22)
#define MAX_SPI0_CFG_MSTEN                                      (0x1)
#define MSK_SPI0_CFG_MSTEN                                      (0x1 << SFT_SPI0_CFG_MSTEN)
#define SFT_SPI0_CFG_CKPHA                                      (21)
#define MAX_SPI0_CFG_CKPHA                                      (0x1)
#define MSK_SPI0_CFG_CKPHA                                      (0x1 << SFT_SPI0_CFG_CKPHA)
#define SFT_SPI0_CFG_CKPOL                                      (20)
#define MAX_SPI0_CFG_CKPOL                                      (0x1)
#define MSK_SPI0_CFG_CKPOL                                      (0x1 << SFT_SPI0_CFG_CKPOL)
#define SFT_SPI0_CFG_LSB_FIRST                                  (19)
#define MAX_SPI0_CFG_LSB_FIRST                                  (0x1)
#define MSK_SPI0_CFG_LSB_FIRST                                  (0x1 << SFT_SPI0_CFG_LSB_FIRST)
#define SFT_SPI0_CFG_BIT_WDTH                                   (18)
#define MAX_SPI0_CFG_BIT_WDTH                                   (0x1)
#define MSK_SPI0_CFG_BIT_WDTH                                   (0x1 << SFT_SPI0_CFG_BIT_WDTH)
#define SFT_SPI0_CFG_WIRE3_EN                                   (17)
#define MAX_SPI0_CFG_WIRE3_EN                                   (0x1)
#define MSK_SPI0_CFG_WIRE3_EN                                   (0x1 << SFT_SPI0_CFG_WIRE3_EN)
#define SFT_SPI0_CFG_SLV_RELEASE_INTEN                          (16)
#define MAX_SPI0_CFG_SLV_RELEASE_INTEN                          (0x1)
#define MSK_SPI0_CFG_SLV_RELEASE_INTEN                          (0x1 << SFT_SPI0_CFG_SLV_RELEASE_INTEN)
#define SFT_SPI0_CFG_CKR                                        (8)
#define MAX_SPI0_CFG_CKR                                        (0xFF)
#define MSK_SPI0_CFG_CKR                                        (0xFF << SFT_SPI0_CFG_CKR)
#define SFT_SPI0_CFG_RXFIFO_INT_EN                              (7)
#define MAX_SPI0_CFG_RXFIFO_INT_EN                              (0x1)
#define MSK_SPI0_CFG_RXFIFO_INT_EN                              (0x1 << SFT_SPI0_CFG_RXFIFO_INT_EN)
#define SFT_SPI0_CFG_TXFIFO_INT_EN                              (6)
#define MAX_SPI0_CFG_TXFIFO_INT_EN                              (0x1)
#define MSK_SPI0_CFG_TXFIFO_INT_EN                              (0x1 << SFT_SPI0_CFG_TXFIFO_INT_EN)
#define SFT_SPI0_CFG_RXOVF_EN                                   (5)
#define MAX_SPI0_CFG_RXOVF_EN                                   (0x1)
#define MSK_SPI0_CFG_RXOVF_EN                                   (0x1 << SFT_SPI0_CFG_RXOVF_EN)
#define SFT_SPI0_CFG_TXUDF_EN                                   (4)
#define MAX_SPI0_CFG_TXUDF_EN                                   (0x1)
#define MSK_SPI0_CFG_TXUDF_EN                                   (0x1 << SFT_SPI0_CFG_TXUDF_EN)
#define SFT_SPI0_CFG_RXFIFO_INT_LEVEL                           (2)
#define MAX_SPI0_CFG_RXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI0_CFG_RXFIFO_INT_LEVEL                           (0x3 << SFT_SPI0_CFG_RXFIFO_INT_LEVEL)
#define SFT_SPI0_CFG_TXFIFO_INT_LEVEL                           (0)
#define MAX_SPI0_CFG_TXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI0_CFG_TXFIFO_INT_LEVEL                           (0x3 << SFT_SPI0_CFG_TXFIFO_INT_LEVEL)
#define REG_SPI0_CN                                             (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x01 * 4))
#define SFT_SPI0_CN_RX_TRANS_LEN                                (20)
#define MAX_SPI0_CN_RX_TRANS_LEN                                (0xFFF)
#define MSK_SPI0_CN_RX_TRANS_LEN                                (0xFFF << SFT_SPI0_CN_RX_TRANS_LEN)
#define SFT_SPI0_CN_TX_TRANS_LEN                                (8)
#define MAX_SPI0_CN_TX_TRANS_LEN                                (0xFFF)
#define MSK_SPI0_CN_TX_TRANS_LEN                                (0xFFF << SFT_SPI0_CN_TX_TRANS_LEN)
#define SFT_SPI0_CN_RX_FINISH_INT_EN                            (3)
#define MAX_SPI0_CN_RX_FINISH_INT_EN                            (0x1)
#define MSK_SPI0_CN_RX_FINISH_INT_EN                            (0x1 << SFT_SPI0_CN_RX_FINISH_INT_EN)
#define SFT_SPI0_CN_TX_FINISH_INT_EN                            (2)
#define MAX_SPI0_CN_TX_FINISH_INT_EN                            (0x1)
#define MSK_SPI0_CN_TX_FINISH_INT_EN                            (0x1 << SFT_SPI0_CN_TX_FINISH_INT_EN)
#define SFT_SPI0_CN_RX_EN                                       (1)
#define MAX_SPI0_CN_RX_EN                                       (0x1)
#define MSK_SPI0_CN_RX_EN                                       (0x1 << SFT_SPI0_CN_RX_EN)
#define SFT_SPI0_CN_TX_EN                                       (0)
#define MAX_SPI0_CN_TX_EN                                       (0x1)
#define MSK_SPI0_CN_TX_EN                                       (0x1 << SFT_SPI0_CN_TX_EN)
#define REG_SPI0_STAT                                           (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x02 * 4))
#define SFT_SPI0_STAT_RXFIFO_CLR                                (17)
#define MAX_SPI0_STAT_RXFIFO_CLR                                (0x1)
#define MSK_SPI0_STAT_RXFIFO_CLR                                (0x1 << SFT_SPI0_STAT_RXFIFO_CLR)
#define SFT_SPI0_STAT_TXFIFO_CLR                                (16)
#define MAX_SPI0_STAT_TXFIFO_CLR                                (0x1)
#define MSK_SPI0_STAT_TXFIFO_CLR                                (0x1 << SFT_SPI0_STAT_TXFIFO_CLR)
#define SFT_SPI0_STAT_RX_FINISH_INT                             (14)
#define MAX_SPI0_STAT_RX_FINISH_INT                             (0x1)
#define MSK_SPI0_STAT_RX_FINISH_INT                             (0x1 << SFT_SPI0_STAT_RX_FINISH_INT)
#define SFT_SPI0_STAT_TX_FINISH_INT                             (13)
#define MAX_SPI0_STAT_TX_FINISH_INT                             (0x1)
#define MSK_SPI0_STAT_TX_FINISH_INT                             (0x1 << SFT_SPI0_STAT_TX_FINISH_INT)
#define SFT_SPI0_STAT_RXOVF                                     (12)
#define MAX_SPI0_STAT_RXOVF                                     (0x1)
#define MSK_SPI0_STAT_RXOVF                                     (0x1 << SFT_SPI0_STAT_RXOVF)
#define SFT_SPI0_STAT_TXUDF                                     (11)
#define MAX_SPI0_STAT_TXUDF                                     (0x1)
#define MSK_SPI0_STAT_TXUDF                                     (0x1 << SFT_SPI0_STAT_TXUDF)
#define SFT_SPI0_STAT_SLV_RELEASE_INT                           (10)
#define MAX_SPI0_STAT_SLV_RELEASE_INT                           (0x1)
#define MSK_SPI0_STAT_SLV_RELEASE_INT                           (0x1 << SFT_SPI0_STAT_SLV_RELEASE_INT)
#define SFT_SPI0_STAT_RXFIFO_INT                                (9)
#define MAX_SPI0_STAT_RXFIFO_INT                                (0x1)
#define MSK_SPI0_STAT_RXFIFO_INT                                (0x1 << SFT_SPI0_STAT_RXFIFO_INT)
#define SFT_SPI0_STAT_TXFIFO_INT                                (8)
#define MAX_SPI0_STAT_TXFIFO_INT                                (0x1)
#define MSK_SPI0_STAT_TXFIFO_INT                                (0x1 << SFT_SPI0_STAT_TXFIFO_INT)
#define SFT_SPI0_STAT_RXFIFO_RD_READY                           (2)
#define MAX_SPI0_STAT_RXFIFO_RD_READY                           (0x1)
#define MSK_SPI0_STAT_RXFIFO_RD_READY                           (0x1 << SFT_SPI0_STAT_RXFIFO_RD_READY)
#define SFT_SPI0_STAT_TXFIFO_WR_READY                           (1)
#define MAX_SPI0_STAT_TXFIFO_WR_READY                           (0x1)
#define MSK_SPI0_STAT_TXFIFO_WR_READY                           (0x1 << SFT_SPI0_STAT_TXFIFO_WR_READY)
#define REG_SPI0_DAT                                            (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x03 * 4))
#define SFT_SPI0_DAT_DAT                                        (0)
#define MAX_SPI0_DAT_DAT                                        (0xFFFF)
#define MSK_SPI0_DAT_DAT                                        (0xFFFF << SFT_SPI0_DAT_DAT)

#define MDU_SPI1_BASE_ADDR                                      0x01828000
#define REG_SPI1_CFG                                            (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x00 * 4))
#define SFT_SPI1_CFG_BYTE_INTLVAL                               (24)
#define MAX_SPI1_CFG_BYTE_INTLVAL                               (0x3F)
#define MSK_SPI1_CFG_BYTE_INTLVAL                               (0x3F << SFT_SPI1_CFG_BYTE_INTLVAL)
#define SFT_SPI1_CFG_EN                                         (23)
#define MAX_SPI1_CFG_EN                                         (0x1)
#define MSK_SPI1_CFG_EN                                         (0x1 << SFT_SPI1_CFG_EN)
#define SFT_SPI1_CFG_MSTEN                                      (22)
#define MAX_SPI1_CFG_MSTEN                                      (0x1)
#define MSK_SPI1_CFG_MSTEN                                      (0x1 << SFT_SPI1_CFG_MSTEN)
#define SFT_SPI1_CFG_CKPHA                                      (21)
#define MAX_SPI1_CFG_CKPHA                                      (0x1)
#define MSK_SPI1_CFG_CKPHA                                      (0x1 << SFT_SPI1_CFG_CKPHA)
#define SFT_SPI1_CFG_CKPOL                                      (20)
#define MAX_SPI1_CFG_CKPOL                                      (0x1)
#define MSK_SPI1_CFG_CKPOL                                      (0x1 << SFT_SPI1_CFG_CKPOL)
#define SFT_SPI1_CFG_LSB_FIRST                                  (19)
#define MAX_SPI1_CFG_LSB_FIRST                                  (0x1)
#define MSK_SPI1_CFG_LSB_FIRST                                  (0x1 << SFT_SPI1_CFG_LSB_FIRST)
#define SFT_SPI1_CFG_BIT_WDTH                                   (18)
#define MAX_SPI1_CFG_BIT_WDTH                                   (0x1)
#define MSK_SPI1_CFG_BIT_WDTH                                   (0x1 << SFT_SPI1_CFG_BIT_WDTH)
#define SFT_SPI1_CFG_WIRE3_EN                                   (17)
#define MAX_SPI1_CFG_WIRE3_EN                                   (0x1)
#define MSK_SPI1_CFG_WIRE3_EN                                   (0x1 << SFT_SPI1_CFG_WIRE3_EN)
#define SFT_SPI1_CFG_SLV_RELEASE_INTEN                          (16)
#define MAX_SPI1_CFG_SLV_RELEASE_INTEN                          (0x1)
#define MSK_SPI1_CFG_SLV_RELEASE_INTEN                          (0x1 << SFT_SPI1_CFG_SLV_RELEASE_INTEN)
#define SFT_SPI1_CFG_CKR                                        (8)
#define MAX_SPI1_CFG_CKR                                        (0xFF)
#define MSK_SPI1_CFG_CKR                                        (0xFF << SFT_SPI1_CFG_CKR)
#define SFT_SPI1_CFG_RXFIFO_INT_EN                              (7)
#define MAX_SPI1_CFG_RXFIFO_INT_EN                              (0x1)
#define MSK_SPI1_CFG_RXFIFO_INT_EN                              (0x1 << SFT_SPI1_CFG_RXFIFO_INT_EN)
#define SFT_SPI1_CFG_TXFIFO_INT_EN                              (6)
#define MAX_SPI1_CFG_TXFIFO_INT_EN                              (0x1)
#define MSK_SPI1_CFG_TXFIFO_INT_EN                              (0x1 << SFT_SPI1_CFG_TXFIFO_INT_EN)
#define SFT_SPI1_CFG_RXOVF_EN                                   (5)
#define MAX_SPI1_CFG_RXOVF_EN                                   (0x1)
#define MSK_SPI1_CFG_RXOVF_EN                                   (0x1 << SFT_SPI1_CFG_RXOVF_EN)
#define SFT_SPI1_CFG_TXUDF_EN                                   (4)
#define MAX_SPI1_CFG_TXUDF_EN                                   (0x1)
#define MSK_SPI1_CFG_TXUDF_EN                                   (0x1 << SFT_SPI1_CFG_TXUDF_EN)
#define SFT_SPI1_CFG_RXFIFO_INT_LEVEL                           (2)
#define MAX_SPI1_CFG_RXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI1_CFG_RXFIFO_INT_LEVEL                           (0x3 << SFT_SPI1_CFG_RXFIFO_INT_LEVEL)
#define SFT_SPI1_CFG_TXFIFO_INT_LEVEL                           (0)
#define MAX_SPI1_CFG_TXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI1_CFG_TXFIFO_INT_LEVEL                           (0x3 << SFT_SPI1_CFG_TXFIFO_INT_LEVEL)
#define REG_SPI1_CN                                             (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x01 * 4))
#define SFT_SPI1_CN_RX_TRANS_LEN                                (20)
#define MAX_SPI1_CN_RX_TRANS_LEN                                (0xFFF)
#define MSK_SPI1_CN_RX_TRANS_LEN                                (0xFFF << SFT_SPI1_CN_RX_TRANS_LEN)
#define SFT_SPI1_CN_TX_TRANS_LEN                                (8)
#define MAX_SPI1_CN_TX_TRANS_LEN                                (0xFFF)
#define MSK_SPI1_CN_TX_TRANS_LEN                                (0xFFF << SFT_SPI1_CN_TX_TRANS_LEN)
#define SFT_SPI1_CN_RX_FINISH_INT_EN                            (3)
#define MAX_SPI1_CN_RX_FINISH_INT_EN                            (0x1)
#define MSK_SPI1_CN_RX_FINISH_INT_EN                            (0x1 << SFT_SPI1_CN_RX_FINISH_INT_EN)
#define SFT_SPI1_CN_TX_FINISH_INT_EN                            (2)
#define MAX_SPI1_CN_TX_FINISH_INT_EN                            (0x1)
#define MSK_SPI1_CN_TX_FINISH_INT_EN                            (0x1 << SFT_SPI1_CN_TX_FINISH_INT_EN)
#define SFT_SPI1_CN_RX_EN                                       (1)
#define MAX_SPI1_CN_RX_EN                                       (0x1)
#define MSK_SPI1_CN_RX_EN                                       (0x1 << SFT_SPI1_CN_RX_EN)
#define SFT_SPI1_CN_TX_EN                                       (0)
#define MAX_SPI1_CN_TX_EN                                       (0x1)
#define MSK_SPI1_CN_TX_EN                                       (0x1 << SFT_SPI1_CN_TX_EN)
#define REG_SPI1_STAT                                           (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x02 * 4))
#define SFT_SPI1_STAT_RXFIFO_CLR                                (17)
#define MAX_SPI1_STAT_RXFIFO_CLR                                (0x1)
#define MSK_SPI1_STAT_RXFIFO_CLR                                (0x1 << SFT_SPI1_STAT_RXFIFO_CLR)
#define SFT_SPI1_STAT_TXFIFO_CLR                                (16)
#define MAX_SPI1_STAT_TXFIFO_CLR                                (0x1)
#define MSK_SPI1_STAT_TXFIFO_CLR                                (0x1 << SFT_SPI1_STAT_TXFIFO_CLR)
#define SFT_SPI1_STAT_RX_FINISH_INT                             (14)
#define MAX_SPI1_STAT_RX_FINISH_INT                             (0x1)
#define MSK_SPI1_STAT_RX_FINISH_INT                             (0x1 << SFT_SPI1_STAT_RX_FINISH_INT)
#define SFT_SPI1_STAT_TX_FINISH_INT                             (13)
#define MAX_SPI1_STAT_TX_FINISH_INT                             (0x1)
#define MSK_SPI1_STAT_TX_FINISH_INT                             (0x1 << SFT_SPI1_STAT_TX_FINISH_INT)
#define SFT_SPI1_STAT_RXOVF                                     (12)
#define MAX_SPI1_STAT_RXOVF                                     (0x1)
#define MSK_SPI1_STAT_RXOVF                                     (0x1 << SFT_SPI1_STAT_RXOVF)
#define SFT_SPI1_STAT_TXUDF                                     (11)
#define MAX_SPI1_STAT_TXUDF                                     (0x1)
#define MSK_SPI1_STAT_TXUDF                                     (0x1 << SFT_SPI1_STAT_TXUDF)
#define SFT_SPI1_STAT_SLV_RELEASE_INT                           (10)
#define MAX_SPI1_STAT_SLV_RELEASE_INT                           (0x1)
#define MSK_SPI1_STAT_SLV_RELEASE_INT                           (0x1 << SFT_SPI1_STAT_SLV_RELEASE_INT)
#define SFT_SPI1_STAT_RXFIFO_INT                                (9)
#define MAX_SPI1_STAT_RXFIFO_INT                                (0x1)
#define MSK_SPI1_STAT_RXFIFO_INT                                (0x1 << SFT_SPI1_STAT_RXFIFO_INT)
#define SFT_SPI1_STAT_TXFIFO_INT                                (8)
#define MAX_SPI1_STAT_TXFIFO_INT                                (0x1)
#define MSK_SPI1_STAT_TXFIFO_INT                                (0x1 << SFT_SPI1_STAT_TXFIFO_INT)
#define SFT_SPI1_STAT_RXFIFO_RD_READY                           (2)
#define MAX_SPI1_STAT_RXFIFO_RD_READY                           (0x1)
#define MSK_SPI1_STAT_RXFIFO_RD_READY                           (0x1 << SFT_SPI1_STAT_RXFIFO_RD_READY)
#define SFT_SPI1_STAT_TXFIFO_WR_READY                           (1)
#define MAX_SPI1_STAT_TXFIFO_WR_READY                           (0x1)
#define MSK_SPI1_STAT_TXFIFO_WR_READY                           (0x1 << SFT_SPI1_STAT_TXFIFO_WR_READY)
#define REG_SPI1_DAT                                            (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x03 * 4))
#define SFT_SPI1_DAT_DAT                                        (0)
#define MAX_SPI1_DAT_DAT                                        (0xFFFF)
#define MSK_SPI1_DAT_DAT                                        (0xFFFF << SFT_SPI1_DAT_DAT)

#define MDU_SPI2_BASE_ADDR                                      0x01830000
#define REG_SPI2_CFG                                            (*(volatile unsigned long*)(MDU_SPI2_BASE_ADDR + 0x00 * 4))
#define SFT_SPI2_CFG_BYTE_INTLVAL                               (24)
#define MAX_SPI2_CFG_BYTE_INTLVAL                               (0x3F)
#define MSK_SPI2_CFG_BYTE_INTLVAL                               (0x3F << SFT_SPI2_CFG_BYTE_INTLVAL)
#define SFT_SPI2_CFG_EN                                         (23)
#define MAX_SPI2_CFG_EN                                         (0x1)
#define MSK_SPI2_CFG_EN                                         (0x1 << SFT_SPI2_CFG_EN)
#define SFT_SPI2_CFG_MSTEN                                      (22)
#define MAX_SPI2_CFG_MSTEN                                      (0x1)
#define MSK_SPI2_CFG_MSTEN                                      (0x1 << SFT_SPI2_CFG_MSTEN)
#define SFT_SPI2_CFG_CKPHA                                      (21)
#define MAX_SPI2_CFG_CKPHA                                      (0x1)
#define MSK_SPI2_CFG_CKPHA                                      (0x1 << SFT_SPI2_CFG_CKPHA)
#define SFT_SPI2_CFG_CKPOL                                      (20)
#define MAX_SPI2_CFG_CKPOL                                      (0x1)
#define MSK_SPI2_CFG_CKPOL                                      (0x1 << SFT_SPI2_CFG_CKPOL)
#define SFT_SPI2_CFG_LSB_FIRST                                  (19)
#define MAX_SPI2_CFG_LSB_FIRST                                  (0x1)
#define MSK_SPI2_CFG_LSB_FIRST                                  (0x1 << SFT_SPI2_CFG_LSB_FIRST)
#define SFT_SPI2_CFG_BIT_WDTH                                   (18)
#define MAX_SPI2_CFG_BIT_WDTH                                   (0x1)
#define MSK_SPI2_CFG_BIT_WDTH                                   (0x1 << SFT_SPI2_CFG_BIT_WDTH)
#define SFT_SPI2_CFG_WIRE3_EN                                   (17)
#define MAX_SPI2_CFG_WIRE3_EN                                   (0x1)
#define MSK_SPI2_CFG_WIRE3_EN                                   (0x1 << SFT_SPI2_CFG_WIRE3_EN)
#define SFT_SPI2_CFG_SLV_RELEASE_INTEN                          (16)
#define MAX_SPI2_CFG_SLV_RELEASE_INTEN                          (0x1)
#define MSK_SPI2_CFG_SLV_RELEASE_INTEN                          (0x1 << SFT_SPI2_CFG_SLV_RELEASE_INTEN)
#define SFT_SPI2_CFG_CKR                                        (8)
#define MAX_SPI2_CFG_CKR                                        (0xFF)
#define MSK_SPI2_CFG_CKR                                        (0xFF << SFT_SPI2_CFG_CKR)
#define SFT_SPI2_CFG_RXFIFO_INT_EN                              (7)
#define MAX_SPI2_CFG_RXFIFO_INT_EN                              (0x1)
#define MSK_SPI2_CFG_RXFIFO_INT_EN                              (0x1 << SFT_SPI2_CFG_RXFIFO_INT_EN)
#define SFT_SPI2_CFG_TXFIFO_INT_EN                              (6)
#define MAX_SPI2_CFG_TXFIFO_INT_EN                              (0x1)
#define MSK_SPI2_CFG_TXFIFO_INT_EN                              (0x1 << SFT_SPI2_CFG_TXFIFO_INT_EN)
#define SFT_SPI2_CFG_RXOVF_EN                                   (5)
#define MAX_SPI2_CFG_RXOVF_EN                                   (0x1)
#define MSK_SPI2_CFG_RXOVF_EN                                   (0x1 << SFT_SPI2_CFG_RXOVF_EN)
#define SFT_SPI2_CFG_TXUDF_EN                                   (4)
#define MAX_SPI2_CFG_TXUDF_EN                                   (0x1)
#define MSK_SPI2_CFG_TXUDF_EN                                   (0x1 << SFT_SPI2_CFG_TXUDF_EN)
#define SFT_SPI2_CFG_RXFIFO_INT_LEVEL                           (2)
#define MAX_SPI2_CFG_RXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI2_CFG_RXFIFO_INT_LEVEL                           (0x3 << SFT_SPI2_CFG_RXFIFO_INT_LEVEL)
#define SFT_SPI2_CFG_TXFIFO_INT_LEVEL                           (0)
#define MAX_SPI2_CFG_TXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI2_CFG_TXFIFO_INT_LEVEL                           (0x3 << SFT_SPI2_CFG_TXFIFO_INT_LEVEL)
#define REG_SPI2_CN                                             (*(volatile unsigned long*)(MDU_SPI2_BASE_ADDR + 0x01 * 4))
#define SFT_SPI2_CN_RX_TRANS_LEN                                (20)
#define MAX_SPI2_CN_RX_TRANS_LEN                                (0xFFF)
#define MSK_SPI2_CN_RX_TRANS_LEN                                (0xFFF << SFT_SPI2_CN_RX_TRANS_LEN)
#define SFT_SPI2_CN_TX_TRANS_LEN                                (8)
#define MAX_SPI2_CN_TX_TRANS_LEN                                (0xFFF)
#define MSK_SPI2_CN_TX_TRANS_LEN                                (0xFFF << SFT_SPI2_CN_TX_TRANS_LEN)
#define SFT_SPI2_CN_RX_FINISH_INT_EN                            (3)
#define MAX_SPI2_CN_RX_FINISH_INT_EN                            (0x1)
#define MSK_SPI2_CN_RX_FINISH_INT_EN                            (0x1 << SFT_SPI2_CN_RX_FINISH_INT_EN)
#define SFT_SPI2_CN_TX_FINISH_INT_EN                            (2)
#define MAX_SPI2_CN_TX_FINISH_INT_EN                            (0x1)
#define MSK_SPI2_CN_TX_FINISH_INT_EN                            (0x1 << SFT_SPI2_CN_TX_FINISH_INT_EN)
#define SFT_SPI2_CN_RX_EN                                       (1)
#define MAX_SPI2_CN_RX_EN                                       (0x1)
#define MSK_SPI2_CN_RX_EN                                       (0x1 << SFT_SPI2_CN_RX_EN)
#define SFT_SPI2_CN_TX_EN                                       (0)
#define MAX_SPI2_CN_TX_EN                                       (0x1)
#define MSK_SPI2_CN_TX_EN                                       (0x1 << SFT_SPI2_CN_TX_EN)
#define REG_SPI2_STAT                                           (*(volatile unsigned long*)(MDU_SPI2_BASE_ADDR + 0x02 * 4))
#define SFT_SPI2_STAT_RXFIFO_CLR                                (17)
#define MAX_SPI2_STAT_RXFIFO_CLR                                (0x1)
#define MSK_SPI2_STAT_RXFIFO_CLR                                (0x1 << SFT_SPI2_STAT_RXFIFO_CLR)
#define SFT_SPI2_STAT_TXFIFO_CLR                                (16)
#define MAX_SPI2_STAT_TXFIFO_CLR                                (0x1)
#define MSK_SPI2_STAT_TXFIFO_CLR                                (0x1 << SFT_SPI2_STAT_TXFIFO_CLR)
#define SFT_SPI2_STAT_RX_FINISH_INT                             (14)
#define MAX_SPI2_STAT_RX_FINISH_INT                             (0x1)
#define MSK_SPI2_STAT_RX_FINISH_INT                             (0x1 << SFT_SPI2_STAT_RX_FINISH_INT)
#define SFT_SPI2_STAT_TX_FINISH_INT                             (13)
#define MAX_SPI2_STAT_TX_FINISH_INT                             (0x1)
#define MSK_SPI2_STAT_TX_FINISH_INT                             (0x1 << SFT_SPI2_STAT_TX_FINISH_INT)
#define SFT_SPI2_STAT_RXOVF                                     (12)
#define MAX_SPI2_STAT_RXOVF                                     (0x1)
#define MSK_SPI2_STAT_RXOVF                                     (0x1 << SFT_SPI2_STAT_RXOVF)
#define SFT_SPI2_STAT_TXUDF                                     (11)
#define MAX_SPI2_STAT_TXUDF                                     (0x1)
#define MSK_SPI2_STAT_TXUDF                                     (0x1 << SFT_SPI2_STAT_TXUDF)
#define SFT_SPI2_STAT_SLV_RELEASE_INT                           (10)
#define MAX_SPI2_STAT_SLV_RELEASE_INT                           (0x1)
#define MSK_SPI2_STAT_SLV_RELEASE_INT                           (0x1 << SFT_SPI2_STAT_SLV_RELEASE_INT)
#define SFT_SPI2_STAT_RXFIFO_INT                                (9)
#define MAX_SPI2_STAT_RXFIFO_INT                                (0x1)
#define MSK_SPI2_STAT_RXFIFO_INT                                (0x1 << SFT_SPI2_STAT_RXFIFO_INT)
#define SFT_SPI2_STAT_TXFIFO_INT                                (8)
#define MAX_SPI2_STAT_TXFIFO_INT                                (0x1)
#define MSK_SPI2_STAT_TXFIFO_INT                                (0x1 << SFT_SPI2_STAT_TXFIFO_INT)
#define SFT_SPI2_STAT_RXFIFO_RD_READY                           (2)
#define MAX_SPI2_STAT_RXFIFO_RD_READY                           (0x1)
#define MSK_SPI2_STAT_RXFIFO_RD_READY                           (0x1 << SFT_SPI2_STAT_RXFIFO_RD_READY)
#define SFT_SPI2_STAT_TXFIFO_WR_READY                           (1)
#define MAX_SPI2_STAT_TXFIFO_WR_READY                           (0x1)
#define MSK_SPI2_STAT_TXFIFO_WR_READY                           (0x1 << SFT_SPI2_STAT_TXFIFO_WR_READY)
#define REG_SPI2_DAT                                            (*(volatile unsigned long*)(MDU_SPI2_BASE_ADDR + 0x03 * 4))
#define SFT_SPI2_DAT_DAT                                        (0)
#define MAX_SPI2_DAT_DAT                                        (0xFFFF)
#define MSK_SPI2_DAT_DAT                                        (0xFFFF << SFT_SPI2_DAT_DAT)

#define MDU_I2C0_BASE_ADDR                                      0x01838000
#define REG_I2C0_SMB_CN                                         (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x00 * 4))
#define SFT_I2C0_SMB_CN_ENSMB                                   (31)
#define MAX_I2C0_SMB_CN_ENSMB                                   (0x1)
#define MSK_I2C0_SMB_CN_ENSMB                                   (0x1 << SFT_I2C0_SMB_CN_ENSMB)
#define SFT_I2C0_SMB_CN_INH                                     (30)
#define MAX_I2C0_SMB_CN_INH                                     (0x1)
#define MSK_I2C0_SMB_CN_INH                                     (0x1 << SFT_I2C0_SMB_CN_INH)
#define SFT_I2C0_SMB_CN_SMBFTE                                  (29)
#define MAX_I2C0_SMB_CN_SMBFTE                                  (0x1)
#define MSK_I2C0_SMB_CN_SMBFTE                                  (0x1 << SFT_I2C0_SMB_CN_SMBFTE)
#define SFT_I2C0_SMB_CN_SMBTOE                                  (28)
#define MAX_I2C0_SMB_CN_SMBTOE                                  (0x1)
#define MSK_I2C0_SMB_CN_SMBTOE                                  (0x1 << SFT_I2C0_SMB_CN_SMBTOE)
#define SFT_I2C0_SMB_CN_SMBCS                                   (26)
#define MAX_I2C0_SMB_CN_SMBCS                                   (0x3)
#define MSK_I2C0_SMB_CN_SMBCS                                   (0x3 << SFT_I2C0_SMB_CN_SMBCS)
#define SFT_I2C0_SMB_CN_SLV_ADDR                                (16)
#define MAX_I2C0_SMB_CN_SLV_ADDR                                (0x3FF)
#define MSK_I2C0_SMB_CN_SLV_ADDR                                (0x3FF << SFT_I2C0_SMB_CN_SLV_ADDR)
#define SFT_I2C0_SMB_CN_FREQ_DIV                                (6)
#define MAX_I2C0_SMB_CN_FREQ_DIV                                (0x3FF)
#define MSK_I2C0_SMB_CN_FREQ_DIV                                (0x3FF << SFT_I2C0_SMB_CN_FREQ_DIV)
#define SFT_I2C0_SMB_CN_SCL_CR                                  (3)
#define MAX_I2C0_SMB_CN_SCL_CR                                  (0x7)
#define MSK_I2C0_SMB_CN_SCL_CR                                  (0x7 << SFT_I2C0_SMB_CN_SCL_CR)
#define SFT_I2C0_SMB_CN_IDLE_CR                                 (0)
#define MAX_I2C0_SMB_CN_IDLE_CR                                 (0x7)
#define MSK_I2C0_SMB_CN_IDLE_CR                                 (0x7 << SFT_I2C0_SMB_CN_IDLE_CR)
#define REG_I2C0_SMB_STAT                                       (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x01 * 4))
#define SFT_I2C0_SMB_STAT_BUSY                                  (15)
#define MAX_I2C0_SMB_STAT_BUSY                                  (0x1)
#define MSK_I2C0_SMB_STAT_BUSY                                  (0x1 << SFT_I2C0_SMB_STAT_BUSY)
#define SFT_I2C0_SMB_STAT_MASTER                                (14)
#define MAX_I2C0_SMB_STAT_MASTER                                (0x1)
#define MSK_I2C0_SMB_STAT_MASTER                                (0x1 << SFT_I2C0_SMB_STAT_MASTER)
#define SFT_I2C0_SMB_STAT_TXMODE                                (13)
#define MAX_I2C0_SMB_STAT_TXMODE                                (0x1)
#define MSK_I2C0_SMB_STAT_TXMODE                                (0x1 << SFT_I2C0_SMB_STAT_TXMODE)
#define SFT_I2C0_SMB_STAT_ACKRQ                                 (12)
#define MAX_I2C0_SMB_STAT_ACKRQ                                 (0x1)
#define MSK_I2C0_SMB_STAT_ACKRQ                                 (0x1 << SFT_I2C0_SMB_STAT_ACKRQ)
#define SFT_I2C0_SMB_STAT_ADDR_MATCH                            (11)
#define MAX_I2C0_SMB_STAT_ADDR_MATCH                            (0x1)
#define MSK_I2C0_SMB_STAT_ADDR_MATCH                            (0x1 << SFT_I2C0_SMB_STAT_ADDR_MATCH)
#define SFT_I2C0_SMB_STAT_STA                                   (10)
#define MAX_I2C0_SMB_STAT_STA                                   (0x1)
#define MSK_I2C0_SMB_STAT_STA                                   (0x1 << SFT_I2C0_SMB_STAT_STA)
#define SFT_I2C0_SMB_STAT_STO                                   (9)
#define MAX_I2C0_SMB_STAT_STO                                   (0x1)
#define MSK_I2C0_SMB_STAT_STO                                   (0x1 << SFT_I2C0_SMB_STAT_STO)
#define SFT_I2C0_SMB_STAT_ACK                                   (8)
#define MAX_I2C0_SMB_STAT_ACK                                   (0x1)
#define MSK_I2C0_SMB_STAT_ACK                                   (0x1 << SFT_I2C0_SMB_STAT_ACK)
#define SFT_I2C0_SMB_STAT_INT_MODE                              (6)
#define MAX_I2C0_SMB_STAT_INT_MODE                              (0x3)
#define MSK_I2C0_SMB_STAT_INT_MODE                              (0x3 << SFT_I2C0_SMB_STAT_INT_MODE)
#define SFT_I2C0_SMB_STAT_TXFIFO_FULL                           (5)
#define MAX_I2C0_SMB_STAT_TXFIFO_FULL                           (0x1)
#define MSK_I2C0_SMB_STAT_TXFIFO_FULL                           (0x1 << SFT_I2C0_SMB_STAT_TXFIFO_FULL)
#define SFT_I2C0_SMB_STAT_RXFIFO_EMPTY                          (4)
#define MAX_I2C0_SMB_STAT_RXFIFO_EMPTY                          (0x1)
#define MSK_I2C0_SMB_STAT_RXFIFO_EMPTY                          (0x1 << SFT_I2C0_SMB_STAT_RXFIFO_EMPTY)
#define SFT_I2C0_SMB_STAT_ARBLOST                               (3)
#define MAX_I2C0_SMB_STAT_ARBLOST                               (0x1)
#define MSK_I2C0_SMB_STAT_ARBLOST                               (0x1 << SFT_I2C0_SMB_STAT_ARBLOST)
#define SFT_I2C0_SMB_STAT_SCL_TMOT                              (1)
#define MAX_I2C0_SMB_STAT_SCL_TMOT                              (0x1)
#define MSK_I2C0_SMB_STAT_SCL_TMOT                              (0x1 << SFT_I2C0_SMB_STAT_SCL_TMOT)
#define SFT_I2C0_SMB_STAT_SI                                    (0)
#define MAX_I2C0_SMB_STAT_SI                                    (0x1)
#define MSK_I2C0_SMB_STAT_SI                                    (0x1 << SFT_I2C0_SMB_STAT_SI)
#define REG_I2C0_SMB_DAT                                        (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x02 * 4))
#define SFT_I2C0_SMB_DAT_SMB_DAT                                (0)
#define MAX_I2C0_SMB_DAT_SMB_DAT                                (0xFF)
#define MSK_I2C0_SMB_DAT_SMB_DAT                                (0xFF << SFT_I2C0_SMB_DAT_SMB_DAT)

#define MDU_I2C1_BASE_ADDR                                      0x01840000
#define REG_I2C1_SMB_CN                                         (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x00 * 4))
#define SFT_I2C1_SMB_CN_ENSMB                                   (31)
#define MAX_I2C1_SMB_CN_ENSMB                                   (0x01UL)
#define MSK_I2C1_SMB_CN_ENSMB                                   (0x01UL << SFT_I2C1_SMB_CN_ENSMB)
#define SFT_I2C1_SMB_CN_INH                                     (30)
#define MAX_I2C1_SMB_CN_INH                                     (0x01UL)
#define MSK_I2C1_SMB_CN_INH                                     (0x01UL << SFT_I2C1_SMB_CN_INH)
#define SFT_I2C1_SMB_CN_SMBFTE                                  (29)
#define MAX_I2C1_SMB_CN_SMBFTE                                  (0x01UL)
#define MSK_I2C1_SMB_CN_SMBFTE                                  (0x01UL << SFT_I2C1_SMB_CN_SMBFTE)
#define SFT_I2C1_SMB_CN_SMBTOE                                  (28)
#define MAX_I2C1_SMB_CN_SMBTOE                                  (0x01UL)
#define MSK_I2C1_SMB_CN_SMBTOE                                  (0x01UL << SFT_I2C1_SMB_CN_SMBTOE)
#define SFT_I2C1_SMB_CN_SMBCS                                   (26)
#define MAX_I2C1_SMB_CN_SMBCS                                   (0x03UL)
#define MSK_I2C1_SMB_CN_SMBCS                                   (0x03UL << SFT_I2C1_SMB_CN_SMBCS)
#define SFT_I2C1_SMB_CN_SLV_ADDR                                (16)
#define MAX_I2C1_SMB_CN_SLV_ADDR                                (0x03FFUL)
#define MSK_I2C1_SMB_CN_SLV_ADDR                                (0x03FFUL << SFT_I2C1_SMB_CN_SLV_ADDR)
#define SFT_I2C1_SMB_CN_FREQ_DIV                                (6)
#define MAX_I2C1_SMB_CN_FREQ_DIV                                (0x03FFUL)
#define MSK_I2C1_SMB_CN_FREQ_DIV                                (0x03FFUL << SFT_I2C1_SMB_CN_FREQ_DIV)
#define SFT_I2C1_SMB_CN_SCL_CR                                  (3)
#define MAX_I2C1_SMB_CN_SCL_CR                                  (0x07UL)
#define MSK_I2C1_SMB_CN_SCL_CR                                  (0x07UL << SFT_I2C1_SMB_CN_SCL_CR)
#define SFT_I2C1_SMB_CN_IDLE_CR                                 (0)
#define MAX_I2C1_SMB_CN_IDLE_CR                                 (0x07UL)
#define MSK_I2C1_SMB_CN_IDLE_CR                                 (0x07UL << SFT_I2C1_SMB_CN_IDLE_CR)
#define REG_I2C1_SMB_STAT                                       (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x01 * 4))
#define SFT_I2C1_SMB_STAT_BUSY                                  (15)
#define MAX_I2C1_SMB_STAT_BUSY                                  (0x01UL)
#define MSK_I2C1_SMB_STAT_BUSY                                  (0x01UL << SFT_I2C1_SMB_STAT_BUSY)
#define SFT_I2C1_SMB_STAT_MASTER                                (14)
#define MAX_I2C1_SMB_STAT_MASTER                                (0x01UL)
#define MSK_I2C1_SMB_STAT_MASTER                                (0x01UL << SFT_I2C1_SMB_STAT_MASTER)
#define SFT_I2C1_SMB_STAT_TXMODE                                (13)
#define MAX_I2C1_SMB_STAT_TXMODE                                (0x01UL)
#define MSK_I2C1_SMB_STAT_TXMODE                                (0x01UL << SFT_I2C1_SMB_STAT_TXMODE)
#define SFT_I2C1_SMB_STAT_ACKRQ                                 (12)
#define MAX_I2C1_SMB_STAT_ACKRQ                                 (0x01UL)
#define MSK_I2C1_SMB_STAT_ACKRQ                                 (0x01UL << SFT_I2C1_SMB_STAT_ACKRQ)
#define SFT_I2C1_SMB_STAT_ADDR_MATCH                            (11)
#define MAX_I2C1_SMB_STAT_ADDR_MATCH                            (0x01UL)
#define MSK_I2C1_SMB_STAT_ADDR_MATCH                            (0x01UL << SFT_I2C1_SMB_STAT_ADDR_MATCH)
#define SFT_I2C1_SMB_STAT_STA                                   (10)
#define MAX_I2C1_SMB_STAT_STA                                   (0x01UL)
#define MSK_I2C1_SMB_STAT_STA                                   (0x01UL << SFT_I2C1_SMB_STAT_STA)
#define SFT_I2C1_SMB_STAT_STO                                   (9)
#define MAX_I2C1_SMB_STAT_STO                                   (0x01UL)
#define MSK_I2C1_SMB_STAT_STO                                   (0x01UL << SFT_I2C1_SMB_STAT_STO)
#define SFT_I2C1_SMB_STAT_ACK                                   (8)
#define MAX_I2C1_SMB_STAT_ACK                                   (0x01UL)
#define MSK_I2C1_SMB_STAT_ACK                                   (0x01UL << SFT_I2C1_SMB_STAT_ACK)
#define SFT_I2C1_SMB_STAT_INT_MODE                              (6)
#define MAX_I2C1_SMB_STAT_INT_MODE                              (0x03UL)
#define MSK_I2C1_SMB_STAT_INT_MODE                              (0x03UL << SFT_I2C1_SMB_STAT_INT_MODE)
#define SFT_I2C1_SMB_STAT_TXFIFO_FULL                           (5)
#define MAX_I2C1_SMB_STAT_TXFIFO_FULL                           (0x01UL)
#define MSK_I2C1_SMB_STAT_TXFIFO_FULL                           (0x01UL << SFT_I2C1_SMB_STAT_TXFIFO_FULL)
#define SFT_I2C1_SMB_STAT_RXFIFO_EMPTY                          (4)
#define MAX_I2C1_SMB_STAT_RXFIFO_EMPTY                          (0x01UL)
#define MSK_I2C1_SMB_STAT_RXFIFO_EMPTY                          (0x01UL << SFT_I2C1_SMB_STAT_RXFIFO_EMPTY)
#define SFT_I2C1_SMB_STAT_ARBLOST                               (3)
#define MAX_I2C1_SMB_STAT_ARBLOST                               (0x01UL)
#define MSK_I2C1_SMB_STAT_ARBLOST                               (0x01UL<< SFT_I2C1_SMB_STAT_ARBLOST)
#define SFT_I2C1_SMB_STAT_SCL_TMOT                              (1)
#define MAX_I2C1_SMB_STAT_SCL_TMOT                              (0x01UL)
#define MSK_I2C1_SMB_STAT_SCL_TMOT                              (0x01UL << SFT_I2C1_SMB_STAT_SCL_TMOT)
#define SFT_I2C1_SMB_STAT_SI                                    (0)
#define MAX_I2C1_SMB_STAT_SI                                    (0x01UL)
#define MSK_I2C1_SMB_STAT_SI                                    (0x01UL << SFT_I2C1_SMB_STAT_SI)
#define REG_I2C1_SMB_DAT                                        (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x02 * 4))
#define SFT_I2C1_SMB_DAT_SMB_DAT                                (0)
#define MAX_I2C1_SMB_DAT_SMB_DAT                                (0x00FFUL)
#define MSK_I2C1_SMB_DAT_SMB_DAT                                (0x00FFUL << SFT_I2C1_SMB_DAT_SMB_DAT)

#define MDU_TIMG0_BASE_ADDR                                     0x01848000
#define REG_TIMG0_0x00                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x00 * 4))
#define REG_TIMG0_0x01                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x01 * 4))
#define REG_TIMG0_0x02                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x02 * 4))
#define REG_TIMG0_0x03                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x03 * 4))
#define SFT_TIMG0_0x03_TIMER0_EN                                (0)
#define MAX_TIMG0_0x03_TIMER0_EN                                (0x1)
#define MSK_TIMG0_0x03_TIMER0_EN                                (0x1 << SFT_TIMG0_0x03_TIMER0_EN)
#define SFT_TIMG0_0x03_TIMER1_EN                                (1)
#define MAX_TIMG0_0x03_TIMER1_EN                                (0x1)
#define MSK_TIMG0_0x03_TIMER1_EN                                (0x1 << SFT_TIMG0_0x03_TIMER1_EN)
#define SFT_TIMG0_0x03_TIMER2_EN                                (2)
#define MAX_TIMG0_0x03_TIMER2_EN                                (0x1)
#define MSK_TIMG0_0x03_TIMER2_EN                                (0x1 << SFT_TIMG0_0x03_TIMER2_EN)
#define SFT_TIMG0_0x03_CLK_DIV                                  (3)
#define MAX_TIMG0_0x03_CLK_DIV                                  (0xF)
#define MSK_TIMG0_0x03_CLK_DIV                                  (0xF << SFT_TIMG0_0x03_CLK_DIV)
#define SFT_TIMG0_0x03_TIMER0_INT                               (7)
#define MAX_TIMG0_0x03_TIMER0_INT                               (0x1)
#define MSK_TIMG0_0x03_TIMER0_INT                               (0x1 << SFT_TIMG0_0x03_TIMER0_INT)
#define SFT_TIMG0_0x03_TIMER1_INT                               (8)
#define MAX_TIMG0_0x03_TIMER1_INT                               (0x1)
#define MSK_TIMG0_0x03_TIMER1_INT                               (0x1 << SFT_TIMG0_0x03_TIMER1_INT)
#define SFT_TIMG0_0x03_TIMER2_INT                               (9)
#define MAX_TIMG0_0x03_TIMER2_INT                               (0x1)
#define MSK_TIMG0_0x03_TIMER2_INT                               (0x1 << SFT_TIMG0_0x03_TIMER2_INT)
#define REG_TIMG0_0x04                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x04 * 4))
#define SFT_TIMG0_0x04_TIMERL_INDEX                             (2)
#define MAX_TIMG0_0x04_TIMERL_INDEX                             (0x3)
#define MSK_TIMG0_0x04_TIMERL_INDEX                             (0x3 << SFT_TIMG0_0x04_TIMERL_INDEX)
#define SFT_TIMG0_0x04_TIMERL_CNT_READ                          (0)
#define MAX_TIMG0_0x04_TIMERL_CNT_READ                          (0x1)
#define MSK_TIMG0_0x04_TIMERL_CNT_READ                          (0x1 << SFT_TIMG0_0x04_TIMERL_CNT_READ)
#define REG_TIMG0_0x05                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x05 * 4))

#define MDU_TIMG1_BASE_ADDR                                     0x01850000
#define REG_TIMG1_0x00                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x00 * 4))
#define REG_TIMG1_0x01                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x01 * 4))
#define REG_TIMG1_0x02                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x02 * 4))
#define REG_TIMG1_0x03                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x03 * 4))
#define SFT_TIMG1_0x03_TIMER0_EN                                (0)
#define MAX_TIMG1_0x03_TIMER0_EN                                (0x1)
#define MSK_TIMG1_0x03_TIMER0_EN                                (0x1 << SFT_TIMG1_0x03_TIMER0_EN)
#define SFT_TIMG1_0x03_TIMER1_EN                                (1)
#define MAX_TIMG1_0x03_TIMER1_EN                                (0x1)
#define MSK_TIMG1_0x03_TIMER1_EN                                (0x1 << SFT_TIMG1_0x03_TIMER1_EN)
#define SFT_TIMG1_0x03_TIMER2_EN                                (2)
#define MAX_TIMG1_0x03_TIMER2_EN                                (0x1)
#define MSK_TIMG1_0x03_TIMER2_EN                                (0x1 << SFT_TIMG1_0x03_TIMER2_EN)
#define SFT_TIMG1_0x03_CLK_DIV                                  (3)
#define MAX_TIMG1_0x03_CLK_DIV                                  (0xF)
#define MSK_TIMG1_0x03_CLK_DIV                                  (0xF << SFT_TIMG1_0x03_CLK_DIV)
#define SFT_TIMG1_0x03_TIMER0_INT                               (7)
#define MAX_TIMG1_0x03_TIMER0_INT                               (0x1)
#define MSK_TIMG1_0x03_TIMER0_INT                               (0x1 << SFT_TIMG1_0x03_TIMER0_INT)
#define SFT_TIMG1_0x03_TIMER1_INT                               (8)
#define MAX_TIMG1_0x03_TIMER1_INT                               (0x1)
#define MSK_TIMG1_0x03_TIMER1_INT                               (0x1 << SFT_TIMG1_0x03_TIMER1_INT)
#define SFT_TIMG1_0x03_TIMER2_INT                               (9)
#define MAX_TIMG1_0x03_TIMER2_INT                               (0x1)
#define MSK_TIMG1_0x03_TIMER2_INT                               (0x1 << SFT_TIMG1_0x03_TIMER2_INT)
#define REG_TIMG1_0x04                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x04 * 4))
#define SFT_TIMG1_0x04_TIMERL_INDEX                             (2)
#define MAX_TIMG1_0x04_TIMERL_INDEX                             (0x3)
#define MSK_TIMG1_0x04_TIMERL_INDEX                             (0x3 << SFT_TIMG1_0x04_TIMERL_INDEX)
#define SFT_TIMG1_0x04_TIMERL_CNT_READ                          (0)
#define MAX_TIMG1_0x04_TIMERL_CNT_READ                          (0x1)
#define MSK_TIMG1_0x04_TIMERL_CNT_READ                          (0x1 << SFT_TIMG1_0x04_TIMERL_CNT_READ)
#define REG_TIMG1_0x05                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x05 * 4))

#define MDU_PWMG0_BASE_ADDR                                     0x01860000
#define REG_PWMG0_0x00                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x00 * 4))
#define SFT_PWMG0_0x00_PWM0_EN                                  (0)
#define MAX_PWMG0_0x00_PWM0_EN                                  (0x1)
#define MSK_PWMG0_0x00_PWM0_EN                                  (0x1 << SFT_PWMG0_0x00_PWM0_EN)
#define SFT_PWMG0_0x00_PWM0_INT_EN                              (1)
#define MAX_PWMG0_0x00_PWM0_INT_EN                              (0x1)
#define MSK_PWMG0_0x00_PWM0_INT_EN                              (0x1 << SFT_PWMG0_0x00_PWM0_INT_EN)
#define SFT_PWMG0_0x00_PWM0_MODE                                (2)
#define MAX_PWMG0_0x00_PWM0_MODE                                (0x7)
#define MSK_PWMG0_0x00_PWM0_MODE                                (0x7 << SFT_PWMG0_0x00_PWM0_MODE)
#define SFT_PWMG0_0x00_PWM1_EN                                  (5)
#define MAX_PWMG0_0x00_PWM1_EN                                  (0x1)
#define MSK_PWMG0_0x00_PWM1_EN                                  (0x1 << SFT_PWMG0_0x00_PWM1_EN)
#define SFT_PWMG0_0x00_PWM1_INT_EN                              (6)
#define MAX_PWMG0_0x00_PWM1_INT_EN                              (0x1)
#define MSK_PWMG0_0x00_PWM1_INT_EN                              (0x1 << SFT_PWMG0_0x00_PWM1_INT_EN)
#define SFT_PWMG0_0x00_PWM1_MODE                                (7)
#define MAX_PWMG0_0x00_PWM1_MODE                                (0x7)
#define MSK_PWMG0_0x00_PWM1_MODE                                (0x7 << SFT_PWMG0_0x00_PWM1_MODE)
#define SFT_PWMG0_0x00_PWM2_EN                                  (10)
#define MAX_PWMG0_0x00_PWM2_EN                                  (0x1)
#define MSK_PWMG0_0x00_PWM2_EN                                  (0x1 << SFT_PWMG0_0x00_PWM2_EN)
#define SFT_PWMG0_0x00_PWM2_INT_EN                              (11)
#define MAX_PWMG0_0x00_PWM2_INT_EN                              (0x1)
#define MSK_PWMG0_0x00_PWM2_INT_EN                              (0x1 << SFT_PWMG0_0x00_PWM2_INT_EN)
#define SFT_PWMG0_0x00_PWM2_MODE                                (12)
#define MAX_PWMG0_0x00_PWM2_MODE                                (0x7)
#define MSK_PWMG0_0x00_PWM2_MODE                                (0x7 << SFT_PWMG0_0x00_PWM2_MODE)
#define SFT_PWMG0_0x00_RFU                                      (15)
#define MAX_PWMG0_0x00_RFU                                      (0x1)
#define MSK_PWMG0_0x00_RFU                                      (0x1 << SFT_PWMG0_0x00_RFU)
#define SFT_PWMG0_0x00_PRE_DIV                                  (16)
#define MAX_PWMG0_0x00_PRE_DIV                                  (0xF)
#define MSK_PWMG0_0x00_PRE_DIV                                  (0xF << SFT_PWMG0_0x00_PRE_DIV)
#define REG_PWMG0_0x01                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x01 * 4))
#define SFT_PWMG0_0x01_PWM0_INT                                 (0)
#define MAX_PWMG0_0x01_PWM0_INT                                 (0x1)
#define MSK_PWMG0_0x01_PWM0_INT                                 (0x1 << SFT_PWMG0_0x01_PWM0_INT)
#define SFT_PWMG0_0x01_PWM1_INT                                 (1)
#define MAX_PWMG0_0x01_PWM1_INT                                 (0x1)
#define MSK_PWMG0_0x01_PWM1_INT                                 (0x1 << SFT_PWMG0_0x01_PWM1_INT)
#define SFT_PWMG0_0x01_PWM2_INT                                 (2)
#define MAX_PWMG0_0x01_PWM2_INT                                 (0x1)
#define MSK_PWMG0_0x01_PWM2_INT                                 (0x1 << SFT_PWMG0_0x01_PWM2_INT)
#define REG_PWMG0_0x02                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x02 * 4))
#define REG_PWMG0_0x03                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x03 * 4))
#define REG_PWMG0_0x04                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x04 * 4))
#define REG_PWMG0_0x05                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x05 * 4))
#define REG_PWMG0_0x06                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x06 * 4))
#define REG_PWMG0_0x07                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x07 * 4))
#define REG_PWMG0_0x08                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x08 * 4))
#define REG_PWMG0_0x09                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x09 * 4))
#define REG_PWMG0_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0A * 4))
#define REG_PWMG0_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0B * 4))
#define SFT_PWMG0_0x0B_PWM0_UPDATE                              (0)
#define MAX_PWMG0_0x0B_PWM0_UPDATE                              (0x1)
#define MSK_PWMG0_0x0B_PWM0_UPDATE                              (0x1 << SFT_PWMG0_0x0B_PWM0_UPDATE)
#define REG_PWMG0_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0C * 4))
#define SFT_PWMG0_0x0C_PWM1_UPDATE                              (0)
#define MAX_PWMG0_0x0C_PWM1_UPDATE                              (0x1)
#define MSK_PWMG0_0x0C_PWM1_UPDATE                              (0x1 << SFT_PWMG0_0x0C_PWM1_UPDATE)
#define REG_PWMG0_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0D * 4))
#define SFT_PWMG0_0x0D_PWM2_UPDATE                              (0)
#define MAX_PWMG0_0x0D_PWM2_UPDATE                              (0x1)
#define MSK_PWMG0_0x0D_PWM2_UPDATE                              (0x1 << SFT_PWMG0_0x0D_PWM2_UPDATE)
#define REG_PWMG0_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG0_0x0E_PWMS_INDEX                               (1)
#define MAX_PWMG0_0x0E_PWMS_INDEX                               (0x7)
#define MSK_PWMG0_0x0E_PWMS_INDEX                               (0x7 << SFT_PWMG0_0x0E_PWMS_INDEX)
#define SFT_PWMG0_0x0E_PWMS_CNT_READ                            (0)
#define MAX_PWMG0_0x0E_PWMS_CNT_READ                            (0x1)
#define MSK_PWMG0_0x0E_PWMS_CNT_READ                            (0x1 << SFT_PWMG0_0x0E_PWMS_CNT_READ)
#define REG_PWMG0_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0F * 4))

#define MDU_PWMG1_BASE_ADDR                                     0x01860100
#define REG_PWMG1_0x00                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x00 * 4))
#define SFT_PWMG1_0x00_PWM0_EN                                  (0)
#define MAX_PWMG1_0x00_PWM0_EN                                  (0x1)
#define MSK_PWMG1_0x00_PWM0_EN                                  (0x1 << SFT_PWMG1_0x00_PWM0_EN)
#define SFT_PWMG1_0x00_PWM0_INT_EN                              (1)
#define MAX_PWMG1_0x00_PWM0_INT_EN                              (0x1)
#define MSK_PWMG1_0x00_PWM0_INT_EN                              (0x1 << SFT_PWMG1_0x00_PWM0_INT_EN)
#define SFT_PWMG1_0x00_PWM0_MODE                                (2)
#define MAX_PWMG1_0x00_PWM0_MODE                                (0x7)
#define MSK_PWMG1_0x00_PWM0_MODE                                (0x7 << SFT_PWMG1_0x00_PWM0_MODE)
#define SFT_PWMG1_0x00_PWM1_EN                                  (5)
#define MAX_PWMG1_0x00_PWM1_EN                                  (0x1)
#define MSK_PWMG1_0x00_PWM1_EN                                  (0x1 << SFT_PWMG1_0x00_PWM1_EN)
#define SFT_PWMG1_0x00_PWM1_INT_EN                              (6)
#define MAX_PWMG1_0x00_PWM1_INT_EN                              (0x1)
#define MSK_PWMG1_0x00_PWM1_INT_EN                              (0x1 << SFT_PWMG1_0x00_PWM1_INT_EN)
#define SFT_PWMG1_0x00_PWM1_MODE                                (7)
#define MAX_PWMG1_0x00_PWM1_MODE                                (0x7)
#define MSK_PWMG1_0x00_PWM1_MODE                                (0x7 << SFT_PWMG1_0x00_PWM1_MODE)
#define SFT_PWMG1_0x00_PWM2_EN                                  (10)
#define MAX_PWMG1_0x00_PWM2_EN                                  (0x1)
#define MSK_PWMG1_0x00_PWM2_EN                                  (0x1 << SFT_PWMG1_0x00_PWM2_EN)
#define SFT_PWMG1_0x00_PWM2_INT_EN                              (11)
#define MAX_PWMG1_0x00_PWM2_INT_EN                              (0x1)
#define MSK_PWMG1_0x00_PWM2_INT_EN                              (0x1 << SFT_PWMG1_0x00_PWM2_INT_EN)
#define SFT_PWMG1_0x00_PWM2_MODE                                (12)
#define MAX_PWMG1_0x00_PWM2_MODE                                (0x7)
#define MSK_PWMG1_0x00_PWM2_MODE                                (0x7 << SFT_PWMG1_0x00_PWM2_MODE)
#define SFT_PWMG1_0x00_RFU                                      (15)
#define MAX_PWMG1_0x00_RFU                                      (0x1)
#define MSK_PWMG1_0x00_RFU                                      (0x1 << SFT_PWMG1_0x00_RFU)
#define SFT_PWMG1_0x00_PRE_DIV                                  (16)
#define MAX_PWMG1_0x00_PRE_DIV                                  (0xF)
#define MSK_PWMG1_0x00_PRE_DIV                                  (0xF << SFT_PWMG1_0x00_PRE_DIV)
#define REG_PWMG1_0x01                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x01 * 4))
#define SFT_PWMG1_0x01_PWM0_INT                                 (0)
#define MAX_PWMG1_0x01_PWM0_INT                                 (0x1)
#define MSK_PWMG1_0x01_PWM0_INT                                 (0x1 << SFT_PWMG1_0x01_PWM0_INT)
#define SFT_PWMG1_0x01_PWM1_INT                                 (1)
#define MAX_PWMG1_0x01_PWM1_INT                                 (0x1)
#define MSK_PWMG1_0x01_PWM1_INT                                 (0x1 << SFT_PWMG1_0x01_PWM1_INT)
#define SFT_PWMG1_0x01_PWM2_INT                                 (2)
#define MAX_PWMG1_0x01_PWM2_INT                                 (0x1)
#define MSK_PWMG1_0x01_PWM2_INT                                 (0x1 << SFT_PWMG1_0x01_PWM2_INT)
#define REG_PWMG1_0x02                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x02 * 4))
#define REG_PWMG1_0x03                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x03 * 4))
#define REG_PWMG1_0x04                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x04 * 4))
#define REG_PWMG1_0x05                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x05 * 4))
#define REG_PWMG1_0x06                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x06 * 4))
#define REG_PWMG1_0x07                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x07 * 4))
#define REG_PWMG1_0x08                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x08 * 4))
#define REG_PWMG1_0x09                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x09 * 4))
#define REG_PWMG1_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0A * 4))
#define REG_PWMG1_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0B * 4))
#define SFT_PWMG1_0x0B_PWM0_UPDATE                              (0)
#define MAX_PWMG1_0x0B_PWM0_UPDATE                              (0x1)
#define MSK_PWMG1_0x0B_PWM0_UPDATE                              (0x1 << SFT_PWMG1_0x0B_PWM0_UPDATE)
#define REG_PWMG1_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0C * 4))
#define SFT_PWMG1_0x0C_PWM1_UPDATE                              (0)
#define MAX_PWMG1_0x0C_PWM1_UPDATE                              (0x1)
#define MSK_PWMG1_0x0C_PWM1_UPDATE                              (0x1 << SFT_PWMG1_0x0C_PWM1_UPDATE)
#define REG_PWMG1_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0D * 4))
#define SFT_PWMG1_0x0D_PWM2_UPDATE                              (0)
#define MAX_PWMG1_0x0D_PWM2_UPDATE                              (0x1)
#define MSK_PWMG1_0x0D_PWM2_UPDATE                              (0x1 << SFT_PWMG1_0x0D_PWM2_UPDATE)
#define REG_PWMG1_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG1_0x0E_PWMS_INDEX                               (1)
#define MAX_PWMG1_0x0E_PWMS_INDEX                               (0x7)
#define MSK_PWMG1_0x0E_PWMS_INDEX                               (0x7 << SFT_PWMG1_0x0E_PWMS_INDEX)
#define SFT_PWMG1_0x0E_PWMS_CNT_READ                            (0)
#define MAX_PWMG1_0x0E_PWMS_CNT_READ                            (0x1)
#define MSK_PWMG1_0x0E_PWMS_CNT_READ                            (0x1 << SFT_PWMG1_0x0E_PWMS_CNT_READ)
#define REG_PWMG1_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0F * 4))

#define MDU_PWMG2_BASE_ADDR                                     0x01860200
#define REG_PWMG2_0x00                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x00 * 4))
#define SFT_PWMG2_0x00_PWM0_EN                                  (0)
#define MAX_PWMG2_0x00_PWM0_EN                                  (0x1)
#define MSK_PWMG2_0x00_PWM0_EN                                  (0x1 << SFT_PWMG2_0x00_PWM0_EN)
#define SFT_PWMG2_0x00_PWM0_INT_EN                              (1)
#define MAX_PWMG2_0x00_PWM0_INT_EN                              (0x1)
#define MSK_PWMG2_0x00_PWM0_INT_EN                              (0x1 << SFT_PWMG2_0x00_PWM0_INT_EN)
#define SFT_PWMG2_0x00_PWM0_MODE                                (2)
#define MAX_PWMG2_0x00_PWM0_MODE                                (0x7)
#define MSK_PWMG2_0x00_PWM0_MODE                                (0x7 << SFT_PWMG2_0x00_PWM0_MODE)
#define SFT_PWMG2_0x00_PWM1_EN                                  (5)
#define MAX_PWMG2_0x00_PWM1_EN                                  (0x1)
#define MSK_PWMG2_0x00_PWM1_EN                                  (0x1 << SFT_PWMG2_0x00_PWM1_EN)
#define SFT_PWMG2_0x00_PWM1_INT_EN                              (6)
#define MAX_PWMG2_0x00_PWM1_INT_EN                              (0x1)
#define MSK_PWMG2_0x00_PWM1_INT_EN                              (0x1 << SFT_PWMG2_0x00_PWM1_INT_EN)
#define SFT_PWMG2_0x00_PWM1_MODE                                (7)
#define MAX_PWMG2_0x00_PWM1_MODE                                (0x7)
#define MSK_PWMG2_0x00_PWM1_MODE                                (0x7 << SFT_PWMG2_0x00_PWM1_MODE)
#define SFT_PWMG2_0x00_PWM2_EN                                  (10)
#define MAX_PWMG2_0x00_PWM2_EN                                  (0x1)
#define MSK_PWMG2_0x00_PWM2_EN                                  (0x1 << SFT_PWMG2_0x00_PWM2_EN)
#define SFT_PWMG2_0x00_PWM2_INT_EN                              (11)
#define MAX_PWMG2_0x00_PWM2_INT_EN                              (0x1)
#define MSK_PWMG2_0x00_PWM2_INT_EN                              (0x1 << SFT_PWMG2_0x00_PWM2_INT_EN)
#define SFT_PWMG2_0x00_PWM2_MODE                                (12)
#define MAX_PWMG2_0x00_PWM2_MODE                                (0x7)
#define MSK_PWMG2_0x00_PWM2_MODE                                (0x7 << SFT_PWMG2_0x00_PWM2_MODE)
#define SFT_PWMG2_0x00_RFU                                      (15)
#define MAX_PWMG2_0x00_RFU                                      (0x1)
#define MSK_PWMG2_0x00_RFU                                      (0x1 << SFT_PWMG2_0x00_RFU)
#define SFT_PWMG2_0x00_PRE_DIV                                  (16)
#define MAX_PWMG2_0x00_PRE_DIV                                  (0xF)
#define MSK_PWMG2_0x00_PRE_DIV                                  (0xF << SFT_PWMG2_0x00_PRE_DIV)
#define REG_PWMG2_0x01                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x01 * 4))
#define SFT_PWMG2_0x01_PWM0_INT                                 (0)
#define MAX_PWMG2_0x01_PWM0_INT                                 (0x1)
#define MSK_PWMG2_0x01_PWM0_INT                                 (0x1 << SFT_PWMG2_0x01_PWM0_INT)
#define SFT_PWMG2_0x01_PWM1_INT                                 (1)
#define MAX_PWMG2_0x01_PWM1_INT                                 (0x1)
#define MSK_PWMG2_0x01_PWM1_INT                                 (0x1 << SFT_PWMG2_0x01_PWM1_INT)
#define SFT_PWMG2_0x01_PWM2_INT                                 (2)
#define MAX_PWMG2_0x01_PWM2_INT                                 (0x1)
#define MSK_PWMG2_0x01_PWM2_INT                                 (0x1 << SFT_PWMG2_0x01_PWM2_INT)
#define REG_PWMG2_0x02                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x02 * 4))
#define REG_PWMG2_0x03                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x03 * 4))
#define REG_PWMG2_0x04                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x04 * 4))
#define REG_PWMG2_0x05                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x05 * 4))
#define REG_PWMG2_0x06                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x06 * 4))
#define REG_PWMG2_0x07                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x07 * 4))
#define REG_PWMG2_0x08                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x08 * 4))
#define REG_PWMG2_0x09                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x09 * 4))
#define REG_PWMG2_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0A * 4))
#define REG_PWMG2_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0B * 4))
#define SFT_PWMG2_0x0B_PWM0_UPDATE                              (0)
#define MAX_PWMG2_0x0B_PWM0_UPDATE                              (0x1)
#define MSK_PWMG2_0x0B_PWM0_UPDATE                              (0x1 << SFT_PWMG2_0x0B_PWM0_UPDATE)
#define REG_PWMG2_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0C * 4))
#define SFT_PWMG2_0x0C_PWM1_UPDATE                              (0)
#define MAX_PWMG2_0x0C_PWM1_UPDATE                              (0x1)
#define MSK_PWMG2_0x0C_PWM1_UPDATE                              (0x1 << SFT_PWMG2_0x0C_PWM1_UPDATE)
#define REG_PWMG2_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0D * 4))
#define SFT_PWMG2_0x0D_PWM2_UPDATE                              (0)
#define MAX_PWMG2_0x0D_PWM2_UPDATE                              (0x1)
#define MSK_PWMG2_0x0D_PWM2_UPDATE                              (0x1 << SFT_PWMG2_0x0D_PWM2_UPDATE)
#define REG_PWMG2_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG2_0x0E_PWMS_INDEX                               (1)
#define MAX_PWMG2_0x0E_PWMS_INDEX                               (0x7)
#define MSK_PWMG2_0x0E_PWMS_INDEX                               (0x7 << SFT_PWMG2_0x0E_PWMS_INDEX)
#define SFT_PWMG2_0x0E_PWMS_CNT_READ                            (0)
#define MAX_PWMG2_0x0E_PWMS_CNT_READ                            (0x1)
#define MSK_PWMG2_0x0E_PWMS_CNT_READ                            (0x1 << SFT_PWMG2_0x0E_PWMS_CNT_READ)
#define REG_PWMG2_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG2_BASE_ADDR + 0x0F * 4))

#define MDU_PWMG3_BASE_ADDR                                     0x01860300
#define REG_PWMG3_0x00                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x00 * 4))
#define SFT_PWMG3_0x00_PWM0_EN                                  (0)
#define MAX_PWMG3_0x00_PWM0_EN                                  (0x1)
#define MSK_PWMG3_0x00_PWM0_EN                                  (0x1 << SFT_PWMG3_0x00_PWM0_EN)
#define SFT_PWMG3_0x00_PWM0_INT_EN                              (1)
#define MAX_PWMG3_0x00_PWM0_INT_EN                              (0x1)
#define MSK_PWMG3_0x00_PWM0_INT_EN                              (0x1 << SFT_PWMG3_0x00_PWM0_INT_EN)
#define SFT_PWMG3_0x00_PWM0_MODE                                (2)
#define MAX_PWMG3_0x00_PWM0_MODE                                (0x7)
#define MSK_PWMG3_0x00_PWM0_MODE                                (0x7 << SFT_PWMG3_0x00_PWM0_MODE)
#define SFT_PWMG3_0x00_PWM1_EN                                  (5)
#define MAX_PWMG3_0x00_PWM1_EN                                  (0x1)
#define MSK_PWMG3_0x00_PWM1_EN                                  (0x1 << SFT_PWMG3_0x00_PWM1_EN)
#define SFT_PWMG3_0x00_PWM1_INT_EN                              (6)
#define MAX_PWMG3_0x00_PWM1_INT_EN                              (0x1)
#define MSK_PWMG3_0x00_PWM1_INT_EN                              (0x1 << SFT_PWMG3_0x00_PWM1_INT_EN)
#define SFT_PWMG3_0x00_PWM1_MODE                                (7)
#define MAX_PWMG3_0x00_PWM1_MODE                                (0x7)
#define MSK_PWMG3_0x00_PWM1_MODE                                (0x7 << SFT_PWMG3_0x00_PWM1_MODE)
#define SFT_PWMG3_0x00_PWM2_EN                                  (10)
#define MAX_PWMG3_0x00_PWM2_EN                                  (0x1)
#define MSK_PWMG3_0x00_PWM2_EN                                  (0x1 << SFT_PWMG3_0x00_PWM2_EN)
#define SFT_PWMG3_0x00_PWM2_INT_EN                              (11)
#define MAX_PWMG3_0x00_PWM2_INT_EN                              (0x1)
#define MSK_PWMG3_0x00_PWM2_INT_EN                              (0x1 << SFT_PWMG3_0x00_PWM2_INT_EN)
#define SFT_PWMG3_0x00_PWM2_MODE                                (12)
#define MAX_PWMG3_0x00_PWM2_MODE                                (0x7)
#define MSK_PWMG3_0x00_PWM2_MODE                                (0x7 << SFT_PWMG3_0x00_PWM2_MODE)
#define SFT_PWMG3_0x00_RFU                                      (15)
#define MAX_PWMG3_0x00_RFU                                      (0x1)
#define MSK_PWMG3_0x00_RFU                                      (0x1 << SFT_PWMG3_0x00_RFU)
#define SFT_PWMG3_0x00_PRE_DIV                                  (16)
#define MAX_PWMG3_0x00_PRE_DIV                                  (0xF)
#define MSK_PWMG3_0x00_PRE_DIV                                  (0xF << SFT_PWMG3_0x00_PRE_DIV)
#define REG_PWMG3_0x01                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x01 * 4))
#define SFT_PWMG3_0x01_PWM0_INT                                 (0)
#define MAX_PWMG3_0x01_PWM0_INT                                 (0x1)
#define MSK_PWMG3_0x01_PWM0_INT                                 (0x1 << SFT_PWMG3_0x01_PWM0_INT)
#define SFT_PWMG3_0x01_PWM1_INT                                 (1)
#define MAX_PWMG3_0x01_PWM1_INT                                 (0x1)
#define MSK_PWMG3_0x01_PWM1_INT                                 (0x1 << SFT_PWMG3_0x01_PWM1_INT)
#define SFT_PWMG3_0x01_PWM2_INT                                 (2)
#define MAX_PWMG3_0x01_PWM2_INT                                 (0x1)
#define MSK_PWMG3_0x01_PWM2_INT                                 (0x1 << SFT_PWMG3_0x01_PWM2_INT)
#define REG_PWMG3_0x02                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x02 * 4))
#define REG_PWMG3_0x03                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x03 * 4))
#define REG_PWMG3_0x04                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x04 * 4))
#define REG_PWMG3_0x05                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x05 * 4))
#define REG_PWMG3_0x06                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x06 * 4))
#define REG_PWMG3_0x07                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x07 * 4))
#define REG_PWMG3_0x08                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x08 * 4))
#define REG_PWMG3_0x09                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x09 * 4))
#define REG_PWMG3_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0A * 4))
#define REG_PWMG3_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0B * 4))
#define SFT_PWMG3_0x0B_PWM0_UPDATE                              (0)
#define MAX_PWMG3_0x0B_PWM0_UPDATE                              (0x1)
#define MSK_PWMG3_0x0B_PWM0_UPDATE                              (0x1 << SFT_PWMG3_0x0B_PWM0_UPDATE)
#define REG_PWMG3_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0C * 4))
#define SFT_PWMG3_0x0C_PWM1_UPDATE                              (0)
#define MAX_PWMG3_0x0C_PWM1_UPDATE                              (0x1)
#define MSK_PWMG3_0x0C_PWM1_UPDATE                              (0x1 << SFT_PWMG3_0x0C_PWM1_UPDATE)
#define REG_PWMG3_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0D * 4))
#define SFT_PWMG3_0x0D_PWM2_UPDATE                              (0)
#define MAX_PWMG3_0x0D_PWM2_UPDATE                              (0x1)
#define MSK_PWMG3_0x0D_PWM2_UPDATE                              (0x1 << SFT_PWMG3_0x0D_PWM2_UPDATE)
#define REG_PWMG3_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG3_0x0E_PWMS_INDEX                               (1)
#define MAX_PWMG3_0x0E_PWMS_INDEX                               (0x7)
#define MSK_PWMG3_0x0E_PWMS_INDEX                               (0x7 << SFT_PWMG3_0x0E_PWMS_INDEX)
#define SFT_PWMG3_0x0E_PWMS_CNT_READ                            (0)
#define MAX_PWMG3_0x0E_PWMS_CNT_READ                            (0x1)
#define MSK_PWMG3_0x0E_PWMS_CNT_READ                            (0x1 << SFT_PWMG3_0x0E_PWMS_CNT_READ)
#define REG_PWMG3_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG3_BASE_ADDR + 0x0F * 4))

#define MDU_IRDA_BASE_ADDR                                      0x01868000
#define REG_IRDA_0x00                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x00 * 4))
#define SFT_IRDA_0x00_NEC                                       (0)
#define MAX_IRDA_0x00_NEC                                       (0x1)
#define MSK_IRDA_0x00_NEC                                       (0x1 << SFT_IRDA_0x00_NEC)
#define SFT_IRDA_0x00_POLARITY                                  (1)
#define MAX_IRDA_0x00_POLARITY                                  (0x1)
#define MSK_IRDA_0x00_POLARITY                                  (0x1 << SFT_IRDA_0x00_POLARITY)
#define SFT_IRDA_0x00_UART_RX_ENABLE                            (2)
#define MAX_IRDA_0x00_UART_RX_ENABLE                            (0x1)
#define MSK_IRDA_0x00_UART_RX_ENABLE                            (0x1 << SFT_IRDA_0x00_UART_RX_ENABLE)
#define SFT_IRDA_0x00_UART_LEN                                  (3)
#define MAX_IRDA_0x00_UART_LEN                                  (0x3)
#define MSK_IRDA_0x00_UART_LEN                                  (0x3 << SFT_IRDA_0x00_UART_LEN)
#define SFT_IRDA_0x00_UART_PAR_EN                               (5)
#define MAX_IRDA_0x00_UART_PAR_EN                               (0x1)
#define MSK_IRDA_0x00_UART_PAR_EN                               (0x1 << SFT_IRDA_0x00_UART_PAR_EN)
#define SFT_IRDA_0x00_UART_PAR_MODE                             (6)
#define MAX_IRDA_0x00_UART_PAR_MODE                             (0x1)
#define MSK_IRDA_0x00_UART_PAR_MODE                             (0x1 << SFT_IRDA_0x00_UART_PAR_MODE)
#define SFT_IRDA_0x00_UART_STOP_LEN                             (7)
#define MAX_IRDA_0x00_UART_STOP_LEN                             (0x1)
#define MSK_IRDA_0x00_UART_STOP_LEN                             (0x1 << SFT_IRDA_0x00_UART_STOP_LEN)
#define SFT_IRDA_0x00_CLK_DIVID                                 (8)
#define MAX_IRDA_0x00_CLK_DIVID                                 (0xFFFF)
#define MSK_IRDA_0x00_CLK_DIVID                                 (0xFFFF << SFT_IRDA_0x00_CLK_DIVID)
#define SFT_IRDA_0x00_FIFO_FULL                                 (24)
#define MAX_IRDA_0x00_FIFO_FULL                                 (0x1)
#define MSK_IRDA_0x00_FIFO_FULL                                 (0x1 << SFT_IRDA_0x00_FIFO_FULL)
#define SFT_IRDA_0x00_FIFO_EMPTY                                (25)
#define MAX_IRDA_0x00_FIFO_EMPTY                                (0x1)
#define MSK_IRDA_0x00_FIFO_EMPTY                                (0x1 << SFT_IRDA_0x00_FIFO_EMPTY)
#define REG_IRDA_0x01                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x01 * 4))
#define SFT_IRDA_0x01_END_INT_MASK                              (0)
#define MAX_IRDA_0x01_END_INT_MASK                              (0x1)
#define MSK_IRDA_0x01_END_INT_MASK                              (0x1 << SFT_IRDA_0x01_END_INT_MASK)
#define SFT_IRDA_0x01_RIGHT_INT_MASK                            (1)
#define MAX_IRDA_0x01_RIGHT_INT_MASK                            (0x1)
#define MSK_IRDA_0x01_RIGHT_INT_MASK                            (0x1 << SFT_IRDA_0x01_RIGHT_INT_MASK)
#define SFT_IRDA_0x01_REPEAT_INT_MASK                           (2)
#define MAX_IRDA_0x01_REPEAT_INT_MASK                           (0x1)
#define MSK_IRDA_0x01_REPEAT_INT_MASK                           (0x1 << SFT_IRDA_0x01_REPEAT_INT_MASK)
#define SFT_IRDA_0x01_FIFO_WREN_INT_MASK                        (3)
#define MAX_IRDA_0x01_FIFO_WREN_INT_MASK                        (0x1)
#define MSK_IRDA_0x01_FIFO_WREN_INT_MASK                        (0x1 << SFT_IRDA_0x01_FIFO_WREN_INT_MASK)
#define SFT_IRDA_0x01_PARITY_ERR_INT_MASK                       (4)
#define MAX_IRDA_0x01_PARITY_ERR_INT_MASK                       (0x1)
#define MSK_IRDA_0x01_PARITY_ERR_INT_MASK                       (0x1 << SFT_IRDA_0x01_PARITY_ERR_INT_MASK)
#define SFT_IRDA_0x01_STOP_ERR_INT_MASK                         (5)
#define MAX_IRDA_0x01_STOP_ERR_INT_MASK                         (0x1)
#define MSK_IRDA_0x01_STOP_ERR_INT_MASK                         (0x1 << SFT_IRDA_0x01_STOP_ERR_INT_MASK)
#define REG_IRDA_0x02                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x02 * 4))
#define SFT_IRDA_0x02_END_INT                                   (0)
#define MAX_IRDA_0x02_END_INT                                   (0x1)
#define MSK_IRDA_0x02_END_INT                                   (0x1 << SFT_IRDA_0x02_END_INT)
#define SFT_IRDA_0x02_RIGHT_INT                                 (1)
#define MAX_IRDA_0x02_RIGHT_INT                                 (0x1)
#define MSK_IRDA_0x02_RIGHT_INT                                 (0x1 << SFT_IRDA_0x02_RIGHT_INT)
#define SFT_IRDA_0x02_REPEAT_INT                                (1)
#define MAX_IRDA_0x02_REPEAT_INT                                (0x1)
#define MSK_IRDA_0x02_REPEAT_INT                                (0x1 << SFT_IRDA_0x02_REPEAT_INT)
#define SFT_IRDA_0x02_FIFO_WREN_INT                             (2)
#define MAX_IRDA_0x02_FIFO_WREN_INT                             (0x1)
#define MSK_IRDA_0x02_FIFO_WREN_INT                             (0x1 << SFT_IRDA_0x02_FIFO_WREN_INT)
#define SFT_IRDA_0x02_PARITY_ERR_INT                            (3)
#define MAX_IRDA_0x02_PARITY_ERR_INT                            (0x1)
#define MSK_IRDA_0x02_PARITY_ERR_INT                            (0x1 << SFT_IRDA_0x02_PARITY_ERR_INT)
#define SFT_IRDA_0x02_STOP_ERR_INT                              (4)
#define MAX_IRDA_0x02_STOP_ERR_INT                              (0x1)
#define MSK_IRDA_0x02_STOP_ERR_INT                              (0x1 << SFT_IRDA_0x02_STOP_ERR_INT)
#define REG_IRDA_0x03                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x03 * 4))

#define MDU_SADC_BASE_ADDR                                      0x01870000
#define REG_SADC_0x00                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x00 * 4))
#define SFT_SADC_0x00_ADC_MODE                                  (0)
#define MAX_SADC_0x00_ADC_MODE                                  (0x3)
#define MSK_SADC_0x00_ADC_MODE                                  (0x3 << SFT_SADC_0x00_ADC_MODE)
#define SFT_SADC_0x00_ADC_EN                                    (2)
#define MAX_SADC_0x00_ADC_EN                                    (0x1)
#define MSK_SADC_0x00_ADC_EN                                    (0x1 << SFT_SADC_0x00_ADC_EN)
#define SFT_SADC_0x00_ADC_CHNL                                  (3)
#define MAX_SADC_0x00_ADC_CHNL                                  (0xF)
#define MSK_SADC_0x00_ADC_CHNL                                  (0xF << SFT_SADC_0x00_ADC_CHNL)
#define SFT_SADC_0x00_ADC_SETTING                               (7)
#define MAX_SADC_0x00_ADC_SETTING                               (0x1)
#define MSK_SADC_0x00_ADC_SETTING                               (0x1 << SFT_SADC_0x00_ADC_SETTING)
#define SFT_SADC_0x00_ADC_INT_CLEAR                             (8)
#define MAX_SADC_0x00_ADC_INT_CLEAR                             (0x1)
#define MSK_SADC_0x00_ADC_INT_CLEAR                             (0x1 << SFT_SADC_0x00_ADC_INT_CLEAR)
#define SFT_SADC_0x00_PRE_DIV                                   (9)
#define MAX_SADC_0x00_PRE_DIV                                   (0x3F)
#define MSK_SADC_0x00_PRE_DIV                                   (0x3F << SFT_SADC_0x00_PRE_DIV)
#define SFT_SADC_0x00_M_MODE                                    (15)
#define MAX_SADC_0x00_M_MODE                                    (0x1)
#define MSK_SADC_0x00_M_MODE                                    (0x1 << SFT_SADC_0x00_M_MODE)
#define SFT_SADC_0x00_SAMP_RATE                                 (16)
#define MAX_SADC_0x00_SAMP_RATE                                 (0x3F)
#define MSK_SADC_0x00_SAMP_RATE                                 (0x3F << SFT_SADC_0x00_SAMP_RATE)
#define SFT_SADC_0x00_ADC_FILTER                                (22)
#define MAX_SADC_0x00_ADC_FILTER                                (0x7F)
#define MSK_SADC_0x00_ADC_FILTER                                (0x7F << SFT_SADC_0x00_ADC_FILTER)
#define SFT_SADC_0x00_ADC_BUSY                                  (29)
#define MAX_SADC_0x00_ADC_BUSY                                  (0x1)
#define MSK_SADC_0x00_ADC_BUSY                                  (0x1 << SFT_SADC_0x00_ADC_BUSY)
#define SFT_SADC_0x00_FIFO_EMPTY                                (30)
#define MAX_SADC_0x00_FIFO_EMPTY                                (0x1)
#define MSK_SADC_0x00_FIFO_EMPTY                                (0x1 << SFT_SADC_0x00_FIFO_EMPTY)
#define SFT_SADC_0x00_FIFO_FULL                                 (31)
#define MAX_SADC_0x00_FIFO_FULL                                 (0x1)
#define MSK_SADC_0x00_FIFO_FULL                                 (0x1 << SFT_SADC_0x00_FIFO_FULL)
#define REG_SADC_0x01                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x01 * 4))
#define REG_SADC_0x02                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x02 * 4))
#define SFT_SADC_0x02_CHANNEL_EXPAND                            (16)
#define MAX_SADC_0x02_CHANNEL_EXPAND                            (0x1)
#define MSK_SADC_0x02_CHANNEL_EXPAND                            (0x1 << SFT_SADC_0x02_CHANNEL_EXPAND)
#define SFT_SADC_0x02_STEADY_CTRL                               (5)
#define MAX_SADC_0x02_STEADY_CTRL                               (0x7)
#define MSK_SADC_0x02_STEADY_CTRL                               (0x7 << SFT_SADC_0x02_STEADY_CTRL)
#define SFT_SADC_0x02_ALMOST_CFG                                (0)
#define MAX_SADC_0x02_ALMOST_CFG                                (0x1F)
#define MSK_SADC_0x02_ALMOST_CFG                                (0x1F << SFT_SADC_0x02_ALMOST_CFG)
#define REG_SADC_0x03                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x03 * 4))
#define SFT_SADC_0x03_OVER_FLOW                                 (3)
#define MAX_SADC_0x03_OVER_FLOW                                 (0x1)
#define MSK_SADC_0x03_OVER_FLOW                                 (0x1 << SFT_SADC_0x03_OVER_FLOW)
#define SFT_SADC_0x03_SAT_ENABLE                                (2)
#define MAX_SADC_0x03_SAT_ENABLE                                (0x1)
#define MSK_SADC_0x03_SAT_ENABLE                                (0x1 << SFT_SADC_0x03_SAT_ENABLE)
#define SFT_SADC_0x03_SAT_CTRL                                  (0)
#define MAX_SADC_0x03_SAT_CTRL                                  (0x3)
#define MSK_SADC_0x03_SAT_CTRL                                  (0x3 << SFT_SADC_0x03_SAT_CTRL)
#define REG_SADC_0x04                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x04 * 4))
#define SFT_SADC_0x04_ADC_DATA_16                               (0)
#define MAX_SADC_0x04_ADC_DATA_16                               (0xFFFF)
#define MSK_SADC_0x04_ADC_DATA_16                               (0xFFFF << SFT_SADC_0x04_ADC_DATA_16)

#define MDU_SDIO_HOST_BASE_ADDR                                 0x01878000
#define REG_SDIO_HOST_0x00                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x00 * 4))
#define SFT_SDIO_HOST_0x00_SD_CMD_START                         (0)
#define MAX_SDIO_HOST_0x00_SD_CMD_START                         (0x1)
#define MSK_SDIO_HOST_0x00_SD_CMD_START                         (0x1 << SFT_SDIO_HOST_0x00_SD_CMD_START)
#define SFT_SDIO_HOST_0x00_SD_CMD_RSP                           (1)
#define MAX_SDIO_HOST_0x00_SD_CMD_RSP                           (0x1)
#define MSK_SDIO_HOST_0x00_SD_CMD_RSP                           (0x1 << SFT_SDIO_HOST_0x00_SD_CMD_RSP)
#define SFT_SDIO_HOST_0x00_SD_CMD_LONG                          (2)
#define MAX_SDIO_HOST_0x00_SD_CMD_LONG                          (0x1)
#define MSK_SDIO_HOST_0x00_SD_CMD_LONG                          (0x1 << SFT_SDIO_HOST_0x00_SD_CMD_LONG)
#define SFT_SDIO_HOST_0x00_SD_CMD_CRC_CHECK                     (3)
#define MAX_SDIO_HOST_0x00_SD_CMD_CRC_CHECK                     (0x1)
#define MSK_SDIO_HOST_0x00_SD_CMD_CRC_CHECK                     (0x1 << SFT_SDIO_HOST_0x00_SD_CMD_CRC_CHECK)
#define SFT_SDIO_HOST_0x00_CMD_INDEX                            (4)
#define MAX_SDIO_HOST_0x00_CMD_INDEX                            (0x3F)
#define MSK_SDIO_HOST_0x00_CMD_INDEX                            (0x3F << SFT_SDIO_HOST_0x00_CMD_INDEX)
#define REG_SDIO_HOST_0x01                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x01 * 4))
#define REG_SDIO_HOST_0x02                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x02 * 4))
#define REG_SDIO_HOST_0x03                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x03 * 4))
#define SFT_SDIO_HOST_0x03_SD_DATA_EN                           (0)
#define MAX_SDIO_HOST_0x03_SD_DATA_EN                           (0x1)
#define MSK_SDIO_HOST_0x03_SD_DATA_EN                           (0x1 << SFT_SDIO_HOST_0x03_SD_DATA_EN)
#define SFT_SDIO_HOST_0x03_SD_DATA_STOP_EN                      (1)
#define MAX_SDIO_HOST_0x03_SD_DATA_STOP_EN                      (0x1)
#define MSK_SDIO_HOST_0x03_SD_DATA_STOP_EN                      (0x1 << SFT_SDIO_HOST_0x03_SD_DATA_STOP_EN)
#define SFT_SDIO_HOST_0x03_SD_DATA_BUS                          (2)
#define MAX_SDIO_HOST_0x03_SD_DATA_BUS                          (0x1)
#define MSK_SDIO_HOST_0x03_SD_DATA_BUS                          (0x1 << SFT_SDIO_HOST_0x03_SD_DATA_BUS)
#define SFT_SDIO_HOST_0x03_SD_DATA_MUL_BLK                      (3)
#define MAX_SDIO_HOST_0x03_SD_DATA_MUL_BLK                      (0x1)
#define MSK_SDIO_HOST_0x03_SD_DATA_MUL_BLK                      (0x1 << SFT_SDIO_HOST_0x03_SD_DATA_MUL_BLK)
#define SFT_SDIO_HOST_0x03_SD_DATA_BLK                          (4)
#define MAX_SDIO_HOST_0x03_SD_DATA_BLK                          (0xFFF)
#define MSK_SDIO_HOST_0x03_SD_DATA_BLK                          (0xFFF << SFT_SDIO_HOST_0x03_SD_DATA_BLK)
#define SFT_SDIO_HOST_0x03_SD_START_WR_EN                       (16)
#define MAX_SDIO_HOST_0x03_SD_START_WR_EN                       (0x1)
#define MSK_SDIO_HOST_0x03_SD_START_WR_EN                       (0x1 << SFT_SDIO_HOST_0x03_SD_START_WR_EN)
#define SFT_SDIO_HOST_0x03_SD_BYTE_SEL                          (17)
#define MAX_SDIO_HOST_0x03_SD_BYTE_SEL                          (0x1)
#define MSK_SDIO_HOST_0x03_SD_BYTE_SEL                          (0x1 << SFT_SDIO_HOST_0x03_SD_BYTE_SEL)
#define REG_SDIO_HOST_0x04                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x04 * 4))
#define REG_SDIO_HOST_0x05                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x05 * 4))
#define REG_SDIO_HOST_0x06                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x06 * 4))
#define REG_SDIO_HOST_0x07                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x07 * 4))
#define REG_SDIO_HOST_0x08                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x08 * 4))
#define REG_SDIO_HOST_0x09                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x09 * 4))
#define SFT_SDIO_HOST_0x09_SD_CMD_SEND_NORSP_END_INT            (0)
#define MAX_SDIO_HOST_0x09_SD_CMD_SEND_NORSP_END_INT            (0x1)
#define MSK_SDIO_HOST_0x09_SD_CMD_SEND_NORSP_END_INT            (0x1 << SFT_SDIO_HOST_0x09_SD_CMD_SEND_NORSP_END_INT)
#define SFT_SDIO_HOST_0x09_SD_CMD_SEND_RSP_END_INT              (1)
#define MAX_SDIO_HOST_0x09_SD_CMD_SEND_RSP_END_INT              (0x1)
#define MSK_SDIO_HOST_0x09_SD_CMD_SEND_RSP_END_INT              (0x1 << SFT_SDIO_HOST_0x09_SD_CMD_SEND_RSP_END_INT)
#define SFT_SDIO_HOST_0x09_SD_CMD_SEND_RSP_TIMEOUT_INT          (2)
#define MAX_SDIO_HOST_0x09_SD_CMD_SEND_RSP_TIMEOUT_INT          (0x1)
#define MSK_SDIO_HOST_0x09_SD_CMD_SEND_RSP_TIMEOUT_INT          (0x1 << SFT_SDIO_HOST_0x09_SD_CMD_SEND_RSP_TIMEOUT_INT)
#define SFT_SDIO_HOST_0x09_SD_DATA_REC_END_INT                  (3)
#define MAX_SDIO_HOST_0x09_SD_DATA_REC_END_INT                  (0x1)
#define MSK_SDIO_HOST_0x09_SD_DATA_REC_END_INT                  (0x1 << SFT_SDIO_HOST_0x09_SD_DATA_REC_END_INT)
#define SFT_SDIO_HOST_0x09_SD_DATA_WR_END_INT                   (4)
#define MAX_SDIO_HOST_0x09_SD_DATA_WR_END_INT                   (0x1)
#define MSK_SDIO_HOST_0x09_SD_DATA_WR_END_INT                   (0x1 << SFT_SDIO_HOST_0x09_SD_DATA_WR_END_INT)
#define SFT_SDIO_HOST_0x09_SD_DATA_TIME_OUT_INT                 (5)
#define MAX_SDIO_HOST_0x09_SD_DATA_TIME_OUT_INT                 (0x1)
#define MSK_SDIO_HOST_0x09_SD_DATA_TIME_OUT_INT                 (0x1 << SFT_SDIO_HOST_0x09_SD_DATA_TIME_OUT_INT)
#define SFT_SDIO_HOST_0x09_RX_FIFO_NEED_READ                    (6)
#define MAX_SDIO_HOST_0x09_RX_FIFO_NEED_READ                    (0x1)
#define MSK_SDIO_HOST_0x09_RX_FIFO_NEED_READ                    (0x1 << SFT_SDIO_HOST_0x09_RX_FIFO_NEED_READ)
#define SFT_SDIO_HOST_0x09_TX_FIFO_NEED_WRITE                   (7)
#define MAX_SDIO_HOST_0x09_TX_FIFO_NEED_WRITE                   (0x1)
#define MSK_SDIO_HOST_0x09_TX_FIFO_NEED_WRITE                   (0x1 << SFT_SDIO_HOST_0x09_TX_FIFO_NEED_WRITE)
#define SFT_SDIO_HOST_0x09_RX_OV                                (8)
#define MAX_SDIO_HOST_0x09_RX_OV                                (0x1)
#define MSK_SDIO_HOST_0x09_RX_OV                                (0x1 << SFT_SDIO_HOST_0x09_RX_OV)
#define SFT_SDIO_HOST_0x09_TX_FIFO_EMPT                         (9)
#define MAX_SDIO_HOST_0x09_TX_FIFO_EMPT                         (0x1)
#define MSK_SDIO_HOST_0x09_TX_FIFO_EMPT                         (0x1 << SFT_SDIO_HOST_0x09_TX_FIFO_EMPT)
#define SFT_SDIO_HOST_0x09_SD_RSP_CMD_CRC_OK                    (10)
#define MAX_SDIO_HOST_0x09_SD_RSP_CMD_CRC_OK                    (0x1)
#define MSK_SDIO_HOST_0x09_SD_RSP_CMD_CRC_OK                    (0x1 << SFT_SDIO_HOST_0x09_SD_RSP_CMD_CRC_OK)
#define SFT_SDIO_HOST_0x09_SD_RSP_CMD_CRC_FAIL                  (11)
#define MAX_SDIO_HOST_0x09_SD_RSP_CMD_CRC_FAIL                  (0x1)
#define MSK_SDIO_HOST_0x09_SD_RSP_CMD_CRC_FAIL                  (0x1 << SFT_SDIO_HOST_0x09_SD_RSP_CMD_CRC_FAIL)
#define SFT_SDIO_HOST_0x09_SD_DATA_CRC_OK                       (12)
#define MAX_SDIO_HOST_0x09_SD_DATA_CRC_OK                       (0x1)
#define MSK_SDIO_HOST_0x09_SD_DATA_CRC_OK                       (0x1 << SFT_SDIO_HOST_0x09_SD_DATA_CRC_OK)
#define SFT_SDIO_HOST_0x09_SD_DATA_CRC_FAIL                     (13)
#define MAX_SDIO_HOST_0x09_SD_DATA_CRC_FAIL                     (0x1)
#define MSK_SDIO_HOST_0x09_SD_DATA_CRC_FAIL                     (0x1 << SFT_SDIO_HOST_0x09_SD_DATA_CRC_FAIL)
#define SFT_SDIO_HOST_0x09_SD_RSP_INDEX                         (14)
#define MAX_SDIO_HOST_0x09_SD_RSP_INDEX                         (0x3F)
#define MSK_SDIO_HOST_0x09_SD_RSP_INDEX                         (0x3F << SFT_SDIO_HOST_0x09_SD_RSP_INDEX)
#define SFT_SDIO_HOST_0x09_WR_STATUS                            (20)
#define MAX_SDIO_HOST_0x09_WR_STATUS                            (0x7)
#define MSK_SDIO_HOST_0x09_WR_STATUS                            (0x7 << SFT_SDIO_HOST_0x09_WR_STATUS)
#define SFT_SDIO_HOST_0x09_DATA_BUSY                            (23)
#define MAX_SDIO_HOST_0x09_DATA_BUSY                            (0x1)
#define MSK_SDIO_HOST_0x09_DATA_BUSY                            (0x1 << SFT_SDIO_HOST_0x09_DATA_BUSY)
#define REG_SDIO_HOST_0x0A                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x0A * 4))
#define SFT_SDIO_HOST_0x0A_SD_CMD_SEND_NORSP_END_MASK           (0)
#define MAX_SDIO_HOST_0x0A_SD_CMD_SEND_NORSP_END_MASK           (0x1)
#define MSK_SDIO_HOST_0x0A_SD_CMD_SEND_NORSP_END_MASK           (0x1 << SFT_SDIO_HOST_0x0A_SD_CMD_SEND_NORSP_END_MASK)
#define SFT_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_END_MASK             (1)
#define MAX_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_END_MASK             (0x1)
#define MSK_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_END_MASK             (0x1 << SFT_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_END_MASK)
#define SFT_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_TIMEOUT_MASK         (2)
#define MAX_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_TIMEOUT_MASK         (0x1)
#define MSK_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_TIMEOUT_MASK         (0x1 << SFT_SDIO_HOST_0x0A_SD_CMD_SEND_RSP_TIMEOUT_MASK)
#define SFT_SDIO_HOST_0x0A_SD_DATA_REC_END_MASK                 (3)
#define MAX_SDIO_HOST_0x0A_SD_DATA_REC_END_MASK                 (0x1)
#define MSK_SDIO_HOST_0x0A_SD_DATA_REC_END_MASK                 (0x1 << SFT_SDIO_HOST_0x0A_SD_DATA_REC_END_MASK)
#define SFT_SDIO_HOST_0x0A_SD_DATA_WR_END_MASK                  (4)
#define MAX_SDIO_HOST_0x0A_SD_DATA_WR_END_MASK                  (0x1)
#define MSK_SDIO_HOST_0x0A_SD_DATA_WR_END_MASK                  (0x1 << SFT_SDIO_HOST_0x0A_SD_DATA_WR_END_MASK)
#define SFT_SDIO_HOST_0x0A_SD_DATA_TIME_OUT_MASK                (5)
#define MAX_SDIO_HOST_0x0A_SD_DATA_TIME_OUT_MASK                (0x1)
#define MSK_SDIO_HOST_0x0A_SD_DATA_TIME_OUT_MASK                (0x1 << SFT_SDIO_HOST_0x0A_SD_DATA_TIME_OUT_MASK)
#define SFT_SDIO_HOST_0x0A_RX_FIFO_NEED_READ_MASK               (6)
#define MAX_SDIO_HOST_0x0A_RX_FIFO_NEED_READ_MASK               (0x1)
#define MSK_SDIO_HOST_0x0A_RX_FIFO_NEED_READ_MASK               (0x1 << SFT_SDIO_HOST_0x0A_RX_FIFO_NEED_READ_MASK)
#define SFT_SDIO_HOST_0x0A_TX_FIFO_NEED_WRITE_MASK              (7)
#define MAX_SDIO_HOST_0x0A_TX_FIFO_NEED_WRITE_MASK              (0x1)
#define MSK_SDIO_HOST_0x0A_TX_FIFO_NEED_WRITE_MASK              (0x1 << SFT_SDIO_HOST_0x0A_TX_FIFO_NEED_WRITE_MASK)
#define SFT_SDIO_HOST_0x0A_RX_OV_MASK                           (8)
#define MAX_SDIO_HOST_0x0A_RX_OV_MASK                           (0x1)
#define MSK_SDIO_HOST_0x0A_RX_OV_MASK                           (0x1 << SFT_SDIO_HOST_0x0A_RX_OV_MASK)
#define SFT_SDIO_HOST_0x0A_TX_FIFO_EMPT_MASK                    (9)
#define MAX_SDIO_HOST_0x0A_TX_FIFO_EMPT_MASK                    (0x1)
#define MSK_SDIO_HOST_0x0A_TX_FIFO_EMPT_MASK                    (0x1 << SFT_SDIO_HOST_0x0A_TX_FIFO_EMPT_MASK)
#define REG_SDIO_HOST_0x0B                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x0B * 4))
#define REG_SDIO_HOST_0x0C                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x0C * 4))
#define REG_SDIO_HOST_0x0D                                      (*(volatile unsigned long*)(MDU_SDIO_HOST_BASE_ADDR + 0x0D * 4))
#define SFT_SDIO_HOST_0x0D_RX_FIFO_THRESHOLD                    (0)
#define MAX_SDIO_HOST_0x0D_RX_FIFO_THRESHOLD                    (0xFF)
#define MSK_SDIO_HOST_0x0D_RX_FIFO_THRESHOLD                    (0xFF << SFT_SDIO_HOST_0x0D_RX_FIFO_THRESHOLD)
#define SFT_SDIO_HOST_0x0D_TX_FIFO_THRESHOLD                    (8)
#define MAX_SDIO_HOST_0x0D_TX_FIFO_THRESHOLD                    (0xFF)
#define MSK_SDIO_HOST_0x0D_TX_FIFO_THRESHOLD                    (0xFF << SFT_SDIO_HOST_0x0D_TX_FIFO_THRESHOLD)
#define SFT_SDIO_HOST_0x0D_RX_FIFO_RST                          (16)
#define MAX_SDIO_HOST_0x0D_RX_FIFO_RST                          (0x1)
#define MSK_SDIO_HOST_0x0D_RX_FIFO_RST                          (0x1 << SFT_SDIO_HOST_0x0D_RX_FIFO_RST)
#define SFT_SDIO_HOST_0x0D_TX_FIFO_RST                          (17)
#define MAX_SDIO_HOST_0x0D_TX_FIFO_RST                          (0x1)
#define MSK_SDIO_HOST_0x0D_TX_FIFO_RST                          (0x1 << SFT_SDIO_HOST_0x0D_TX_FIFO_RST)
#define SFT_SDIO_HOST_0x0D_RXFIFO_RD_READY                      (18)
#define MAX_SDIO_HOST_0x0D_RXFIFO_RD_READY                      (0x1)
#define MSK_SDIO_HOST_0x0D_RXFIFO_RD_READY                      (0x1 << SFT_SDIO_HOST_0x0D_RXFIFO_RD_READY)
#define SFT_SDIO_HOST_0x0D_TXFIFO_WR_READY                      (19)
#define MAX_SDIO_HOST_0x0D_TXFIFO_WR_READY                      (0x1)
#define MSK_SDIO_HOST_0x0D_TXFIFO_WR_READY                      (0x1 << SFT_SDIO_HOST_0x0D_TXFIFO_WR_READY)
#define SFT_SDIO_HOST_0x0D_SD_STA_RST                           (20)
#define MAX_SDIO_HOST_0x0D_SD_STA_RST                           (0x1)
#define MSK_SDIO_HOST_0x0D_SD_STA_RST                           (0x1 << SFT_SDIO_HOST_0x0D_SD_STA_RST)
#define SFT_SDIO_HOST_0x0D_SD_RD_WAIT_SEL                       (23)
#define MAX_SDIO_HOST_0x0D_SD_RD_WAIT_SEL                       (0x1)
#define MSK_SDIO_HOST_0x0D_SD_RD_WAIT_SEL                       (0x1 << SFT_SDIO_HOST_0x0D_SD_RD_WAIT_SEL)
#define SFT_SDIO_HOST_0x0D_SD_WR_WAIT_SEL                       (24)
#define MAX_SDIO_HOST_0x0D_SD_WR_WAIT_SEL                       (0x1)
#define MSK_SDIO_HOST_0x0D_SD_WR_WAIT_SEL                       (0x1 << SFT_SDIO_HOST_0x0D_SD_WR_WAIT_SEL)
#define SFT_SDIO_HOST_0x0D_CLK_REC_SEL                          (25)
#define MAX_SDIO_HOST_0x0D_CLK_REC_SEL                          (0x1)
#define MSK_SDIO_HOST_0x0D_CLK_REC_SEL                          (0x1 << SFT_SDIO_HOST_0x0D_CLK_REC_SEL)


#define MDU_SPDIF_BASE_ADDR                                     0x01880000
#define REG_SPDIF_CONFIG1                                       (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x00 * 4))
#define SFT_SPDIF_CONFIG1_PULSE_WIDTH                           (0)
#define MAX_SPDIF_CONFIG1_PULSE_WIDTH                           (0xFF)
#define MSK_SPDIF_CONFIG1_PULSE_WIDTH                           (0xFF << SFT_SPDIF_CONFIG1_PULSE_WIDTH)
#define SFT_SPDIF_CONFIG1_SAMPLERATEDETECT                      (8)
#define MAX_SPDIF_CONFIG1_SAMPLERATEDETECT                      (0x1)
#define MSK_SPDIF_CONFIG1_SAMPLERATEDETECT                      (0x1 << SFT_SPDIF_CONFIG1_SAMPLERATEDETECT)
#define SFT_SPDIF_CONFIG1_RECEIVESTART                          (9)
#define MAX_SPDIF_CONFIG1_RECEIVESTART                          (0x1)
#define MSK_SPDIF_CONFIG1_RECEIVESTART                          (0x1 << SFT_SPDIF_CONFIG1_RECEIVESTART)
#define SFT_SPDIF_CONFIG1_MINSPDIFPULSEWIDTHSET                 (10)
#define MAX_SPDIF_CONFIG1_MINSPDIFPULSEWIDTHSET                 (0x7FF)
#define MSK_SPDIF_CONFIG1_MINSPDIFPULSEWIDTHSET                 (0x7FF << SFT_SPDIF_CONFIG1_MINSPDIFPULSEWIDTHSET)
#define SFT_SPDIF_CONFIG1_MAXSPDIFPULSEWIDTHSET                 (21)
#define MAX_SPDIF_CONFIG1_MAXSPDIFPULSEWIDTHSET                 (0x7FF)
#define MSK_SPDIF_CONFIG1_MAXSPDIFPULSEWIDTHSET                 (0x7FF << SFT_SPDIF_CONFIG1_MAXSPDIFPULSEWIDTHSET)
#define REG_SPDIF_CONFIG2                                       (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x01 * 4))
#define SFT_SPDIF_CONFIG2_SAMPLESTORE                           (1)
#define MAX_SPDIF_CONFIG2_SAMPLESTORE                           (0x1)
#define MSK_SPDIF_CONFIG2_SAMPLESTORE                           (0x1 << SFT_SPDIF_CONFIG2_SAMPLESTORE)
#define SFT_SPDIF_CONFIG2_INTERRUPTENABLE                       (2)
#define MAX_SPDIF_CONFIG2_INTERRUPTENABLE                       (0x1)
#define MSK_SPDIF_CONFIG2_INTERRUPTENABLE                       (0x1 << SFT_SPDIF_CONFIG2_INTERRUPTENABLE)
#define SFT_SPDIF_CONFIG2_CHANNLESTATUSSELECT                   (3)
#define MAX_SPDIF_CONFIG2_CHANNLESTATUSSELECT                   (0x1)
#define MSK_SPDIF_CONFIG2_CHANNLESTATUSSELECT                   (0x1 << SFT_SPDIF_CONFIG2_CHANNLESTATUSSELECT)
#define SFT_SPDIF_CONFIG2_CONFIGVALID                           (4)
#define MAX_SPDIF_CONFIG2_CONFIGVALID                           (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGVALID                           (0x1 << SFT_SPDIF_CONFIG2_CONFIGVALID)
#define SFT_SPDIF_CONFIG2_CONFIGVALIDLEN                        (16)
#define MAX_SPDIF_CONFIG2_CONFIGVALIDLEN                        (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGVALIDLEN                        (0x1 << SFT_SPDIF_CONFIG2_CONFIGVALIDLEN)
#define SFT_SPDIF_CONFIG2_CONFIGCHANNEL                         (17)
#define MAX_SPDIF_CONFIG2_CONFIGCHANNEL                         (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGCHANNEL                         (0x1 << SFT_SPDIF_CONFIG2_CONFIGCHANNEL)
#define SFT_SPDIF_CONFIG2_CONFIGUSERSTATUS                      (18)
#define MAX_SPDIF_CONFIG2_CONFIGUSERSTATUS                      (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGUSERSTATUS                      (0x1 << SFT_SPDIF_CONFIG2_CONFIGUSERSTATUS)
#define SFT_SPDIF_CONFIG2_CONFIGPARITY                          (19)
#define MAX_SPDIF_CONFIG2_CONFIGPARITY                          (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGPARITY                          (0x1 << SFT_SPDIF_CONFIG2_CONFIGPARITY)
#define SFT_SPDIF_CONFIG2_CONFIGMODE                            (20)
#define MAX_SPDIF_CONFIG2_CONFIGMODE                            (0xF)
#define MSK_SPDIF_CONFIG2_CONFIGMODE                            (0xF << SFT_SPDIF_CONFIG2_CONFIGMODE)
#define SFT_SPDIF_CONFIG2_CONFIGBLOCK                           (24)
#define MAX_SPDIF_CONFIG2_CONFIGBLOCK                           (0x1)
#define MSK_SPDIF_CONFIG2_CONFIGBLOCK                           (0x1 << SFT_SPDIF_CONFIG2_CONFIGBLOCK)
#define REG_SPDIF_CONFIG3                                       (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x02 * 4))
#define SFT_SPDIF_CONFIG3_DETECTNUMBER                          (0)
#define MAX_SPDIF_CONFIG3_DETECTNUMBER                          (0xFFFF)
#define MSK_SPDIF_CONFIG3_DETECTNUMBER                          (0xFFFF << SFT_SPDIF_CONFIG3_DETECTNUMBER)
#define SFT_SPDIF_CONFIG3_SETMINSPDIFPULSEWIDHTRATIO            (16)
#define MAX_SPDIF_CONFIG3_SETMINSPDIFPULSEWIDHTRATIO            (0xFF)
#define MSK_SPDIF_CONFIG3_SETMINSPDIFPULSEWIDHTRATIO            (0xFF << SFT_SPDIF_CONFIG3_SETMINSPDIFPULSEWIDHTRATIO)
#define SFT_SPDIF_CONFIG3_SETMAXSPDIFPULSEWIDHTRATIO            (24)
#define MAX_SPDIF_CONFIG3_SETMAXSPDIFPULSEWIDHTRATIO            (0xFF)
#define MSK_SPDIF_CONFIG3_SETMAXSPDIFPULSEWIDHTRATIO            (0xFF << SFT_SPDIF_CONFIG3_SETMAXSPDIFPULSEWIDHTRATIO)
#define REG_SPDIF_AUDIO_CONFIG1                                 (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x03 * 4))
#define SFT_SPDIF_AUDIO_CONFIG1_BUFFERTHRESHOLD                 (0)
#define MAX_SPDIF_AUDIO_CONFIG1_BUFFERTHRESHOLD                 (0xFF)
#define MSK_SPDIF_AUDIO_CONFIG1_BUFFERTHRESHOLD                 (0xFF << SFT_SPDIF_AUDIO_CONFIG1_BUFFERTHRESHOLD)
#define SFT_SPDIF_AUDIO_CONFIG1_XBUFFERWRITE                    (8)
#define MAX_SPDIF_AUDIO_CONFIG1_XBUFFERWRITE                    (0x1)
#define MSK_SPDIF_AUDIO_CONFIG1_XBUFFERWRITE                    (0x1 << SFT_SPDIF_AUDIO_CONFIG1_XBUFFERWRITE)
#define SFT_SPDIF_AUDIO_CONFIG1_YBUFFERWRITE                    (9)
#define MAX_SPDIF_AUDIO_CONFIG1_YBUFFERWRITE                    (0x1)
#define MSK_SPDIF_AUDIO_CONFIG1_YBUFFERWRITE                    (0x1 << SFT_SPDIF_AUDIO_CONFIG1_YBUFFERWRITE)
#define SFT_SPDIF_AUDIO_CONFIG1_XANDYBUFFERWRITE                (10)
#define MAX_SPDIF_AUDIO_CONFIG1_XANDYBUFFERWRITE                (0x1)
#define MSK_SPDIF_AUDIO_CONFIG1_XANDYBUFFERWRITE                (0x1 << SFT_SPDIF_AUDIO_CONFIG1_XANDYBUFFERWRITE)
#define SFT_SPDIF_AUDIO_CONFIG1_DMAENABLE                       (11)
#define MAX_SPDIF_AUDIO_CONFIG1_DMAENABLE                       (0x1)
#define MSK_SPDIF_AUDIO_CONFIG1_DMAENABLE                       (0x1 << SFT_SPDIF_AUDIO_CONFIG1_DMAENABLE)
#define SFT_SPDIF_AUDIO_CONFIG1_DETECTDETAILSAMPLEPERIOD        (16)
#define MAX_SPDIF_AUDIO_CONFIG1_DETECTDETAILSAMPLEPERIOD        (0xFFFF)
#define MSK_SPDIF_AUDIO_CONFIG1_DETECTDETAILSAMPLEPERIOD        (0xFFFF << SFT_SPDIF_AUDIO_CONFIG1_DETECTDETAILSAMPLEPERIOD)
#define REG_SPDIF_STUS1                                         (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x04 * 4))
#define SFT_SPDIF_STUS1_DETECTROUGHSAMPLEPERIOD                 (0)
#define MAX_SPDIF_STUS1_DETECTROUGHSAMPLEPERIOD                 (0xFF)
#define MSK_SPDIF_STUS1_DETECTROUGHSAMPLEPERIOD                 (0xFF << SFT_SPDIF_STUS1_DETECTROUGHSAMPLEPERIOD)
#define SFT_SPDIF_STUS1_RXERROR                                 (8)
#define MAX_SPDIF_STUS1_RXERROR                                 (0x1)
#define MSK_SPDIF_STUS1_RXERROR                                 (0x1 << SFT_SPDIF_STUS1_RXERROR)
#define SFT_SPDIF_STUS1_LOCK                                    (9)
#define MAX_SPDIF_STUS1_LOCK                                    (0x1)
#define MSK_SPDIF_STUS1_LOCK                                    (0x1 << SFT_SPDIF_STUS1_LOCK)
#define SFT_SPDIF_STUS1_VALID                                   (10)
#define MAX_SPDIF_STUS1_VALID                                   (0x1)
#define MSK_SPDIF_STUS1_VALID                                   (0x1 << SFT_SPDIF_STUS1_VALID)
#define REG_SPDIF_STUS2                                         (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x05 * 4))
#define SFT_SPDIF_STUS2_PRO                                     (1)
#define MAX_SPDIF_STUS2_PRO                                     (0x1)
#define MSK_SPDIF_STUS2_PRO                                     (0x1 << SFT_SPDIF_STUS2_PRO)
#define SFT_SPDIF_STUS2_AUDIO                                   (2)
#define MAX_SPDIF_STUS2_AUDIO                                   (0x1)
#define MSK_SPDIF_STUS2_AUDIO                                   (0x1 << SFT_SPDIF_STUS2_AUDIO)
#define SFT_SPDIF_STUS2_EMPHMODE                                (3)
#define MAX_SPDIF_STUS2_EMPHMODE                                (0x7)
#define MSK_SPDIF_STUS2_EMPHMODE                                (0x7 << SFT_SPDIF_STUS2_EMPHMODE)
#define SFT_SPDIF_STUS2_COPY                                    (6)
#define MAX_SPDIF_STUS2_COPY                                    (0x1)
#define MSK_SPDIF_STUS2_COPY                                    (0x1 << SFT_SPDIF_STUS2_COPY)
#define REG_SPDIF_AUDIO_STUS1                                   (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x06 * 4))
#define SFT_SPDIF_AUDIO_STUS1_YOVER                             (0)
#define MAX_SPDIF_AUDIO_STUS1_YOVER                             (0x1)
#define MSK_SPDIF_AUDIO_STUS1_YOVER                             (0x1 << SFT_SPDIF_AUDIO_STUS1_YOVER)
#define SFT_SPDIF_AUDIO_STUS1_YUNDER                            (1)
#define MAX_SPDIF_AUDIO_STUS1_YUNDER                            (0x1)
#define MSK_SPDIF_AUDIO_STUS1_YUNDER                            (0x1 << SFT_SPDIF_AUDIO_STUS1_YUNDER)
#define SFT_SPDIF_AUDIO_STUS1_XOVER                             (2)
#define MAX_SPDIF_AUDIO_STUS1_XOVER                             (0x1)
#define MSK_SPDIF_AUDIO_STUS1_XOVER                             (0x1 << SFT_SPDIF_AUDIO_STUS1_XOVER)
#define SFT_SPDIF_AUDIO_STUS1_XUNDER                            (3)
#define MAX_SPDIF_AUDIO_STUS1_XUNDER                            (0x1)
#define MSK_SPDIF_AUDIO_STUS1_XUNDER                            (0x1 << SFT_SPDIF_AUDIO_STUS1_XUNDER)
#define SFT_SPDIF_AUDIO_STUS1_YNEED                             (4)
#define MAX_SPDIF_AUDIO_STUS1_YNEED                             (0x1)
#define MSK_SPDIF_AUDIO_STUS1_YNEED                             (0x1 << SFT_SPDIF_AUDIO_STUS1_YNEED)
#define SFT_SPDIF_AUDIO_STUS1_XNEED                             (5)
#define MAX_SPDIF_AUDIO_STUS1_XNEED                             (0x1)
#define MSK_SPDIF_AUDIO_STUS1_XNEED                             (0x1 << SFT_SPDIF_AUDIO_STUS1_XNEED)
#define SFT_SPDIF_AUDIO_STUS1_DMAPROCESS                        (6)
#define MAX_SPDIF_AUDIO_STUS1_DMAPROCESS                        (0x1)
#define MSK_SPDIF_AUDIO_STUS1_DMAPROCESS                        (0x1 << SFT_SPDIF_AUDIO_STUS1_DMAPROCESS)
#define REG_SPDIF_INTMSK                                        (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x07 * 4))
#define SFT_SPDIF_INTMSK_LOCK                                   (0)
#define MAX_SPDIF_INTMSK_LOCK                                   (0x1)
#define MSK_SPDIF_INTMSK_LOCK                                   (0x1 << SFT_SPDIF_INTMSK_LOCK)
#define SFT_SPDIF_INTMSK_YFULL                                  (1)
#define MAX_SPDIF_INTMSK_YFULL                                  (0x1)
#define MSK_SPDIF_INTMSK_YFULL                                  (0x1 << SFT_SPDIF_INTMSK_YFULL)
#define SFT_SPDIF_INTMSK_XFULL                                  (2)
#define MAX_SPDIF_INTMSK_XFULL                                  (0x1)
#define MSK_SPDIF_INTMSK_XFULL                                  (0x1 << SFT_SPDIF_INTMSK_XFULL)
#define SFT_SPDIF_INTMSK_CHANNELAPARITYERROR                    (3)
#define MAX_SPDIF_INTMSK_CHANNELAPARITYERROR                    (0x1)
#define MSK_SPDIF_INTMSK_CHANNELAPARITYERROR                    (0x1 << SFT_SPDIF_INTMSK_CHANNELAPARITYERROR)
#define SFT_SPDIF_INTMSK_CHANNELBPARITYERROR                    (4)
#define MAX_SPDIF_INTMSK_CHANNELBPARITYERROR                    (0x1)
#define MSK_SPDIF_INTMSK_CHANNELBPARITYERROR                    (0x1 << SFT_SPDIF_INTMSK_CHANNELBPARITYERROR)
#define SFT_SPDIF_INTMSK_RXERROR                                (5)
#define MAX_SPDIF_INTMSK_RXERROR                                (0x1)
#define MSK_SPDIF_INTMSK_RXERROR                                (0x1 << SFT_SPDIF_INTMSK_RXERROR)
#define SFT_SPDIF_INTMSK_YOVER                                  (6)
#define MAX_SPDIF_INTMSK_YOVER                                  (0x1)
#define MSK_SPDIF_INTMSK_YOVER                                  (0x1 << SFT_SPDIF_INTMSK_YOVER)
#define SFT_SPDIF_INTMSK_YUNDER                                 (7)
#define MAX_SPDIF_INTMSK_YUNDER                                 (0x1)
#define MSK_SPDIF_INTMSK_YUNDER                                 (0x1 << SFT_SPDIF_INTMSK_YUNDER)
#define SFT_SPDIF_INTMSK_XOVER                                  (8)
#define MAX_SPDIF_INTMSK_XOVER                                  (0x1)
#define MSK_SPDIF_INTMSK_XOVER                                  (0x1 << SFT_SPDIF_INTMSK_XOVER)
#define SFT_SPDIF_INTMSK_XUNDER                                 (9)
#define MAX_SPDIF_INTMSK_XUNDER                                 (0x1)
#define MSK_SPDIF_INTMSK_XUNDER                                 (0x1 << SFT_SPDIF_INTMSK_XUNDER)
#define SFT_SPDIF_INTMSK_DMAFINISH                              (10)
#define MAX_SPDIF_INTMSK_DMAFINISH                              (0x1)
#define MSK_SPDIF_INTMSK_DMAFINISH                              (0x1 << SFT_SPDIF_INTMSK_DMAFINISH)
#define REG_SPDIF_INTSTUS                                       (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x08 * 4))
#define SFT_SPDIF_INTSTUS_LOCK                                  (0)
#define MAX_SPDIF_INTSTUS_LOCK                                  (0x1)
#define MSK_SPDIF_INTSTUS_LOCK                                  (0x1 << SFT_SPDIF_INTSTUS_LOCK)
#define SFT_SPDIF_INTSTUS_YFULL                                 (1)
#define MAX_SPDIF_INTSTUS_YFULL                                 (0x1)
#define MSK_SPDIF_INTSTUS_YFULL                                 (0x1 << SFT_SPDIF_INTSTUS_YFULL)
#define SFT_SPDIF_INTSTUS_XFULL                                 (2)
#define MAX_SPDIF_INTSTUS_XFULL                                 (0x1)
#define MSK_SPDIF_INTSTUS_XFULL                                 (0x1 << SFT_SPDIF_INTSTUS_XFULL)
#define SFT_SPDIF_INTSTUS_CHANNELAPARITYERROR                   (3)
#define MAX_SPDIF_INTSTUS_CHANNELAPARITYERROR                   (0x1)
#define MSK_SPDIF_INTSTUS_CHANNELAPARITYERROR                   (0x1 << SFT_SPDIF_INTSTUS_CHANNELAPARITYERROR)
#define SFT_SPDIF_INTSTUS_CHANNELBPARITYERROR                   (4)
#define MAX_SPDIF_INTSTUS_CHANNELBPARITYERROR                   (0x1)
#define MSK_SPDIF_INTSTUS_CHANNELBPARITYERROR                   (0x1 << SFT_SPDIF_INTSTUS_CHANNELBPARITYERROR)
#define SFT_SPDIF_INTSTUS_RXERROR                               (5)
#define MAX_SPDIF_INTSTUS_RXERROR                               (0x1)
#define MSK_SPDIF_INTSTUS_RXERROR                               (0x1 << SFT_SPDIF_INTSTUS_RXERROR)
#define SFT_SPDIF_INTSTUS_YOVER                                 (6)
#define MAX_SPDIF_INTSTUS_YOVER                                 (0x1)
#define MSK_SPDIF_INTSTUS_YOVER                                 (0x1 << SFT_SPDIF_INTSTUS_YOVER)
#define SFT_SPDIF_INTSTUS_YUNDER                                (7)
#define MAX_SPDIF_INTSTUS_YUNDER                                (0x1)
#define MSK_SPDIF_INTSTUS_YUNDER                                (0x1 << SFT_SPDIF_INTSTUS_YUNDER)
#define SFT_SPDIF_INTSTUS_XOVER                                 (8)
#define MAX_SPDIF_INTSTUS_XOVER                                 (0x1)
#define MSK_SPDIF_INTSTUS_XOVER                                 (0x1 << SFT_SPDIF_INTSTUS_XOVER)
#define SFT_SPDIF_INTSTUS_XUNDER                                (9)
#define MAX_SPDIF_INTSTUS_XUNDER                                (0x1)
#define MSK_SPDIF_INTSTUS_XUNDER                                (0x1 << SFT_SPDIF_INTSTUS_XUNDER)
#define SFT_SPDIF_INTSTUS_DMAFINISH                             (10)
#define MAX_SPDIF_INTSTUS_DMAFINISH                             (0x1)
#define MSK_SPDIF_INTSTUS_DMAFINISH                             (0x1 << SFT_SPDIF_INTSTUS_DMAFINISH)
#define REG_SPDIF_AUDIO_FIFO_X                                  (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x0D * 4))
#define REG_SPDIF_AUDIO_FIFO_Y                                  (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x0E * 4))
#define REG_SPDIF_AUDIO_FIFO_XY                                 (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x0F * 4))
#define REG_SPDIF_X_USER                                        (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x10 * 4))
#define REG_SPDIF_X_CHANNEL                                     (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x16 * 4))
#define REG_SPDIF_Y_USER                                        (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x1C * 4))
#define REG_SPDIF_Y_CHANNEL                                     (*(volatile unsigned long*)(MDU_SPDIF_BASE_ADDR + 0x22 * 4))


#define MDU_EFUSE_BASE_ADDR                                     0x01888000
#define REG_EFUSE_0x00                                          (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x00 * 4))
#define SFT_EFUSE_0x00_VDD25_EN                                 (31)
#define MAX_EFUSE_0x00_VDD25_EN                                 (0x1)
#define MSK_EFUSE_0x00_VDD25_EN                                 (0x1 << SFT_EFUSE_0x00_VDD25_EN)
#define SFT_EFUSE_0x00_OPRT_WDATA                               (16)
#define MAX_EFUSE_0x00_OPRT_WDATA                               (0xFF)
#define MSK_EFUSE_0x00_OPRT_WDATA                               (0xFF << SFT_EFUSE_0x00_OPRT_WDATA)
#define SFT_EFUSE_0x00_OPRT_ADDR                                (8)
#define MAX_EFUSE_0x00_OPRT_ADDR                                (0x1F)
#define MSK_EFUSE_0x00_OPRT_ADDR                                (0x1F << SFT_EFUSE_0x00_OPRT_ADDR)
#define SFT_EFUSE_0x00_OPRT_DIR                                 (1)
#define MAX_EFUSE_0x00_OPRT_DIR                                 (0x1)
#define MSK_EFUSE_0x00_OPRT_DIR                                 (0x1 << SFT_EFUSE_0x00_OPRT_DIR)
#define SFT_EFUSE_0x00_OPRT_EN                                  (0)
#define MAX_EFUSE_0x00_OPRT_EN                                  (0x1)
#define MSK_EFUSE_0x00_OPRT_EN                                  (0x1 << SFT_EFUSE_0x00_OPRT_EN)
#define REG_EFUSE_0x01                                          (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x01 * 4))
#define SFT_EFUSE_0x01_READ_DATA_VALID                          (8)
#define MAX_EFUSE_0x01_READ_DATA_VALID                          (0x1)
#define MSK_EFUSE_0x01_READ_DATA_VALID                          (0x1 << SFT_EFUSE_0x01_READ_DATA_VALID)
#define SFT_EFUSE_0x01_READ_DATA                                (0)
#define MAX_EFUSE_0x01_READ_DATA                                (0xFF)
#define MSK_EFUSE_0x01_READ_DATA                                (0xFF << SFT_EFUSE_0x01_READ_DATA)

#define MDU_WDT_BASE_ADDR                                       0x01890000
#define REG_WDT_0x00                                            (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x00 * 4))
#define SFT_WDT_0x00_WDKEY                                      (16)
#define MAX_WDT_0x00_WDKEY                                      (0xFF)
#define MSK_WDT_0x00_WDKEY                                      (0xFF << SFT_WDT_0x00_WDKEY)
#define SFT_WDT_0x00_WD_PERIOD                                  (0)
#define MAX_WDT_0x00_WD_PERIOD                                  (0xFFFF)
#define MSK_WDT_0x00_WD_PERIOD                                  (0xFFFF << SFT_WDT_0x00_WD_PERIOD)

#define CLEAR_WDT      do{ REG_WDT_0x00 = (0x5AFFFF); REG_WDT_0x00 = (0xA5FFFF); }while(0)

#define MDU_I2S0_BASE_ADDR                                      0x01898000
#define REG_I2S0_PCM_CTRL                                       (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x00 * 4))
#define SFT_I2S0_PCM_CTRL_PCMEN                                 (31)
#define MAX_I2S0_PCM_CTRL_PCMEN                                 (0x1)
#define MSK_I2S0_PCM_CTRL_PCMEN                                 (0x1 << SFT_I2S0_PCM_CTRL_PCMEN)
#define SFT_I2S0_PCM_CTRL_MSTEN                                 (30)
#define MAX_I2S0_PCM_CTRL_MSTEN                                 (0x1)
#define MSK_I2S0_PCM_CTRL_MSTEN                                 (0x1 << SFT_I2S0_PCM_CTRL_MSTEN)
#define SFT_I2S0_PCM_CTRL_MODESEL                               (27)
#define MAX_I2S0_PCM_CTRL_MODESEL                               (0x7)
#define MSK_I2S0_PCM_CTRL_MODESEL                               (0x7 << SFT_I2S0_PCM_CTRL_MODESEL)
#define SFT_I2S0_PCM_CTRL_LRCKRP                                (26)
#define MAX_I2S0_PCM_CTRL_LRCKRP                                (0x1)
#define MSK_I2S0_PCM_CTRL_LRCKRP                                (0x1 << SFT_I2S0_PCM_CTRL_LRCKRP)
#define SFT_I2S0_PCM_CTRL_SCLKINV                               (25)
#define MAX_I2S0_PCM_CTRL_SCLKINV                               (0x1)
#define MSK_I2S0_PCM_CTRL_SCLKINV                               (0x1 << SFT_I2S0_PCM_CTRL_SCLKINV)
#define SFT_I2S0_PCM_CTRL_LSBFIRST                              (24)
#define MAX_I2S0_PCM_CTRL_LSBFIRST                              (0x1)
#define MSK_I2S0_PCM_CTRL_LSBFIRST                              (0x1 << SFT_I2S0_PCM_CTRL_LSBFIRST)
#define SFT_I2S0_PCM_CTRL_SYNCLEN                               (21)
#define MAX_I2S0_PCM_CTRL_SYNCLEN                               (0x7)
#define MSK_I2S0_PCM_CTRL_SYNCLEN                               (0x7 << SFT_I2S0_PCM_CTRL_SYNCLEN)
#define SFT_I2S0_PCM_CTRL_DATALEN                               (16)
#define MAX_I2S0_PCM_CTRL_DATALEN                               (0x1F)
#define MSK_I2S0_PCM_CTRL_DATALEN                               (0x1F << SFT_I2S0_PCM_CTRL_DATALEN)
#define SFT_I2S0_PCM_CTRL_PCM_DLEN                              (13)
#define MAX_I2S0_PCM_CTRL_PCM_DLEN                              (0x7)
#define MSK_I2S0_PCM_CTRL_PCM_DLEN                              (0x7 << SFT_I2S0_PCM_CTRL_PCM_DLEN)
#define SFT_I2S0_PCM_CTRL_SMPRATIO                              (8)
#define MAX_I2S0_PCM_CTRL_SMPRATIO                              (0x1F)
#define MSK_I2S0_PCM_CTRL_SMPRATIO                              (0x1F << SFT_I2S0_PCM_CTRL_SMPRATIO)
#define SFT_I2S0_PCM_CTRL_BITRATIO                              (0)
#define MAX_I2S0_PCM_CTRL_BITRATIO                              (0xFF)
#define MSK_I2S0_PCM_CTRL_BITRATIO                              (0xFF << SFT_I2S0_PCM_CTRL_BITRATIO)
#define REG_I2S0_PCM_CN                                         (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x01 * 4))
#define SFT_I2S0_PCM_CN_PARALLEL_EN                             (17)
#define MAX_I2S0_PCM_CN_PARALLEL_EN                             (0x1)
#define MSK_I2S0_PCM_CN_PARALLEL_EN                             (0x1 << SFT_I2S0_PCM_CN_PARALLEL_EN)
#define SFT_I2S0_PCM_CN_LRCOM_STORE                             (16)
#define MAX_I2S0_PCM_CN_LRCOM_STORE                             (0x1)
#define MSK_I2S0_PCM_CN_LRCOM_STORE                             (0x1 << SFT_I2S0_PCM_CN_LRCOM_STORE)
#define SFT_I2S0_PCM_CN_BITRATIO_H4B                            (12)
#define MAX_I2S0_PCM_CN_BITRATIO_H4B                            (0xF)
#define MSK_I2S0_PCM_CN_BITRATIO_H4B                            (0xF << SFT_I2S0_PCM_CN_BITRATIO_H4B)
#define SFT_I2S0_PCM_CN_SMPRATIO_H2B                            (10)
#define MAX_I2S0_PCM_CN_SMPRATIO_H2B                            (0x3)
#define MSK_I2S0_PCM_CN_SMPRATIO_H2B                            (0x3 << SFT_I2S0_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S0_PCM_CN_RXFIFO_CLR                              (9)
#define MAX_I2S0_PCM_CN_RXFIFO_CLR                              (0x1)
#define MSK_I2S0_PCM_CN_RXFIFO_CLR                              (0x1 << SFT_I2S0_PCM_CN_RXFIFO_CLR)
#define SFT_I2S0_PCM_CN_TXFIFO_CLR                              (8)
#define MAX_I2S0_PCM_CN_TXFIFO_CLR                              (0x1)
#define MSK_I2S0_PCM_CN_TXFIFO_CLR                              (0x1 << SFT_I2S0_PCM_CN_TXFIFO_CLR)
#define SFT_I2S0_PCM_CN_TXINT_LEVEL                             (6)
#define MAX_I2S0_PCM_CN_TXINT_LEVEL                             (0x3)
#define MSK_I2S0_PCM_CN_TXINT_LEVEL                             (0x3 << SFT_I2S0_PCM_CN_TXINT_LEVEL)
#define SFT_I2S0_PCM_CN_RXINT_LEVEL                             (4)
#define MAX_I2S0_PCM_CN_RXINT_LEVEL                             (0x3)
#define MSK_I2S0_PCM_CN_RXINT_LEVEL                             (0x3 << SFT_I2S0_PCM_CN_RXINT_LEVEL)
#define SFT_I2S0_PCM_CN_TXUDF_EN                                (3)
#define MAX_I2S0_PCM_CN_TXUDF_EN                                (0x1)
#define MSK_I2S0_PCM_CN_TXUDF_EN                                (0x1 << SFT_I2S0_PCM_CN_TXUDF_EN)
#define SFT_I2S0_PCM_CN_RXOVF_EN                                (2)
#define MAX_I2S0_PCM_CN_RXOVF_EN                                (0x1)
#define MSK_I2S0_PCM_CN_RXOVF_EN                                (0x1 << SFT_I2S0_PCM_CN_RXOVF_EN)
#define SFT_I2S0_PCM_CN_TXINT_EN                                (1)
#define MAX_I2S0_PCM_CN_TXINT_EN                                (0x1)
#define MSK_I2S0_PCM_CN_TXINT_EN                                (0x1 << SFT_I2S0_PCM_CN_TXINT_EN)
#define SFT_I2S0_PCM_CN_RXINT_EN                                (0)
#define MAX_I2S0_PCM_CN_RXINT_EN                                (0x1)
#define MSK_I2S0_PCM_CN_RXINT_EN                                (0x1 << SFT_I2S0_PCM_CN_RXINT_EN)
#define REG_I2S0_PCM_STAT                                       (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x02 * 4))
#define SFT_I2S0_PCM_STAT_TXFIFO_WR_READY                       (5)
#define MAX_I2S0_PCM_STAT_TXFIFO_WR_READY                       (0x1)
#define MSK_I2S0_PCM_STAT_TXFIFO_WR_READY                       (0x1 << SFT_I2S0_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S0_PCM_STAT_RXFIFO_RD_READY                       (4)
#define MAX_I2S0_PCM_STAT_RXFIFO_RD_READY                       (0x1)
#define MSK_I2S0_PCM_STAT_RXFIFO_RD_READY                       (0x1 << SFT_I2S0_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S0_PCM_STAT_TXUDF                                 (3)
#define MAX_I2S0_PCM_STAT_TXUDF                                 (0x1)
#define MSK_I2S0_PCM_STAT_TXUDF                                 (0x1 << SFT_I2S0_PCM_STAT_TXUDF)
#define SFT_I2S0_PCM_STAT_RXOVF                                 (2)
#define MAX_I2S0_PCM_STAT_RXOVF                                 (0x1)
#define MSK_I2S0_PCM_STAT_RXOVF                                 (0x1 << SFT_I2S0_PCM_STAT_RXOVF)
#define SFT_I2S0_PCM_STAT_TXINT                                 (1)
#define MAX_I2S0_PCM_STAT_TXINT                                 (0x1)
#define MSK_I2S0_PCM_STAT_TXINT                                 (0x1 << SFT_I2S0_PCM_STAT_TXINT)
#define SFT_I2S0_PCM_STAT_RXINT                                 (0)
#define MAX_I2S0_PCM_STAT_RXINT                                 (0x1)
#define MSK_I2S0_PCM_STAT_RXINT                                 (0x1 << SFT_I2S0_PCM_STAT_RXINT)
#define REG_I2S0_PCM_DAT                                        (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x03 * 4))
#define REG_I2S0_PCM_CN_LT2                                     (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x04 * 4))
#define SFT_I2S0_PCM_CN_LT2_TX4UDF_EN                           (11)
#define MAX_I2S0_PCM_CN_LT2_TX4UDF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX4UDF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S0_PCM_CN_LT2_RX4OVF_EN                           (10)
#define MAX_I2S0_PCM_CN_LT2_RX4OVF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX4OVF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S0_PCM_CN_LT2_TX4NT_EN                            (9)
#define MAX_I2S0_PCM_CN_LT2_TX4NT_EN                            (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX4NT_EN                            (0x1 << SFT_I2S0_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S0_PCM_CN_LT2_RX4INT_EN                           (8)
#define MAX_I2S0_PCM_CN_LT2_RX4INT_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX4INT_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S0_PCM_CN_LT2_TX3UDF_EN                           (7)
#define MAX_I2S0_PCM_CN_LT2_TX3UDF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX3UDF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S0_PCM_CN_LT2_RX3OVF_EN                           (6)
#define MAX_I2S0_PCM_CN_LT2_RX3OVF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX3OVF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S0_PCM_CN_LT2_TX3NT_EN                            (5)
#define MAX_I2S0_PCM_CN_LT2_TX3NT_EN                            (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX3NT_EN                            (0x1 << SFT_I2S0_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S0_PCM_CN_LT2_RX3INT_EN                           (4)
#define MAX_I2S0_PCM_CN_LT2_RX3INT_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX3INT_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S0_PCM_CN_LT2_TX2UDF_EN                           (3)
#define MAX_I2S0_PCM_CN_LT2_TX2UDF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX2UDF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S0_PCM_CN_LT2_RX2OVF_EN                           (2)
#define MAX_I2S0_PCM_CN_LT2_RX2OVF_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX2OVF_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S0_PCM_CN_LT2_TX2INT_EN                           (1)
#define MAX_I2S0_PCM_CN_LT2_TX2INT_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_TX2INT_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S0_PCM_CN_LT2_RX2INT_EN                           (0)
#define MAX_I2S0_PCM_CN_LT2_RX2INT_EN                           (0x1)
#define MSK_I2S0_PCM_CN_LT2_RX2INT_EN                           (0x1 << SFT_I2S0_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S0_PCM_STAT_LT2                                   (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x05 * 4))
#define SFT_I2S0_PCM_STAT_LT2_TX4UDF                            (11)
#define MAX_I2S0_PCM_STAT_LT2_TX4UDF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX4UDF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S0_PCM_STAT_LT2_RX4OVF                            (10)
#define MAX_I2S0_PCM_STAT_LT2_RX4OVF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX4OVF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S0_PCM_STAT_LT2_TX4INT                            (9)
#define MAX_I2S0_PCM_STAT_LT2_TX4INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX4INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX4INT)
#define SFT_I2S0_PCM_STAT_LT2_RX4INT                            (8)
#define MAX_I2S0_PCM_STAT_LT2_RX4INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX4INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX4INT)
#define SFT_I2S0_PCM_STAT_LT2_TX3UDF                            (3)
#define MAX_I2S0_PCM_STAT_LT2_TX3UDF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX3UDF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S0_PCM_STAT_LT2_RX3OVF                            (6)
#define MAX_I2S0_PCM_STAT_LT2_RX3OVF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX3OVF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S0_PCM_STAT_LT2_TX3INT                            (5)
#define MAX_I2S0_PCM_STAT_LT2_TX3INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX3INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX3INT)
#define SFT_I2S0_PCM_STAT_LT2_RX3INT                            (4)
#define MAX_I2S0_PCM_STAT_LT2_RX3INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX3INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX3INT)
#define SFT_I2S0_PCM_STAT_LT2_TX2UDF                            (3)
#define MAX_I2S0_PCM_STAT_LT2_TX2UDF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX2UDF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S0_PCM_STAT_LT2_RX2OVF                            (2)
#define MAX_I2S0_PCM_STAT_LT2_RX2OVF                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX2OVF                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S0_PCM_STAT_LT2_TX2INT                            (1)
#define MAX_I2S0_PCM_STAT_LT2_TX2INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_TX2INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_TX2INT)
#define SFT_I2S0_PCM_STAT_LT2_RX2INT                            (0)
#define MAX_I2S0_PCM_STAT_LT2_RX2INT                            (0x1)
#define MSK_I2S0_PCM_STAT_LT2_RX2INT                            (0x1 << SFT_I2S0_PCM_STAT_LT2_RX2INT)
#define REG_I2S0_PCM_DAT2                                       (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x06 * 4))
#define REG_I2S0_PCM_DAT3                                       (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x07 * 4))
#define REG_I2S0_PCM_DAT4                                       (*(volatile unsigned long*)(MDU_I2S0_BASE_ADDR + 0x08 * 4))

#define MDU_I2S1_BASE_ADDR                                      0x018a0000
#define REG_I2S1_PCM_CTRL                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x00 * 4))
#define SFT_I2S1_PCM_CTRL_PCMEN                                 (31)
#define MAX_I2S1_PCM_CTRL_PCMEN                                 (0x1)
#define MSK_I2S1_PCM_CTRL_PCMEN                                 (0x1 << SFT_I2S1_PCM_CTRL_PCMEN)
#define SFT_I2S1_PCM_CTRL_MSTEN                                 (30)
#define MAX_I2S1_PCM_CTRL_MSTEN                                 (0x1)
#define MSK_I2S1_PCM_CTRL_MSTEN                                 (0x1 << SFT_I2S1_PCM_CTRL_MSTEN)
#define SFT_I2S1_PCM_CTRL_MODESEL                               (27)
#define MAX_I2S1_PCM_CTRL_MODESEL                               (0x7)
#define MSK_I2S1_PCM_CTRL_MODESEL                               (0x7 << SFT_I2S1_PCM_CTRL_MODESEL)
#define SFT_I2S1_PCM_CTRL_LRCKRP                                (26)
#define MAX_I2S1_PCM_CTRL_LRCKRP                                (0x1)
#define MSK_I2S1_PCM_CTRL_LRCKRP                                (0x1 << SFT_I2S1_PCM_CTRL_LRCKRP)
#define SFT_I2S1_PCM_CTRL_SCLKINV                               (25)
#define MAX_I2S1_PCM_CTRL_SCLKINV                               (0x1)
#define MSK_I2S1_PCM_CTRL_SCLKINV                               (0x1 << SFT_I2S1_PCM_CTRL_SCLKINV)
#define SFT_I2S1_PCM_CTRL_LSBFIRST                              (24)
#define MAX_I2S1_PCM_CTRL_LSBFIRST                              (0x1)
#define MSK_I2S1_PCM_CTRL_LSBFIRST                              (0x1 << SFT_I2S1_PCM_CTRL_LSBFIRST)
#define SFT_I2S1_PCM_CTRL_SYNCLEN                               (21)
#define MAX_I2S1_PCM_CTRL_SYNCLEN                               (0x7)
#define MSK_I2S1_PCM_CTRL_SYNCLEN                               (0x7 << SFT_I2S1_PCM_CTRL_SYNCLEN)
#define SFT_I2S1_PCM_CTRL_DATALEN                               (16)
#define MAX_I2S1_PCM_CTRL_DATALEN                               (0x1F)
#define MSK_I2S1_PCM_CTRL_DATALEN                               (0x1F << SFT_I2S1_PCM_CTRL_DATALEN)
#define SFT_I2S1_PCM_CTRL_PCM_DLEN                              (13)
#define MAX_I2S1_PCM_CTRL_PCM_DLEN                              (0x7)
#define MSK_I2S1_PCM_CTRL_PCM_DLEN                              (0x7 << SFT_I2S1_PCM_CTRL_PCM_DLEN)
#define SFT_I2S1_PCM_CTRL_SMPRATIO                              (8)
#define MAX_I2S1_PCM_CTRL_SMPRATIO                              (0x1F)
#define MSK_I2S1_PCM_CTRL_SMPRATIO                              (0x1F << SFT_I2S1_PCM_CTRL_SMPRATIO)
#define SFT_I2S1_PCM_CTRL_BITRATIO                              (0)
#define MAX_I2S1_PCM_CTRL_BITRATIO                              (0xFF)
#define MSK_I2S1_PCM_CTRL_BITRATIO                              (0xFF << SFT_I2S1_PCM_CTRL_BITRATIO)
#define REG_I2S1_PCM_CN                                         (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x01 * 4))
#define SFT_I2S1_PCM_CN_PARALLEL_EN                             (17)
#define MAX_I2S1_PCM_CN_PARALLEL_EN                             (0x1)
#define MSK_I2S1_PCM_CN_PARALLEL_EN                             (0x1 << SFT_I2S1_PCM_CN_PARALLEL_EN)
#define SFT_I2S1_PCM_CN_LRCOM_STORE                             (16)
#define MAX_I2S1_PCM_CN_LRCOM_STORE                             (0x1)
#define MSK_I2S1_PCM_CN_LRCOM_STORE                             (0x1 << SFT_I2S1_PCM_CN_LRCOM_STORE)
#define SFT_I2S1_PCM_CN_BITRATIO_H4B                            (12)
#define MAX_I2S1_PCM_CN_BITRATIO_H4B                            (0xF)
#define MSK_I2S1_PCM_CN_BITRATIO_H4B                            (0xF << SFT_I2S1_PCM_CN_BITRATIO_H4B)
#define SFT_I2S1_PCM_CN_SMPRATIO_H2B                            (10)
#define MAX_I2S1_PCM_CN_SMPRATIO_H2B                            (0x3)
#define MSK_I2S1_PCM_CN_SMPRATIO_H2B                            (0x3 << SFT_I2S1_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S1_PCM_CN_RXFIFO_CLR                              (9)
#define MAX_I2S1_PCM_CN_RXFIFO_CLR                              (0x1)
#define MSK_I2S1_PCM_CN_RXFIFO_CLR                              (0x1 << SFT_I2S1_PCM_CN_RXFIFO_CLR)
#define SFT_I2S1_PCM_CN_TXFIFO_CLR                              (8)
#define MAX_I2S1_PCM_CN_TXFIFO_CLR                              (0x1)
#define MSK_I2S1_PCM_CN_TXFIFO_CLR                              (0x1 << SFT_I2S1_PCM_CN_TXFIFO_CLR)
#define SFT_I2S1_PCM_CN_TXINT_LEVEL                             (6)
#define MAX_I2S1_PCM_CN_TXINT_LEVEL                             (0x3)
#define MSK_I2S1_PCM_CN_TXINT_LEVEL                             (0x3 << SFT_I2S1_PCM_CN_TXINT_LEVEL)
#define SFT_I2S1_PCM_CN_RXINT_LEVEL                             (4)
#define MAX_I2S1_PCM_CN_RXINT_LEVEL                             (0x3)
#define MSK_I2S1_PCM_CN_RXINT_LEVEL                             (0x3 << SFT_I2S1_PCM_CN_RXINT_LEVEL)
#define SFT_I2S1_PCM_CN_TXUDF_EN                                (3)
#define MAX_I2S1_PCM_CN_TXUDF_EN                                (0x1)
#define MSK_I2S1_PCM_CN_TXUDF_EN                                (0x1 << SFT_I2S1_PCM_CN_TXUDF_EN)
#define SFT_I2S1_PCM_CN_RXOVF_EN                                (2)
#define MAX_I2S1_PCM_CN_RXOVF_EN                                (0x1)
#define MSK_I2S1_PCM_CN_RXOVF_EN                                (0x1 << SFT_I2S1_PCM_CN_RXOVF_EN)
#define SFT_I2S1_PCM_CN_TXINT_EN                                (1)
#define MAX_I2S1_PCM_CN_TXINT_EN                                (0x1)
#define MSK_I2S1_PCM_CN_TXINT_EN                                (0x1 << SFT_I2S1_PCM_CN_TXINT_EN)
#define SFT_I2S1_PCM_CN_RXINT_EN                                (0)
#define MAX_I2S1_PCM_CN_RXINT_EN                                (0x1)
#define MSK_I2S1_PCM_CN_RXINT_EN                                (0x1 << SFT_I2S1_PCM_CN_RXINT_EN)
#define REG_I2S1_PCM_STAT                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x02 * 4))
#define SFT_I2S1_PCM_STAT_TXFIFO_WR_READY                       (5)
#define MAX_I2S1_PCM_STAT_TXFIFO_WR_READY                       (0x1)
#define MSK_I2S1_PCM_STAT_TXFIFO_WR_READY                       (0x1 << SFT_I2S1_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S1_PCM_STAT_RXFIFO_RD_READY                       (4)
#define MAX_I2S1_PCM_STAT_RXFIFO_RD_READY                       (0x1)
#define MSK_I2S1_PCM_STAT_RXFIFO_RD_READY                       (0x1 << SFT_I2S1_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S1_PCM_STAT_TXUDF                                 (3)
#define MAX_I2S1_PCM_STAT_TXUDF                                 (0x1)
#define MSK_I2S1_PCM_STAT_TXUDF                                 (0x1 << SFT_I2S1_PCM_STAT_TXUDF)
#define SFT_I2S1_PCM_STAT_RXOVF                                 (2)
#define MAX_I2S1_PCM_STAT_RXOVF                                 (0x1)
#define MSK_I2S1_PCM_STAT_RXOVF                                 (0x1 << SFT_I2S1_PCM_STAT_RXOVF)
#define SFT_I2S1_PCM_STAT_TXINT                                 (1)
#define MAX_I2S1_PCM_STAT_TXINT                                 (0x1)
#define MSK_I2S1_PCM_STAT_TXINT                                 (0x1 << SFT_I2S1_PCM_STAT_TXINT)
#define SFT_I2S1_PCM_STAT_RXINT                                 (0)
#define MAX_I2S1_PCM_STAT_RXINT                                 (0x1)
#define MSK_I2S1_PCM_STAT_RXINT                                 (0x1 << SFT_I2S1_PCM_STAT_RXINT)
#define REG_I2S1_PCM_DAT                                        (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x03 * 4))
#define REG_I2S1_PCM_CN_LT2                                     (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x04 * 4))
#define SFT_I2S1_PCM_CN_LT2_TX4UDF_EN                           (11)
#define MAX_I2S1_PCM_CN_LT2_TX4UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX4UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX4OVF_EN                           (10)
#define MAX_I2S1_PCM_CN_LT2_RX4OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX4OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX4NT_EN                            (9)
#define MAX_I2S1_PCM_CN_LT2_TX4NT_EN                            (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX4NT_EN                            (0x1 << SFT_I2S1_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX4INT_EN                           (8)
#define MAX_I2S1_PCM_CN_LT2_RX4INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX4INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S1_PCM_CN_LT2_TX3UDF_EN                           (7)
#define MAX_I2S1_PCM_CN_LT2_TX3UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX3UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX3OVF_EN                           (6)
#define MAX_I2S1_PCM_CN_LT2_RX3OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX3OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX3NT_EN                            (5)
#define MAX_I2S1_PCM_CN_LT2_TX3NT_EN                            (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX3NT_EN                            (0x1 << SFT_I2S1_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX3INT_EN                           (4)
#define MAX_I2S1_PCM_CN_LT2_RX3INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX3INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S1_PCM_CN_LT2_TX2UDF_EN                           (3)
#define MAX_I2S1_PCM_CN_LT2_TX2UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX2UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX2OVF_EN                           (2)
#define MAX_I2S1_PCM_CN_LT2_RX2OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX2OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX2INT_EN                           (1)
#define MAX_I2S1_PCM_CN_LT2_TX2INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX2INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX2INT_EN                           (0)
#define MAX_I2S1_PCM_CN_LT2_RX2INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX2INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S1_PCM_STAT_LT2                                   (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x05 * 4))
#define SFT_I2S1_PCM_STAT_LT2_TX4UDF                            (11)
#define MAX_I2S1_PCM_STAT_LT2_TX4UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX4UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX4OVF                            (10)
#define MAX_I2S1_PCM_STAT_LT2_RX4OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX4OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX4INT                            (9)
#define MAX_I2S1_PCM_STAT_LT2_TX4INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX4INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX4INT)
#define SFT_I2S1_PCM_STAT_LT2_RX4INT                            (8)
#define MAX_I2S1_PCM_STAT_LT2_RX4INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX4INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX4INT)
#define SFT_I2S1_PCM_STAT_LT2_TX3UDF                            (3)
#define MAX_I2S1_PCM_STAT_LT2_TX3UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX3UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX3OVF                            (6)
#define MAX_I2S1_PCM_STAT_LT2_RX3OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX3OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX3INT                            (5)
#define MAX_I2S1_PCM_STAT_LT2_TX3INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX3INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX3INT)
#define SFT_I2S1_PCM_STAT_LT2_RX3INT                            (4)
#define MAX_I2S1_PCM_STAT_LT2_RX3INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX3INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX3INT)
#define SFT_I2S1_PCM_STAT_LT2_TX2UDF                            (3)
#define MAX_I2S1_PCM_STAT_LT2_TX2UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX2UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX2OVF                            (2)
#define MAX_I2S1_PCM_STAT_LT2_RX2OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX2OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX2INT                            (1)
#define MAX_I2S1_PCM_STAT_LT2_TX2INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX2INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX2INT)
#define SFT_I2S1_PCM_STAT_LT2_RX2INT                            (0)
#define MAX_I2S1_PCM_STAT_LT2_RX2INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX2INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX2INT)
#define REG_I2S1_PCM_DAT2                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x06 * 4))
#define REG_I2S1_PCM_DAT3                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x07 * 4))
#define REG_I2S1_PCM_DAT4                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x08 * 4))

#define MDU_I2S2_BASE_ADDR                                      0x018a8000
#define REG_I2S2_PCM_CTRL                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x00 * 4))
#define SFT_I2S2_PCM_CTRL_PCMEN                                 (31)
#define MAX_I2S2_PCM_CTRL_PCMEN                                 (0x1)
#define MSK_I2S2_PCM_CTRL_PCMEN                                 (0x1 << SFT_I2S2_PCM_CTRL_PCMEN)
#define SFT_I2S2_PCM_CTRL_MSTEN                                 (30)
#define MAX_I2S2_PCM_CTRL_MSTEN                                 (0x1)
#define MSK_I2S2_PCM_CTRL_MSTEN                                 (0x1 << SFT_I2S2_PCM_CTRL_MSTEN)
#define SFT_I2S2_PCM_CTRL_MODESEL                               (27)
#define MAX_I2S2_PCM_CTRL_MODESEL                               (0x7)
#define MSK_I2S2_PCM_CTRL_MODESEL                               (0x7 << SFT_I2S2_PCM_CTRL_MODESEL)
#define SFT_I2S2_PCM_CTRL_LRCKRP                                (26)
#define MAX_I2S2_PCM_CTRL_LRCKRP                                (0x1)
#define MSK_I2S2_PCM_CTRL_LRCKRP                                (0x1 << SFT_I2S2_PCM_CTRL_LRCKRP)
#define SFT_I2S2_PCM_CTRL_SCLKINV                               (25)
#define MAX_I2S2_PCM_CTRL_SCLKINV                               (0x1)
#define MSK_I2S2_PCM_CTRL_SCLKINV                               (0x1 << SFT_I2S2_PCM_CTRL_SCLKINV)
#define SFT_I2S2_PCM_CTRL_LSBFIRST                              (24)
#define MAX_I2S2_PCM_CTRL_LSBFIRST                              (0x1)
#define MSK_I2S2_PCM_CTRL_LSBFIRST                              (0x1 << SFT_I2S2_PCM_CTRL_LSBFIRST)
#define SFT_I2S2_PCM_CTRL_SYNCLEN                               (21)
#define MAX_I2S2_PCM_CTRL_SYNCLEN                               (0x7)
#define MSK_I2S2_PCM_CTRL_SYNCLEN                               (0x7 << SFT_I2S2_PCM_CTRL_SYNCLEN)
#define SFT_I2S2_PCM_CTRL_DATALEN                               (16)
#define MAX_I2S2_PCM_CTRL_DATALEN                               (0x1F)
#define MSK_I2S2_PCM_CTRL_DATALEN                               (0x1F << SFT_I2S2_PCM_CTRL_DATALEN)
#define SFT_I2S2_PCM_CTRL_PCM_DLEN                              (13)
#define MAX_I2S2_PCM_CTRL_PCM_DLEN                              (0x7)
#define MSK_I2S2_PCM_CTRL_PCM_DLEN                              (0x7 << SFT_I2S2_PCM_CTRL_PCM_DLEN)
#define SFT_I2S2_PCM_CTRL_SMPRATIO                              (8)
#define MAX_I2S2_PCM_CTRL_SMPRATIO                              (0x1F)
#define MSK_I2S2_PCM_CTRL_SMPRATIO                              (0x1F << SFT_I2S2_PCM_CTRL_SMPRATIO)
#define SFT_I2S2_PCM_CTRL_BITRATIO                              (0)
#define MAX_I2S2_PCM_CTRL_BITRATIO                              (0xFF)
#define MSK_I2S2_PCM_CTRL_BITRATIO                              (0xFF << SFT_I2S2_PCM_CTRL_BITRATIO)
#define REG_I2S2_PCM_CN                                         (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x01 * 4))
#define SFT_I2S2_PCM_CN_PARALLEL_EN                             (17)
#define MAX_I2S2_PCM_CN_PARALLEL_EN                             (0x1)
#define MSK_I2S2_PCM_CN_PARALLEL_EN                             (0x1 << SFT_I2S2_PCM_CN_PARALLEL_EN)
#define SFT_I2S2_PCM_CN_LRCOM_STORE                             (16)
#define MAX_I2S2_PCM_CN_LRCOM_STORE                             (0x1)
#define MSK_I2S2_PCM_CN_LRCOM_STORE                             (0x1 << SFT_I2S2_PCM_CN_LRCOM_STORE)
#define SFT_I2S2_PCM_CN_BITRATIO_H4B                            (12)
#define MAX_I2S2_PCM_CN_BITRATIO_H4B                            (0xF)
#define MSK_I2S2_PCM_CN_BITRATIO_H4B                            (0xF << SFT_I2S2_PCM_CN_BITRATIO_H4B)
#define SFT_I2S2_PCM_CN_SMPRATIO_H2B                            (10)
#define MAX_I2S2_PCM_CN_SMPRATIO_H2B                            (0x3)
#define MSK_I2S2_PCM_CN_SMPRATIO_H2B                            (0x3 << SFT_I2S2_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S2_PCM_CN_RXFIFO_CLR                              (9)
#define MAX_I2S2_PCM_CN_RXFIFO_CLR                              (0x1)
#define MSK_I2S2_PCM_CN_RXFIFO_CLR                              (0x1 << SFT_I2S2_PCM_CN_RXFIFO_CLR)
#define SFT_I2S2_PCM_CN_TXFIFO_CLR                              (8)
#define MAX_I2S2_PCM_CN_TXFIFO_CLR                              (0x1)
#define MSK_I2S2_PCM_CN_TXFIFO_CLR                              (0x1 << SFT_I2S2_PCM_CN_TXFIFO_CLR)
#define SFT_I2S2_PCM_CN_TXINT_LEVEL                             (6)
#define MAX_I2S2_PCM_CN_TXINT_LEVEL                             (0x3)
#define MSK_I2S2_PCM_CN_TXINT_LEVEL                             (0x3 << SFT_I2S2_PCM_CN_TXINT_LEVEL)
#define SFT_I2S2_PCM_CN_RXINT_LEVEL                             (4)
#define MAX_I2S2_PCM_CN_RXINT_LEVEL                             (0x3)
#define MSK_I2S2_PCM_CN_RXINT_LEVEL                             (0x3 << SFT_I2S2_PCM_CN_RXINT_LEVEL)
#define SFT_I2S2_PCM_CN_TXUDF_EN                                (3)
#define MAX_I2S2_PCM_CN_TXUDF_EN                                (0x1)
#define MSK_I2S2_PCM_CN_TXUDF_EN                                (0x1 << SFT_I2S2_PCM_CN_TXUDF_EN)
#define SFT_I2S2_PCM_CN_RXOVF_EN                                (2)
#define MAX_I2S2_PCM_CN_RXOVF_EN                                (0x1)
#define MSK_I2S2_PCM_CN_RXOVF_EN                                (0x1 << SFT_I2S2_PCM_CN_RXOVF_EN)
#define SFT_I2S2_PCM_CN_TXINT_EN                                (1)
#define MAX_I2S2_PCM_CN_TXINT_EN                                (0x1)
#define MSK_I2S2_PCM_CN_TXINT_EN                                (0x1 << SFT_I2S2_PCM_CN_TXINT_EN)
#define SFT_I2S2_PCM_CN_RXINT_EN                                (0)
#define MAX_I2S2_PCM_CN_RXINT_EN                                (0x1)
#define MSK_I2S2_PCM_CN_RXINT_EN                                (0x1 << SFT_I2S2_PCM_CN_RXINT_EN)
#define REG_I2S2_PCM_STAT                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x02 * 4))
#define SFT_I2S2_PCM_STAT_TXFIFO_WR_READY                       (5)
#define MAX_I2S2_PCM_STAT_TXFIFO_WR_READY                       (0x1)
#define MSK_I2S2_PCM_STAT_TXFIFO_WR_READY                       (0x1 << SFT_I2S2_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S2_PCM_STAT_RXFIFO_RD_READY                       (4)
#define MAX_I2S2_PCM_STAT_RXFIFO_RD_READY                       (0x1)
#define MSK_I2S2_PCM_STAT_RXFIFO_RD_READY                       (0x1 << SFT_I2S2_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S2_PCM_STAT_TXUDF                                 (3)
#define MAX_I2S2_PCM_STAT_TXUDF                                 (0x1)
#define MSK_I2S2_PCM_STAT_TXUDF                                 (0x1 << SFT_I2S2_PCM_STAT_TXUDF)
#define SFT_I2S2_PCM_STAT_RXOVF                                 (2)
#define MAX_I2S2_PCM_STAT_RXOVF                                 (0x1)
#define MSK_I2S2_PCM_STAT_RXOVF                                 (0x1 << SFT_I2S2_PCM_STAT_RXOVF)
#define SFT_I2S2_PCM_STAT_TXINT                                 (1)
#define MAX_I2S2_PCM_STAT_TXINT                                 (0x1)
#define MSK_I2S2_PCM_STAT_TXINT                                 (0x1 << SFT_I2S2_PCM_STAT_TXINT)
#define SFT_I2S2_PCM_STAT_RXINT                                 (0)
#define MAX_I2S2_PCM_STAT_RXINT                                 (0x1)
#define MSK_I2S2_PCM_STAT_RXINT                                 (0x1 << SFT_I2S2_PCM_STAT_RXINT)
#define REG_I2S2_PCM_DAT                                        (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x03 * 4))
#define REG_I2S2_PCM_CN_LT2                                     (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x04 * 4))
#define SFT_I2S2_PCM_CN_LT2_TX4UDF_EN                           (11)
#define MAX_I2S2_PCM_CN_LT2_TX4UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX4UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX4OVF_EN                           (10)
#define MAX_I2S2_PCM_CN_LT2_RX4OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX4OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX4NT_EN                            (9)
#define MAX_I2S2_PCM_CN_LT2_TX4NT_EN                            (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX4NT_EN                            (0x1 << SFT_I2S2_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX4INT_EN                           (8)
#define MAX_I2S2_PCM_CN_LT2_RX4INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX4INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S2_PCM_CN_LT2_TX3UDF_EN                           (7)
#define MAX_I2S2_PCM_CN_LT2_TX3UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX3UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX3OVF_EN                           (6)
#define MAX_I2S2_PCM_CN_LT2_RX3OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX3OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX3NT_EN                            (5)
#define MAX_I2S2_PCM_CN_LT2_TX3NT_EN                            (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX3NT_EN                            (0x1 << SFT_I2S2_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX3INT_EN                           (4)
#define MAX_I2S2_PCM_CN_LT2_RX3INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX3INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S2_PCM_CN_LT2_TX2UDF_EN                           (3)
#define MAX_I2S2_PCM_CN_LT2_TX2UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX2UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX2OVF_EN                           (2)
#define MAX_I2S2_PCM_CN_LT2_RX2OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX2OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX2INT_EN                           (1)
#define MAX_I2S2_PCM_CN_LT2_TX2INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX2INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX2INT_EN                           (0)
#define MAX_I2S2_PCM_CN_LT2_RX2INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX2INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S2_PCM_STAT_LT2                                   (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x05 * 4))
#define SFT_I2S2_PCM_STAT_LT2_TX4UDF                            (11)
#define MAX_I2S2_PCM_STAT_LT2_TX4UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX4UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX4OVF                            (10)
#define MAX_I2S2_PCM_STAT_LT2_RX4OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX4OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX4INT                            (9)
#define MAX_I2S2_PCM_STAT_LT2_TX4INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX4INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX4INT)
#define SFT_I2S2_PCM_STAT_LT2_RX4INT                            (8)
#define MAX_I2S2_PCM_STAT_LT2_RX4INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX4INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX4INT)
#define SFT_I2S2_PCM_STAT_LT2_TX3UDF                            (3)
#define MAX_I2S2_PCM_STAT_LT2_TX3UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX3UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX3OVF                            (6)
#define MAX_I2S2_PCM_STAT_LT2_RX3OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX3OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX3INT                            (5)
#define MAX_I2S2_PCM_STAT_LT2_TX3INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX3INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX3INT)
#define SFT_I2S2_PCM_STAT_LT2_RX3INT                            (4)
#define MAX_I2S2_PCM_STAT_LT2_RX3INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX3INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX3INT)
#define SFT_I2S2_PCM_STAT_LT2_TX2UDF                            (3)
#define MAX_I2S2_PCM_STAT_LT2_TX2UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX2UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX2OVF                            (2)
#define MAX_I2S2_PCM_STAT_LT2_RX2OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX2OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX2INT                            (1)
#define MAX_I2S2_PCM_STAT_LT2_TX2INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX2INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX2INT)
#define SFT_I2S2_PCM_STAT_LT2_RX2INT                            (0)
#define MAX_I2S2_PCM_STAT_LT2_RX2INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX2INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX2INT)
#define REG_I2S2_PCM_DAT2                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x06 * 4))
#define REG_I2S2_PCM_DAT3                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x07 * 4))
#define REG_I2S2_PCM_DAT4                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x08 * 4))

#define MDU_CEC_BASE_ADDR                                       0x018b0000
#define REG_CEC_TX_BLOCK0_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x00 * 4))
#define SFT_CEC_TX_BLOCK0_DATA_TX_BLOCK0_DATA                   (1)
#define MAX_CEC_TX_BLOCK0_DATA_TX_BLOCK0_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK0_DATA_TX_BLOCK0_DATA                   (0x1FF << SFT_CEC_TX_BLOCK0_DATA_TX_BLOCK0_DATA)
#define REG_CEC_TX_BLOCK1_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x01 * 4))
#define SFT_CEC_TX_BLOCK1_DATA_TX_BLOCK1_DATA                   (1)
#define MAX_CEC_TX_BLOCK1_DATA_TX_BLOCK1_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK1_DATA_TX_BLOCK1_DATA                   (0x1FF << SFT_CEC_TX_BLOCK1_DATA_TX_BLOCK1_DATA)
#define REG_CEC_TX_BLOCK2_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x02 * 4))
#define SFT_CEC_TX_BLOCK2_DATA_TX_BLOCK2_DATA                   (1)
#define MAX_CEC_TX_BLOCK2_DATA_TX_BLOCK2_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK2_DATA_TX_BLOCK2_DATA                   (0x1FF << SFT_CEC_TX_BLOCK2_DATA_TX_BLOCK2_DATA)
#define REG_CEC_TX_BLOCK3_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x03 * 4))
#define SFT_CEC_TX_BLOCK3_DATA_TX_BLOCK3_DATA                   (1)
#define MAX_CEC_TX_BLOCK3_DATA_TX_BLOCK3_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK3_DATA_TX_BLOCK3_DATA                   (0x1FF << SFT_CEC_TX_BLOCK3_DATA_TX_BLOCK3_DATA)
#define REG_CEC_TX_BLOCK4_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x04 * 4))
#define SFT_CEC_TX_BLOCK4_DATA_TX_BLOCK4_DATA                   (1)
#define MAX_CEC_TX_BLOCK4_DATA_TX_BLOCK4_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK4_DATA_TX_BLOCK4_DATA                   (0x1FF << SFT_CEC_TX_BLOCK4_DATA_TX_BLOCK4_DATA)
#define REG_CEC_TX_BLOCK5_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x05 * 4))
#define SFT_CEC_TX_BLOCK5_DATA_TX_BLOCK5_DATA                   (1)
#define MAX_CEC_TX_BLOCK5_DATA_TX_BLOCK5_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK5_DATA_TX_BLOCK5_DATA                   (0x1FF << SFT_CEC_TX_BLOCK5_DATA_TX_BLOCK5_DATA)
#define REG_CEC_TX_BLOCK6_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x06 * 4))
#define SFT_CEC_TX_BLOCK6_DATA_TX_BLOCK6_DATA                   (1)
#define MAX_CEC_TX_BLOCK6_DATA_TX_BLOCK6_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK6_DATA_TX_BLOCK6_DATA                   (0x1FF << SFT_CEC_TX_BLOCK6_DATA_TX_BLOCK6_DATA)
#define REG_CEC_TX_BLOCK7_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x07 * 4))
#define SFT_CEC_TX_BLOCK7_DATA_TX_BLOCK7_DATA                   (1)
#define MAX_CEC_TX_BLOCK7_DATA_TX_BLOCK7_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK7_DATA_TX_BLOCK7_DATA                   (0x1FF << SFT_CEC_TX_BLOCK7_DATA_TX_BLOCK7_DATA)
#define REG_CEC_TX_BLOCK8_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x08 * 4))
#define SFT_CEC_TX_BLOCK8_DATA_TX_BLOCK8_DATA                   (1)
#define MAX_CEC_TX_BLOCK8_DATA_TX_BLOCK8_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK8_DATA_TX_BLOCK8_DATA                   (0x1FF << SFT_CEC_TX_BLOCK8_DATA_TX_BLOCK8_DATA)
#define REG_CEC_TX_BLOCK9_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x09 * 4))
#define SFT_CEC_TX_BLOCK9_DATA_TX_BLOCK9_DATA                   (1)
#define MAX_CEC_TX_BLOCK9_DATA_TX_BLOCK9_DATA                   (0x1FF)
#define MSK_CEC_TX_BLOCK9_DATA_TX_BLOCK9_DATA                   (0x1FF << SFT_CEC_TX_BLOCK9_DATA_TX_BLOCK9_DATA)
#define REG_CEC_TX_BLOCK10_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0A * 4))
#define SFT_CEC_TX_BLOCK10_DATA_TX_BLOCK10_DATA                 (1)
#define MAX_CEC_TX_BLOCK10_DATA_TX_BLOCK10_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK10_DATA_TX_BLOCK10_DATA                 (0x1FF << SFT_CEC_TX_BLOCK10_DATA_TX_BLOCK10_DATA)
#define REG_CEC_TX_BLOCK11_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0B * 4))
#define SFT_CEC_TX_BLOCK11_DATA_TX_BLOCK11_DATA                 (1)
#define MAX_CEC_TX_BLOCK11_DATA_TX_BLOCK11_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK11_DATA_TX_BLOCK11_DATA                 (0x1FF << SFT_CEC_TX_BLOCK11_DATA_TX_BLOCK11_DATA)
#define REG_CEC_TX_BLOCK12_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0C * 4))
#define SFT_CEC_TX_BLOCK12_DATA_TX_BLOCK12_DATA                 (1)
#define MAX_CEC_TX_BLOCK12_DATA_TX_BLOCK12_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK12_DATA_TX_BLOCK12_DATA                 (0x1FF << SFT_CEC_TX_BLOCK12_DATA_TX_BLOCK12_DATA)
#define REG_CEC_TX_BLOCK13_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0D * 4))
#define SFT_CEC_TX_BLOCK13_DATA_TX_BLOCK13_DATA                 (1)
#define MAX_CEC_TX_BLOCK13_DATA_TX_BLOCK13_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK13_DATA_TX_BLOCK13_DATA                 (0x1FF << SFT_CEC_TX_BLOCK13_DATA_TX_BLOCK13_DATA)
#define REG_CEC_TX_BLOCK14_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0E * 4))
#define SFT_CEC_TX_BLOCK14_DATA_TX_BLOCK14_DATA                 (1)
#define MAX_CEC_TX_BLOCK14_DATA_TX_BLOCK14_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK14_DATA_TX_BLOCK14_DATA                 (0x1FF << SFT_CEC_TX_BLOCK14_DATA_TX_BLOCK14_DATA)
#define REG_CEC_TX_BLOCK15_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x0F * 4))
#define SFT_CEC_TX_BLOCK15_DATA_TX_BLOCK15_DATA                 (1)
#define MAX_CEC_TX_BLOCK15_DATA_TX_BLOCK15_DATA                 (0x1FF)
#define MSK_CEC_TX_BLOCK15_DATA_TX_BLOCK15_DATA                 (0x1FF << SFT_CEC_TX_BLOCK15_DATA_TX_BLOCK15_DATA)
#define REG_CEC_RX_BLOCK0_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x10 * 4))
#define SFT_CEC_RX_BLOCK0_DATA_RX_BLOCK0_DATA                   (0)
#define MAX_CEC_RX_BLOCK0_DATA_RX_BLOCK0_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK0_DATA_RX_BLOCK0_DATA                   (0x3FF << SFT_CEC_RX_BLOCK0_DATA_RX_BLOCK0_DATA)
#define REG_CEC_RX_BLOCK1_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x11 * 4))
#define SFT_CEC_RX_BLOCK1_DATA_RX_BLOCK1_DATA                   (0)
#define MAX_CEC_RX_BLOCK1_DATA_RX_BLOCK1_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK1_DATA_RX_BLOCK1_DATA                   (0x3FF << SFT_CEC_RX_BLOCK1_DATA_RX_BLOCK1_DATA)
#define REG_CEC_RX_BLOCK2_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x12 * 4))
#define SFT_CEC_RX_BLOCK2_DATA_RX_BLOCK2_DATA                   (0)
#define MAX_CEC_RX_BLOCK2_DATA_RX_BLOCK2_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK2_DATA_RX_BLOCK2_DATA                   (0x3FF << SFT_CEC_RX_BLOCK2_DATA_RX_BLOCK2_DATA)
#define REG_CEC_RX_BLOCK3_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x13 * 4))
#define SFT_CEC_RX_BLOCK3_DATA_RX_BLOCK3_DATA                   (0)
#define MAX_CEC_RX_BLOCK3_DATA_RX_BLOCK3_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK3_DATA_RX_BLOCK3_DATA                   (0x3FF << SFT_CEC_RX_BLOCK3_DATA_RX_BLOCK3_DATA)
#define REG_CEC_RX_BLOCK4_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x14 * 4))
#define SFT_CEC_RX_BLOCK4_DATA_RX_BLOCK4_DATA                   (0)
#define MAX_CEC_RX_BLOCK4_DATA_RX_BLOCK4_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK4_DATA_RX_BLOCK4_DATA                   (0x3FF << SFT_CEC_RX_BLOCK4_DATA_RX_BLOCK4_DATA)
#define REG_CEC_RX_BLOCK5_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x15 * 4))
#define SFT_CEC_RX_BLOCK5_DATA_RX_BLOCK5_DATA                   (0)
#define MAX_CEC_RX_BLOCK5_DATA_RX_BLOCK5_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK5_DATA_RX_BLOCK5_DATA                   (0x3FF << SFT_CEC_RX_BLOCK5_DATA_RX_BLOCK5_DATA)
#define REG_CEC_RX_BLOCK6_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x16 * 4))
#define SFT_CEC_RX_BLOCK6_DATA_RX_BLOCK6_DATA                   (0)
#define MAX_CEC_RX_BLOCK6_DATA_RX_BLOCK6_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK6_DATA_RX_BLOCK6_DATA                   (0x3FF << SFT_CEC_RX_BLOCK6_DATA_RX_BLOCK6_DATA)
#define REG_CEC_RX_BLOCK7_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x17 * 4))
#define SFT_CEC_RX_BLOCK7_DATA_RX_BLOCK7_DATA                   (0)
#define MAX_CEC_RX_BLOCK7_DATA_RX_BLOCK7_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK7_DATA_RX_BLOCK7_DATA                   (0x3FF << SFT_CEC_RX_BLOCK7_DATA_RX_BLOCK7_DATA)
#define REG_CEC_RX_BLOCK8_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x18 * 4))
#define SFT_CEC_RX_BLOCK8_DATA_RX_BLOCK8_DATA                   (0)
#define MAX_CEC_RX_BLOCK8_DATA_RX_BLOCK8_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK8_DATA_RX_BLOCK8_DATA                   (0x3FF << SFT_CEC_RX_BLOCK8_DATA_RX_BLOCK8_DATA)
#define REG_CEC_RX_BLOCK9_DATA                                  (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x19 * 4))
#define SFT_CEC_RX_BLOCK9_DATA_RX_BLOCK9_DATA                   (0)
#define MAX_CEC_RX_BLOCK9_DATA_RX_BLOCK9_DATA                   (0x3FF)
#define MSK_CEC_RX_BLOCK9_DATA_RX_BLOCK9_DATA                   (0x3FF << SFT_CEC_RX_BLOCK9_DATA_RX_BLOCK9_DATA)
#define REG_CEC_RX_BLOCK10_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1A * 4))
#define SFT_CEC_RX_BLOCK10_DATA_RX_BLOCK10_DATA                 (0)
#define MAX_CEC_RX_BLOCK10_DATA_RX_BLOCK10_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK10_DATA_RX_BLOCK10_DATA                 (0x3FF << SFT_CEC_RX_BLOCK10_DATA_RX_BLOCK10_DATA)
#define REG_CEC_RX_BLOCK11_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1B * 4))
#define SFT_CEC_RX_BLOCK11_DATA_RX_BLOCK11_DATA                 (0)
#define MAX_CEC_RX_BLOCK11_DATA_RX_BLOCK11_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK11_DATA_RX_BLOCK11_DATA                 (0x3FF << SFT_CEC_RX_BLOCK11_DATA_RX_BLOCK11_DATA)
#define REG_CEC_RX_BLOCK12_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1C * 4))
#define SFT_CEC_RX_BLOCK12_DATA_RX_BLOCK12_DATA                 (0)
#define MAX_CEC_RX_BLOCK12_DATA_RX_BLOCK12_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK12_DATA_RX_BLOCK12_DATA                 (0x3FF << SFT_CEC_RX_BLOCK12_DATA_RX_BLOCK12_DATA)
#define REG_CEC_RX_BLOCK13_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1D * 4))
#define SFT_CEC_RX_BLOCK13_DATA_RX_BLOCK13_DATA                 (0)
#define MAX_CEC_RX_BLOCK13_DATA_RX_BLOCK13_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK13_DATA_RX_BLOCK13_DATA                 (0x3FF << SFT_CEC_RX_BLOCK13_DATA_RX_BLOCK13_DATA)
#define REG_CEC_RX_BLOCK14_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1E * 4))
#define SFT_CEC_RX_BLOCK14_DATA_RX_BLOCK14_DATA                 (0)
#define MAX_CEC_RX_BLOCK14_DATA_RX_BLOCK14_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK14_DATA_RX_BLOCK14_DATA                 (0x3FF << SFT_CEC_RX_BLOCK14_DATA_RX_BLOCK14_DATA)
#define REG_CEC_RX_BLOCK15_DATA                                 (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x1F * 4))
#define SFT_CEC_RX_BLOCK15_DATA_RX_BLOCK15_DATA                 (0)
#define MAX_CEC_RX_BLOCK15_DATA_RX_BLOCK15_DATA                 (0x3FF)
#define MSK_CEC_RX_BLOCK15_DATA_RX_BLOCK15_DATA                 (0x3FF << SFT_CEC_RX_BLOCK15_DATA_RX_BLOCK15_DATA)
#define REG_CEC_TICK_CONF                                       (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x20 * 4))
#define SFT_CEC_TICK_CONF_TICK_10US_CFG                         (0)
#define MAX_CEC_TICK_CONF_TICK_10US_CFG                         (0x3FF)
#define MSK_CEC_TICK_CONF_TICK_10US_CFG                         (0x3FF << SFT_CEC_TICK_CONF_TICK_10US_CFG)
#define REG_CEC_RX_CONF0                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x21 * 4))
#define SFT_CEC_RX_CONF0_RX_MODE_DEST_ADDR                      (0)
#define MAX_CEC_RX_CONF0_RX_MODE_DEST_ADDR                      (0xF)
#define MSK_CEC_RX_CONF0_RX_MODE_DEST_ADDR                      (0xF << SFT_CEC_RX_CONF0_RX_MODE_DEST_ADDR)
#define REG_CEC_RX_CONF1                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x22 * 4))
#define SFT_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MIN                (0)
#define MAX_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MIN                (0x1FF)
#define MSK_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MIN                (0x1FF << SFT_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MIN)
#define SFT_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MAX                (16)
#define MAX_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MAX                (0x1FF)
#define MSK_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MAX                (0x1FF << SFT_CEC_RX_CONF1_RX_STB_FALL_TO_FALL_MAX)
#define REG_CEC_RX_CONF2                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x23 * 4))
#define SFT_CEC_RX_CONF2_RX_STB_L_MIN                           (0)
#define MAX_CEC_RX_CONF2_RX_STB_L_MIN                           (0x1FF)
#define MSK_CEC_RX_CONF2_RX_STB_L_MIN                           (0x1FF << SFT_CEC_RX_CONF2_RX_STB_L_MIN)
#define SFT_CEC_RX_CONF2_RX_STB_H_MAX                           (16)
#define MAX_CEC_RX_CONF2_RX_STB_H_MAX                           (0x1FF)
#define MSK_CEC_RX_CONF2_RX_STB_H_MAX                           (0x1FF << SFT_CEC_RX_CONF2_RX_STB_H_MAX)
#define REG_CEC_RX_CONF3                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x24 * 4))
#define SFT_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MAX                (0)
#define MAX_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MAX                (0xFF)
#define MSK_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MAX                (0xFF << SFT_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MAX)
#define SFT_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MIN                (8)
#define MAX_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MIN                (0x1FF)
#define MSK_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MIN                (0x1FF << SFT_CEC_RX_CONF3_RX_BIT_FALL_TO_FALL_MIN)
#define REG_CEC_RX_CONF4                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x25 * 4))
#define SFT_CEC_RX_CONF4_RX_SAMPLE_LOC                          (0)
#define MAX_CEC_RX_CONF4_RX_SAMPLE_LOC                          (0xFF)
#define MSK_CEC_RX_CONF4_RX_SAMPLE_LOC                          (0xFF << SFT_CEC_RX_CONF4_RX_SAMPLE_LOC)
#define SFT_CEC_RX_CONF4_RX_DRIVE_ACK_LOW_MIN                   (8)
#define MAX_CEC_RX_CONF4_RX_DRIVE_ACK_LOW_MIN                   (0xFF)
#define MSK_CEC_RX_CONF4_RX_DRIVE_ACK_LOW_MIN                   (0xFF << SFT_CEC_RX_CONF4_RX_DRIVE_ACK_LOW_MIN)
#define REG_CEC_0x26                                            (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x26 * 4))
#define REG_CEC_RX_CONF5                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x27 * 4))
#define SFT_CEC_RX_CONF5_INFORM_LINE_ERROR_TIME                 (0)
#define MAX_CEC_RX_CONF5_INFORM_LINE_ERROR_TIME                 (0x1FF)
#define MSK_CEC_RX_CONF5_INFORM_LINE_ERROR_TIME                 (0x1FF << SFT_CEC_RX_CONF5_INFORM_LINE_ERROR_TIME)
#define SFT_CEC_RX_CONF5_EN_LINE_ERROR_DRIVE_LOW                (15)
#define MAX_CEC_RX_CONF5_EN_LINE_ERROR_DRIVE_LOW                (0x1)
#define MSK_CEC_RX_CONF5_EN_LINE_ERROR_DRIVE_LOW                (0x1 << SFT_CEC_RX_CONF5_EN_LINE_ERROR_DRIVE_LOW)
#define SFT_CEC_RX_CONF5_TX_FREE_TIME_MIN                       (16)
#define MAX_CEC_RX_CONF5_TX_FREE_TIME_MIN                       (0x7FF)
#define MSK_CEC_RX_CONF5_TX_FREE_TIME_MIN                       (0x7FF << SFT_CEC_RX_CONF5_TX_FREE_TIME_MIN)
#define REG_CEC_TX_CONF1                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x28 * 4))
#define SFT_CEC_TX_CONF1_TX_STB_L_MIN                           (0)
#define MAX_CEC_TX_CONF1_TX_STB_L_MIN                           (0x1FF)
#define MSK_CEC_TX_CONF1_TX_STB_L_MIN                           (0x1FF << SFT_CEC_TX_CONF1_TX_STB_L_MIN)
#define SFT_CEC_TX_CONF1_TX_STB_H_MIN                           (16)
#define MAX_CEC_TX_CONF1_TX_STB_H_MIN                           (0x7F)
#define MSK_CEC_TX_CONF1_TX_STB_H_MIN                           (0x7F << SFT_CEC_TX_CONF1_TX_STB_H_MIN)
#define REG_CEC_TX_CONF2                                        (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x29 * 4))
#define SFT_CEC_TX_CONF2_TX_LOGIC1_MIN                          (0)
#define MAX_CEC_TX_CONF2_TX_LOGIC1_MIN                          (0x7F)
#define MSK_CEC_TX_CONF2_TX_LOGIC1_MIN                          (0x7F << SFT_CEC_TX_CONF2_TX_LOGIC1_MIN)
#define SFT_CEC_TX_CONF2_TX_LOGIC0_MIN                          (8)
#define MAX_CEC_TX_CONF2_TX_LOGIC0_MIN                          (0xFF)
#define MSK_CEC_TX_CONF2_TX_LOGIC0_MIN                          (0xFF << SFT_CEC_TX_CONF2_TX_LOGIC0_MIN)
#define SFT_CEC_TX_CONF2_TX_LOGIC01_PERIOD_MIN                  (16)
#define MAX_CEC_TX_CONF2_TX_LOGIC01_PERIOD_MIN                  (0x1FF)
#define MSK_CEC_TX_CONF2_TX_LOGIC01_PERIOD_MIN                  (0x1FF << SFT_CEC_TX_CONF2_TX_LOGIC01_PERIOD_MIN)
#define REG_CEC_CONF0                                           (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x2A * 4))
#define SFT_CEC_CONF0_CLRSTATUS                                 (0)
#define MAX_CEC_CONF0_CLRSTATUS                                 (0x1)
#define MSK_CEC_CONF0_CLRSTATUS                                 (0x1 << SFT_CEC_CONF0_CLRSTATUS)
#define SFT_CEC_CONF0_EN_RX_FW_SET_ACK                          (1)
#define MAX_CEC_CONF0_EN_RX_FW_SET_ACK                          (0x1)
#define MSK_CEC_CONF0_EN_RX_FW_SET_ACK                          (0x1 << SFT_CEC_CONF0_EN_RX_FW_SET_ACK)
#define SFT_CEC_CONF0_INTERRUPT_ENABLE                          (2)
#define MAX_CEC_CONF0_INTERRUPT_ENABLE                          (0x7)
#define MSK_CEC_CONF0_INTERRUPT_ENABLE                          (0x7 << SFT_CEC_CONF0_INTERRUPT_ENABLE)
#define SFT_CEC_CONF0_SOFT_RESET                                (6)
#define MAX_CEC_CONF0_SOFT_RESET                                (0x1)
#define MSK_CEC_CONF0_SOFT_RESET                                (0x1 << SFT_CEC_CONF0_SOFT_RESET)
#define SFT_CEC_CONF0_RX_FW_SET_ACK                             (7)
#define MAX_CEC_CONF0_RX_FW_SET_ACK                             (0x1)
#define MSK_CEC_CONF0_RX_FW_SET_ACK                             (0x1 << SFT_CEC_CONF0_RX_FW_SET_ACK)
#define SFT_CEC_CONF0_RECEIVED_BLOCK_NUMBERS                    (8)
#define MAX_CEC_CONF0_RECEIVED_BLOCK_NUMBERS                    (0x1F)
#define MSK_CEC_CONF0_RECEIVED_BLOCK_NUMBERS                    (0x1F << SFT_CEC_CONF0_RECEIVED_BLOCK_NUMBERS)
#define SFT_CEC_CONF0_IN                                        (14)
#define MAX_CEC_CONF0_IN                                        (0x1)
#define MSK_CEC_CONF0_IN                                        (0x1 << SFT_CEC_CONF0_IN)
#define SFT_CEC_CONF0_EN_NON_SUPPORT_OPCODE_ACK1                (15)
#define MAX_CEC_CONF0_EN_NON_SUPPORT_OPCODE_ACK1                (0x1)
#define MSK_CEC_CONF0_EN_NON_SUPPORT_OPCODE_ACK1                (0x1 << SFT_CEC_CONF0_EN_NON_SUPPORT_OPCODE_ACK1)
#define SFT_CEC_CONF0_STATUS                                    (16)
#define MAX_CEC_CONF0_STATUS                                    (0xFFFF)
#define MSK_CEC_CONF0_STATUS                                    (0xFFFF << SFT_CEC_CONF0_STATUS)
#define REG_CEC_CONF1                                           (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x2B * 4))
#define SFT_CEC_CONF1_TX_START                                  (0)
#define MAX_CEC_CONF1_TX_START                                  (0x1)
#define MSK_CEC_CONF1_TX_START                                  (0x1 << SFT_CEC_CONF1_TX_START)
#define SFT_CEC_CONF1_EN_RX_MONITOR_MODE                        (1)
#define MAX_CEC_CONF1_EN_RX_MONITOR_MODE                        (0x1)
#define MSK_CEC_CONF1_EN_RX_MONITOR_MODE                        (0x1 << SFT_CEC_CONF1_EN_RX_MONITOR_MODE)
#define SFT_CEC_CONF1_DIS_RDATA_LATCH                           (2)
#define MAX_CEC_CONF1_DIS_RDATA_LATCH                           (0x1)
#define MSK_CEC_CONF1_DIS_RDATA_LATCH                           (0x1 << SFT_CEC_CONF1_DIS_RDATA_LATCH)
#define SFT_CEC_CONF1_TRANSMITTED_BLOCKS                        (8)
#define MAX_CEC_CONF1_TRANSMITTED_BLOCKS                        (0x1F)
#define MSK_CEC_CONF1_TRANSMITTED_BLOCKS                        (0x1F << SFT_CEC_CONF1_TRANSMITTED_BLOCKS)
#define REG_CEC_RX_NON_SUPPORT_OPCODE                           (*(volatile unsigned long*)(MDU_CEC_BASE_ADDR + 0x2C * 4))
#define SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE0                   (0)
#define MAX_CEC_RX_NON_SUPPORT_OPCODE_OPCODE0                   (0xFF)
#define MSK_CEC_RX_NON_SUPPORT_OPCODE_OPCODE0                   (0xFF << SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE0)
#define SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE1                   (8)
#define MAX_CEC_RX_NON_SUPPORT_OPCODE_OPCODE1                   (0xFF)
#define MSK_CEC_RX_NON_SUPPORT_OPCODE_OPCODE1                   (0xFF << SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE1)
#define SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE2                   (16)
#define MAX_CEC_RX_NON_SUPPORT_OPCODE_OPCODE2                   (0xFF)
#define MSK_CEC_RX_NON_SUPPORT_OPCODE_OPCODE2                   (0xFF << SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE2)
#define SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE3                   (24)
#define MAX_CEC_RX_NON_SUPPORT_OPCODE_OPCODE3                   (0xFF)
#define MSK_CEC_RX_NON_SUPPORT_OPCODE_OPCODE3                   (0xFF << SFT_CEC_RX_NON_SUPPORT_OPCODE_OPCODE3)

#define MDU_TRNG_BASE_ADDR                                      0x018b8000
#define REG_TRNG_0x00                                           (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x00 * 4))
#define SFT_TRNG_0x00_EN                                        (0)
#define MAX_TRNG_0x00_EN                                        (0x1)
#define MSK_TRNG_0x00_EN                                        (0x1 << SFT_TRNG_0x00_EN)
#define REG_TRNG_0x01                                           (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x01 * 4))

#define MDU_XVR_BASE_ADDR                                       0x01910000
#define REG_XVR_0x00                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x00 * 4))
#define SFT_XVR_0x00_CAPEN                                      (0)
#define MAX_XVR_0x00_CAPEN                                      (0x1)
#define MSK_XVR_0x00_CAPEN                                      (0x1 << SFT_XVR_0x00_CAPEN)
#define SFT_XVR_0x00_CPMATCH                                    (1)
#define MAX_XVR_0x00_CPMATCH                                    (0xF)
#define MSK_XVR_0x00_CPMATCH                                    (0xF << SFT_XVR_0x00_CPMATCH)
#define SFT_XVR_0x00_INT_MOD                                    (5)
#define MAX_XVR_0x00_INT_MOD                                    (0x1)
#define MSK_XVR_0x00_INT_MOD                                    (0x1 << SFT_XVR_0x00_INT_MOD)
#define SFT_XVR_0x00_CMFBEN                                     (6)
#define MAX_XVR_0x00_CMFBEN                                     (0x1)
#define MSK_XVR_0x00_CMFBEN                                     (0x1 << SFT_XVR_0x00_CMFBEN)
#define SFT_XVR_0x00_VCOPOL                                     (7)
#define MAX_XVR_0x00_VCOPOL                                     (0x1)
#define MSK_XVR_0x00_VCOPOL                                     (0x1 << SFT_XVR_0x00_VCOPOL)
#define SFT_XVR_0x00_TRISTATE                                   (8)
#define MAX_XVR_0x00_TRISTATE                                   (0x1)
#define MSK_XVR_0x00_TRISTATE                                   (0x1 << SFT_XVR_0x00_TRISTATE)
#define SFT_XVR_0x00_ENTROUT                                    (9)
#define MAX_XVR_0x00_ENTROUT                                    (0x1)
#define MSK_XVR_0x00_ENTROUT                                    (0x1 << SFT_XVR_0x00_ENTROUT)
#define SFT_XVR_0x00_ENTNOUT                                    (10)
#define MAX_XVR_0x00_ENTNOUT                                    (0x1)
#define MSK_XVR_0x00_ENTNOUT                                    (0x1 << SFT_XVR_0x00_ENTNOUT)
#define SFT_XVR_0x00_PFDDELAY                                   (11)
#define MAX_XVR_0x00_PFDDELAY                                   (0x3)
#define MSK_XVR_0x00_PFDDELAY                                   (0x3 << SFT_XVR_0x00_PFDDELAY)
#define SFT_XVR_0x00_CKPOLSEL                                   (13)
#define MAX_XVR_0x00_CKPOLSEL                                   (0x1)
#define MSK_XVR_0x00_CKPOLSEL                                   (0x1 << SFT_XVR_0x00_CKPOLSEL)
#define SFT_XVR_0x00_NRSTEN                                     (14)
#define MAX_XVR_0x00_NRSTEN                                     (0x1)
#define MSK_XVR_0x00_NRSTEN                                     (0x1 << SFT_XVR_0x00_NRSTEN)
#define SFT_XVR_0x00_PLLRST                                     (15)
#define MAX_XVR_0x00_PLLRST                                     (0x1)
#define MSK_XVR_0x00_PLLRST                                     (0x1 << SFT_XVR_0x00_PLLRST)
#define SFT_XVR_0x00_NINT                                       (16)
#define MAX_XVR_0x00_NINT                                       (0x3FF)
#define MSK_XVR_0x00_NINT                                       (0x3FF << SFT_XVR_0x00_NINT)
#define SFT_XVR_0x00_R                                          (26)
#define MAX_XVR_0x00_R                                          (0x3F)
#define MSK_XVR_0x00_R                                          (0x3F << SFT_XVR_0x00_R)
#define REG_XVR_0x01                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x01 * 4))
#define SFT_XVR_0x01_LWVREF                                     (0)
#define MAX_XVR_0x01_LWVREF                                     (0x3)
#define MSK_XVR_0x01_LWVREF                                     (0x3 << SFT_XVR_0x01_LWVREF)
#define SFT_XVR_0x01_LNVREF                                     (2)
#define MAX_XVR_0x01_LNVREF                                     (0x3)
#define MSK_XVR_0x01_LNVREF                                     (0x3 << SFT_XVR_0x01_LNVREF)
#define SFT_XVR_0x01_HWVREF                                     (4)
#define MAX_XVR_0x01_HWVREF                                     (0x3)
#define MSK_XVR_0x01_HWVREF                                     (0x3 << SFT_XVR_0x01_HWVREF)
#define SFT_XVR_0x01_HNVREF                                     (6)
#define MAX_XVR_0x01_HNVREF                                     (0x3)
#define MSK_XVR_0x01_HNVREF                                     (0x3 << SFT_XVR_0x01_HNVREF)
#define SFT_XVR_0x01_ERRDET_SPIEN                               (8)
#define MAX_XVR_0x01_ERRDET_SPIEN                               (0x1)
#define MSK_XVR_0x01_ERRDET_SPIEN                               (0x1 << SFT_XVR_0x01_ERRDET_SPIEN)
#define SFT_XVR_0x01_CAPTUNEDIR                                 (9)
#define MAX_XVR_0x01_CAPTUNEDIR                                 (0x1)
#define MSK_XVR_0x01_CAPTUNEDIR                                 (0x1 << SFT_XVR_0x01_CAPTUNEDIR)
#define SFT_XVR_0x01_CK64SEL                                    (10)
#define MAX_XVR_0x01_CK64SEL                                    (0x1)
#define MSK_XVR_0x01_CK64SEL                                    (0x1 << SFT_XVR_0x01_CK64SEL)
#define SFT_XVR_0x01_EXTRESSEL                                  (11)
#define MAX_XVR_0x01_EXTRESSEL                                  (0x1)
#define MSK_XVR_0x01_EXTRESSEL                                  (0x1 << SFT_XVR_0x01_EXTRESSEL)
#define SFT_XVR_0x01_DNCK                                       (12)
#define MAX_XVR_0x01_DNCK                                       (0x1)
#define MSK_XVR_0x01_DNCK                                       (0x1 << SFT_XVR_0x01_DNCK)
#define SFT_XVR_0x01_TRXLO_AMP_CTRL                             (13)
#define MAX_XVR_0x01_TRXLO_AMP_CTRL                             (0x1)
#define MSK_XVR_0x01_TRXLO_AMP_CTRL                             (0x1 << SFT_XVR_0x01_TRXLO_AMP_CTRL)
#define SFT_XVR_0x01_VCOIDIV                                    (14)
#define MAX_XVR_0x01_VCOIDIV                                    (0x3)
#define MSK_XVR_0x01_VCOIDIV                                    (0x3 << SFT_XVR_0x01_VCOIDIV)
#define SFT_XVR_0x01_NCK_POL_SEL                                (16)
#define MAX_XVR_0x01_NCK_POL_SEL                                (0x1)
#define MSK_XVR_0x01_NCK_POL_SEL                                (0x1 << SFT_XVR_0x01_NCK_POL_SEL)
#define SFT_XVR_0x01_MODSEL                                     (17)
#define MAX_XVR_0x01_MODSEL                                     (0x1)
#define MSK_XVR_0x01_MODSEL                                     (0x1 << SFT_XVR_0x01_MODSEL)
#define SFT_XVR_0x01_CALRESC                                    (18)
#define MAX_XVR_0x01_CALRESC                                    (0x3)
#define MSK_XVR_0x01_CALRESC                                    (0x3 << SFT_XVR_0x01_CALRESC)
#define SFT_XVR_0x01_NWMODN                                     (20)
#define MAX_XVR_0x01_NWMODN                                     (0x7)
#define MSK_XVR_0x01_NWMODN                                     (0x7 << SFT_XVR_0x01_NWMODN)
#define SFT_XVR_0x01_NWMOD                                      (23)
#define MAX_XVR_0x01_NWMOD                                      (0x7)
#define MSK_XVR_0x01_NWMOD                                      (0x7 << SFT_XVR_0x01_NWMOD)
#define SFT_XVR_0x01_NWVCO                                      (26)
#define MAX_XVR_0x01_NWVCO                                      (0x7)
#define MSK_XVR_0x01_NWVCO                                      (0x7 << SFT_XVR_0x01_NWVCO)
#define SFT_XVR_0x01_RVCO                                       (29)
#define MAX_XVR_0x01_RVCO                                       (0x7)
#define MSK_XVR_0x01_RVCO                                       (0x7 << SFT_XVR_0x01_RVCO)
#define REG_XVR_0x02                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x02 * 4))
#define SFT_XVR_0x02_CAPDIRSEL                                  (0)
#define MAX_XVR_0x02_CAPDIRSEL                                  (0x1)
#define MSK_XVR_0x02_CAPDIRSEL                                  (0x1 << SFT_XVR_0x02_CAPDIRSEL)
#define SFT_XVR_0x02_CMFBEN2SPI                                 (2)
#define MAX_XVR_0x02_CMFBEN2SPI                                 (0x1)
#define MSK_XVR_0x02_CMFBEN2SPI                                 (0x1 << SFT_XVR_0x02_CMFBEN2SPI)
#define SFT_XVR_0x02_CMFBEN2SEL                                 (3)
#define MAX_XVR_0x02_CMFBEN2SEL                                 (0x1)
#define MSK_XVR_0x02_CMFBEN2SEL                                 (0x1 << SFT_XVR_0x02_CMFBEN2SEL)
#define SFT_XVR_0x02_LOOPRESS                                   (4)
#define MAX_XVR_0x02_LOOPRESS                                   (0xF)
#define MSK_XVR_0x02_LOOPRESS                                   (0xF << SFT_XVR_0x02_LOOPRESS)
#define SFT_XVR_0x02_LOOPRESM                                   (8)
#define MAX_XVR_0x02_LOOPRESM                                   (0xF)
#define MSK_XVR_0x02_LOOPRESM                                   (0xF << SFT_XVR_0x02_LOOPRESM)
#define SFT_XVR_0x02_LOOPRESF                                   (12)
#define MAX_XVR_0x02_LOOPRESF                                   (0xF)
#define MSK_XVR_0x02_LOOPRESF                                   (0xF << SFT_XVR_0x02_LOOPRESF)
#define SFT_XVR_0x02_ICPF                                       (17)
#define MAX_XVR_0x02_ICPF                                       (0x1F)
#define MSK_XVR_0x02_ICPF                                       (0x1F << SFT_XVR_0x02_ICPF)
#define SFT_XVR_0x02_ICPM                                       (22)
#define MAX_XVR_0x02_ICPM                                       (0x1F)
#define MSK_XVR_0x02_ICPM                                       (0x1F << SFT_XVR_0x02_ICPM)
#define SFT_XVR_0x02_ICPS                                       (27)
#define MAX_XVR_0x02_ICPS                                       (0x1F)
#define MSK_XVR_0x02_ICPS                                       (0x1F << SFT_XVR_0x02_ICPS)
#define REG_XVR_0x03                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x03 * 4))
#define SFT_XVR_0x03_MANUAL                                     (16)
#define MAX_XVR_0x03_MANUAL                                     (0x1)
#define MSK_XVR_0x03_MANUAL                                     (0x1 << SFT_XVR_0x03_MANUAL)
#define SFT_XVR_0x03_BANDM                                      (17)
#define MAX_XVR_0x03_BANDM                                      (0x3F)
#define MSK_XVR_0x03_BANDM                                      (0x3F << SFT_XVR_0x03_BANDM)
#define SFT_XVR_0x03_LOOPEXTEN                                  (23)
#define MAX_XVR_0x03_LOOPEXTEN                                  (0x1)
#define MSK_XVR_0x03_LOOPEXTEN                                  (0x1 << SFT_XVR_0x03_LOOPEXTEN)
#define SFT_XVR_0x03_TRSWEN                                     (24)
#define MAX_XVR_0x03_TRSWEN                                     (0x1)
#define MSK_XVR_0x03_TRSWEN                                     (0x1 << SFT_XVR_0x03_TRSWEN)
#define SFT_XVR_0x03_TRSW_SPI                                   (25)
#define MAX_XVR_0x03_TRSW_SPI                                   (0x1)
#define MSK_XVR_0x03_TRSW_SPI                                   (0x1 << SFT_XVR_0x03_TRSW_SPI)
#define SFT_XVR_0x03_CDYN_EN                                    (26)
#define MAX_XVR_0x03_CDYN_EN                                    (0x1)
#define MSK_XVR_0x03_CDYN_EN                                    (0x1 << SFT_XVR_0x03_CDYN_EN)
#define SFT_XVR_0x03_CDYN_SPI                                   (28)
#define MAX_XVR_0x03_CDYN_SPI                                   (0xF)
#define MSK_XVR_0x03_CDYN_SPI                                   (0xF << SFT_XVR_0x03_CDYN_SPI)
#define REG_XVR_0x04                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x04 * 4))
#define SFT_XVR_0x04_RVCO_TX                                    (0)
#define MAX_XVR_0x04_RVCO_TX                                    (0x7)
#define MSK_XVR_0x04_RVCO_TX                                    (0x7 << SFT_XVR_0x04_RVCO_TX)
#define SFT_XVR_0x04_DIPLUS                                     (3)
#define MAX_XVR_0x04_DIPLUS                                     (0x1)
#define MSK_XVR_0x04_DIPLUS                                     (0x1 << SFT_XVR_0x04_DIPLUS)
#define SFT_XVR_0x04_NWVCO                                      (4)
#define MAX_XVR_0x04_NWVCO                                      (0x7)
#define MSK_XVR_0x04_NWVCO                                      (0x7 << SFT_XVR_0x04_NWVCO)
#define SFT_XVR_0x04_BANDM                                      (7)
#define MAX_XVR_0x04_BANDM                                      (0xFF)
#define MSK_XVR_0x04_BANDM                                      (0xFF << SFT_XVR_0x04_BANDM)
#define SFT_XVR_0x04_MANUAL                                     (15)
#define MAX_XVR_0x04_MANUAL                                     (0x1)
#define MSK_XVR_0x04_MANUAL                                     (0x1 << SFT_XVR_0x04_MANUAL)
#define SFT_XVR_0x04_SPIERRDET_EN                               (16)
#define MAX_XVR_0x04_SPIERRDET_EN                               (0x1)
#define MSK_XVR_0x04_SPIERRDET_EN                               (0x1 << SFT_XVR_0x04_SPIERRDET_EN)
#define SFT_XVR_0x04_INT_MOD                                    (17)
#define MAX_XVR_0x04_INT_MOD                                    (0x1)
#define MSK_XVR_0x04_INT_MOD                                    (0x1 << SFT_XVR_0x04_INT_MOD)
#define SFT_XVR_0x04_SDMRESET                                   (18)
#define MAX_XVR_0x04_SDMRESET                                   (0x1)
#define MSK_XVR_0x04_SDMRESET                                   (0x1 << SFT_XVR_0x04_SDMRESET)
#define SFT_XVR_0x04_REFPOLSDM                                  (19)
#define MAX_XVR_0x04_REFPOLSDM                                  (0x1)
#define MSK_XVR_0x04_REFPOLSDM                                  (0x1 << SFT_XVR_0x04_REFPOLSDM)
#define SFT_XVR_0x04_SPI_RESET                                  (20)
#define MAX_XVR_0x04_SPI_RESET                                  (0x1)
#define MSK_XVR_0x04_SPI_RESET                                  (0x1 << SFT_XVR_0x04_SPI_RESET)
#define SFT_XVR_0x04_SPI_TRIGGER                                (21)
#define MAX_XVR_0x04_SPI_TRIGGER                                (0x1)
#define MSK_XVR_0x04_SPI_TRIGGER                                (0x1 << SFT_XVR_0x04_SPI_TRIGGER)
#define SFT_XVR_0x04_NRSTEN                                     (22)
#define MAX_XVR_0x04_NRSTEN                                     (0x1)
#define MSK_XVR_0x04_NRSTEN                                     (0x1 << SFT_XVR_0x04_NRSTEN)
#define SFT_XVR_0x04_LOOPEXTEN                                  (23)
#define MAX_XVR_0x04_LOOPEXTEN                                  (0x1)
#define MSK_XVR_0x04_LOOPEXTEN                                  (0x1 << SFT_XVR_0x04_LOOPEXTEN)
#define SFT_XVR_0x04_ENTNOUT                                    (24)
#define MAX_XVR_0x04_ENTNOUT                                    (0x1)
#define MSK_XVR_0x04_ENTNOUT                                    (0x1 << SFT_XVR_0x04_ENTNOUT)
#define SFT_XVR_0x04_SPIGCKEN                                   (25)
#define MAX_XVR_0x04_SPIGCKEN                                   (0x1)
#define MSK_XVR_0x04_SPIGCKEN                                   (0x1 << SFT_XVR_0x04_SPIGCKEN)
#define SFT_XVR_0x04_CKBBEN96                                   (26)
#define MAX_XVR_0x04_CKBBEN96                                   (0x1)
#define MSK_XVR_0x04_CKBBEN96                                   (0x1 << SFT_XVR_0x04_CKBBEN96)
#define SFT_XVR_0x04_CKBBEN64                                   (27)
#define MAX_XVR_0x04_CKBBEN64                                   (0x1)
#define MSK_XVR_0x04_CKBBEN64                                   (0x1 << SFT_XVR_0x04_CKBBEN64)
#define SFT_XVR_0x04_LVREF                                      (28)
#define MAX_XVR_0x04_LVREF                                      (0x3)
#define MSK_XVR_0x04_LVREF                                      (0x3 << SFT_XVR_0x04_LVREF)
#define SFT_XVR_0x04_HVREF                                      (30)
#define MAX_XVR_0x04_HVREF                                      (0x3)
#define MSK_XVR_0x04_HVREF                                      (0x3 << SFT_XVR_0x04_HVREF)
#define REG_XVR_0x05                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x05 * 4))
#define REG_XVR_0x06                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x06 * 4))
#define SFT_XVR_0x06_N                                          (0)
#define MAX_XVR_0x06_N                                          (0x3FF)
#define MSK_XVR_0x06_N                                          (0x3FF << SFT_XVR_0x06_N)
#define SFT_XVR_0x06_R                                          (10)
#define MAX_XVR_0x06_R                                          (0x3F)
#define MSK_XVR_0x06_R                                          (0x3F << SFT_XVR_0x06_R)
#define SFT_XVR_0x06_LOOPRESC                                   (16)
#define MAX_XVR_0x06_LOOPRESC                                   (0xF)
#define MSK_XVR_0x06_LOOPRESC                                   (0xF << SFT_XVR_0x06_LOOPRESC)
#define SFT_XVR_0x06_CP                                         (22)
#define MAX_XVR_0x06_CP                                         (0x3)
#define MSK_XVR_0x06_CP                                         (0x3 << SFT_XVR_0x06_CP)
#define SFT_XVR_0x06_ICTRLCP                                    (24)
#define MAX_XVR_0x06_ICTRLCP                                    (0x7)
#define MSK_XVR_0x06_ICTRLCP                                    (0x7 << SFT_XVR_0x06_ICTRLCP)
#define SFT_XVR_0x06_TRISTATE                                   (27)
#define MAX_XVR_0x06_TRISTATE                                   (0x1)
#define MSK_XVR_0x06_TRISTATE                                   (0x1 << SFT_XVR_0x06_TRISTATE)
#define SFT_XVR_0x06_SELVCOPOL                                  (28)
#define MAX_XVR_0x06_SELVCOPOL                                  (0x1)
#define MSK_XVR_0x06_SELVCOPOL                                  (0x1 << SFT_XVR_0x06_SELVCOPOL)
#define SFT_XVR_0x06_PFDDELAY                                   (29)
#define MAX_XVR_0x06_PFDDELAY                                   (0x3)
#define MSK_XVR_0x06_PFDDELAY                                   (0x3 << SFT_XVR_0x06_PFDDELAY)
#define SFT_XVR_0x06_CK_POL_SEL                                 (31)
#define MAX_XVR_0x06_CK_POL_SEL                                 (0x1)
#define MSK_XVR_0x06_CK_POL_SEL                                 (0x1 << SFT_XVR_0x06_CK_POL_SEL)
#define REG_XVR_0x07                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x07 * 4))
#define SFT_XVR_0x07_ADCSPI                                     (6)
#define MAX_XVR_0x07_ADCSPI                                     (0x3FF)
#define MSK_XVR_0x07_ADCSPI                                     (0x3FF << SFT_XVR_0x07_ADCSPI)
#define SFT_XVR_0x07_RXIFSPI                                    (16)
#define MAX_XVR_0x07_RXIFSPI                                    (0xFFFF)
#define MSK_XVR_0x07_RXIFSPI                                    (0xFFFF << SFT_XVR_0x07_RXIFSPI)
#define REG_XVR_0x08                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x08 * 4))
#define SFT_XVR_0x08_TXRFSPI                                    (0)
#define MAX_XVR_0x08_TXRFSPI                                    (0x1FFF)
#define MSK_XVR_0x08_TXRFSPI                                    (0x1FFF << SFT_XVR_0x08_TXRFSPI)
#define SFT_XVR_0x08_VREFRXIFLDO                                (13)
#define MAX_XVR_0x08_VREFRXIFLDO                                (0x3)
#define MSK_XVR_0x08_VREFRXIFLDO                                (0x3 << SFT_XVR_0x08_VREFRXIFLDO)
#define SFT_XVR_0x08_VREFTXIFLDO                                (16)
#define MAX_XVR_0x08_VREFTXIFLDO                                (0x3)
#define MSK_XVR_0x08_VREFTXIFLDO                                (0x3 << SFT_XVR_0x08_VREFTXIFLDO)
#define SFT_XVR_0x08_VREFPALDO                                  (18)
#define MAX_XVR_0x08_VREFPALDO                                  (0x3)
#define MSK_XVR_0x08_VREFPALDO                                  (0x3 << SFT_XVR_0x08_VREFPALDO)
#define SFT_XVR_0x08_VREFTXRFLDO                                (20)
#define MAX_XVR_0x08_VREFTXRFLDO                                (0x3)
#define MSK_XVR_0x08_VREFTXRFLDO                                (0x3 << SFT_XVR_0x08_VREFTXRFLDO)
#define SFT_XVR_0x08_TXTSTMODEN                                 (22)
#define MAX_XVR_0x08_TXTSTMODEN                                 (0x1)
#define MSK_XVR_0x08_TXTSTMODEN                                 (0x1 << SFT_XVR_0x08_TXTSTMODEN)
#define SFT_XVR_0x08_LNAI                                       (23)
#define MAX_XVR_0x08_LNAI                                       (0x7)
#define MSK_XVR_0x08_LNAI                                       (0x7 << SFT_XVR_0x08_LNAI)
#define SFT_XVR_0x08_AGC_THS                                    (26)
#define MAX_XVR_0x08_AGC_THS                                    (0x7)
#define MSK_XVR_0x08_AGC_THS                                    (0x7 << SFT_XVR_0x08_AGC_THS)
#define SFT_XVR_0x08_V2IG                                       (29)
#define MAX_XVR_0x08_V2IG                                       (0x1)
#define MSK_XVR_0x08_V2IG                                       (0x1 << SFT_XVR_0x08_V2IG)
#define REG_XVR_0x09                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x09 * 4))
#define SFT_XVR_0x09_FCAL_START                                 (0)
#define MAX_XVR_0x09_FCAL_START                                 (0x1)
#define MSK_XVR_0x09_FCAL_START                                 (0x1 << SFT_XVR_0x09_FCAL_START)
#define SFT_XVR_0x09_PWD_CAL                                    (1)
#define MAX_XVR_0x09_PWD_CAL                                    (0x1)
#define MSK_XVR_0x09_PWD_CAL                                    (0x1 << SFT_XVR_0x09_PWD_CAL)
#define SFT_XVR_0x09_FCAL_MODE                                  (2)
#define MAX_XVR_0x09_FCAL_MODE                                  (0x1)
#define MSK_XVR_0x09_FCAL_MODE                                  (0x1 << SFT_XVR_0x09_FCAL_MODE)
#define SFT_XVR_0x09_FCALPWDEN                                  (3)
#define MAX_XVR_0x09_FCALPWDEN                                  (0x1)
#define MSK_XVR_0x09_FCALPWDEN                                  (0x1 << SFT_XVR_0x09_FCALPWDEN)
#define SFT_XVR_0x09_FCALM                                      (4)
#define MAX_XVR_0x09_FCALM                                      (0x1F)
#define MSK_XVR_0x09_FCALM                                      (0x1F << SFT_XVR_0x09_FCALM)
#define SFT_XVR_0x09_RXPOWCTRL                                  (9)
#define MAX_XVR_0x09_RXPOWCTRL                                  (0x1)
#define MSK_XVR_0x09_RXPOWCTRL                                  (0x1 << SFT_XVR_0x09_RXPOWCTRL)
#define SFT_XVR_0x09_SPI_PWDDIGPLL                              (11)
#define MAX_XVR_0x09_SPI_PWDDIGPLL                              (0x1)
#define MSK_XVR_0x09_SPI_PWDDIGPLL                              (0x1 << SFT_XVR_0x09_SPI_PWDDIGPLL)
#define SFT_XVR_0x09_SPI_PWDPA                                  (12)
#define MAX_XVR_0x09_SPI_PWDPA                                  (0x1)
#define MSK_XVR_0x09_SPI_PWDPA                                  (0x1 << SFT_XVR_0x09_SPI_PWDPA)
#define SFT_XVR_0x09_SPI_PWDPABUF                               (13)
#define MAX_XVR_0x09_SPI_PWDPABUF                               (0x1)
#define MSK_XVR_0x09_SPI_PWDPABUF                               (0x1 << SFT_XVR_0x09_SPI_PWDPABUF)
#define SFT_XVR_0x09_SPIPWDRXRF                                 (16)
#define MAX_XVR_0x09_SPIPWDRXRF                                 (0x1)
#define MSK_XVR_0x09_SPIPWDRXRF                                 (0x1 << SFT_XVR_0x09_SPIPWDRXRF)
#define SFT_XVR_0x09_SPIPWDRXRFLDO                              (17)
#define MAX_XVR_0x09_SPIPWDRXRFLDO                              (0x1)
#define MSK_XVR_0x09_SPIPWDRXRFLDO                              (0x1 << SFT_XVR_0x09_SPIPWDRXRFLDO)
#define SFT_XVR_0x09_SPIPWDTXRFLDO                              (18)
#define MAX_XVR_0x09_SPIPWDTXRFLDO                              (0x1)
#define MSK_XVR_0x09_SPIPWDTXRFLDO                              (0x1 << SFT_XVR_0x09_SPIPWDTXRFLDO)
#define SFT_XVR_0x09_SPIPWDPLLLDO                               (19)
#define MAX_XVR_0x09_SPIPWDPLLLDO                               (0x1)
#define MSK_XVR_0x09_SPIPWDPLLLDO                               (0x1 << SFT_XVR_0x09_SPIPWDPLLLDO)
#define SFT_XVR_0x09_SPIPWDRFVCOLDO                             (20)
#define MAX_XVR_0x09_SPIPWDRFVCOLDO                             (0x1)
#define MSK_XVR_0x09_SPIPWDRFVCOLDO                             (0x1 << SFT_XVR_0x09_SPIPWDRFVCOLDO)
#define SFT_XVR_0x09_SPIPWDDIGVCOLDO                            (21)
#define MAX_XVR_0x09_SPIPWDDIGVCOLDO                            (0x1)
#define MSK_XVR_0x09_SPIPWDDIGVCOLDO                            (0x1 << SFT_XVR_0x09_SPIPWDDIGVCOLDO)
#define SFT_XVR_0x09_SPIPWDRXIF                                 (22)
#define MAX_XVR_0x09_SPIPWDRXIF                                 (0x1)
#define MSK_XVR_0x09_SPIPWDRXIF                                 (0x1 << SFT_XVR_0x09_SPIPWDRXIF)
#define SFT_XVR_0x09_SPIPWDADC                                  (23)
#define MAX_XVR_0x09_SPIPWDADC                                  (0x1)
#define MSK_XVR_0x09_SPIPWDADC                                  (0x1 << SFT_XVR_0x09_SPIPWDADC)
#define SFT_XVR_0x09_SPIPWDTXIF                                 (24)
#define MAX_XVR_0x09_SPIPWDTXIF                                 (0x1)
#define MSK_XVR_0x09_SPIPWDTXIF                                 (0x1 << SFT_XVR_0x09_SPIPWDTXIF)
#define SFT_XVR_0x09_SPIPWDDIGLDO                               (26)
#define MAX_XVR_0x09_SPIPWDDIGLDO                               (0x1)
#define MSK_XVR_0x09_SPIPWDDIGLDO                               (0x1 << SFT_XVR_0x09_SPIPWDDIGLDO)
#define SFT_XVR_0x09_SPIPWDCB                                   (27)
#define MAX_XVR_0x09_SPIPWDCB                                   (0x1)
#define MSK_XVR_0x09_SPIPWDCB                                   (0x1 << SFT_XVR_0x09_SPIPWDCB)
#define SFT_XVR_0x09_SPIPWDXTAL                                 (28)
#define MAX_XVR_0x09_SPIPWDXTAL                                 (0x1)
#define MSK_XVR_0x09_SPIPWDXTAL                                 (0x1 << SFT_XVR_0x09_SPIPWDXTAL)
#define SFT_XVR_0x09_SPIPWDBUCK                                 (29)
#define MAX_XVR_0x09_SPIPWDBUCK                                 (0x1)
#define MSK_XVR_0x09_SPIPWDBUCK                                 (0x1 << SFT_XVR_0x09_SPIPWDBUCK)
#define SFT_XVR_0x09_SPI_RFPLLON                                (30)
#define MAX_XVR_0x09_SPI_RFPLLON                                (0x1)
#define MSK_XVR_0x09_SPI_RFPLLON                                (0x1 << SFT_XVR_0x09_SPI_RFPLLON)
#define SFT_XVR_0x09_SPI_RFVCOON                                (31)
#define MAX_XVR_0x09_SPI_RFVCOON                                (0x1)
#define MSK_XVR_0x09_SPI_RFVCOON                                (0x1 << SFT_XVR_0x09_SPI_RFVCOON)
#define REG_XVR_0x0A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0A * 4))
#define SFT_XVR_0x0A_VREFPLLLDO                                 (0)
#define MAX_XVR_0x0A_VREFPLLLDO                                 (0x3)
#define MSK_XVR_0x0A_VREFPLLLDO                                 (0x3 << SFT_XVR_0x0A_VREFPLLLDO)
#define SFT_XVR_0x0A_VREFDIGVCOLDO                              (2)
#define MAX_XVR_0x0A_VREFDIGVCOLDO                              (0x3)
#define MSK_XVR_0x0A_VREFDIGVCOLDO                              (0x3 << SFT_XVR_0x0A_VREFDIGVCOLDO)
#define SFT_XVR_0x0A_SPI_TRIGGER                                (4)
#define MAX_XVR_0x0A_SPI_TRIGGER                                (0x1)
#define MSK_XVR_0x0A_SPI_TRIGGER                                (0x1 << SFT_XVR_0x0A_SPI_TRIGGER)
#define SFT_XVR_0x0A_VREFRFVCOLDO                               (5)
#define MAX_XVR_0x0A_VREFRFVCOLDO                               (0x3)
#define MSK_XVR_0x0A_VREFRFVCOLDO                               (0x3 << SFT_XVR_0x0A_VREFRFVCOLDO)
#define SFT_XVR_0x0A_XTALAMP                                    (8)
#define MAX_XVR_0x0A_XTALAMP                                    (0x7)
#define MSK_XVR_0x0A_XTALAMP                                    (0x7 << SFT_XVR_0x0A_XTALAMP)
#define SFT_XVR_0x0A_OPT30UA1V                                  (11)
#define MAX_XVR_0x0A_OPT30UA1V                                  (0x1)
#define MSK_XVR_0x0A_OPT30UA1V                                  (0x1 << SFT_XVR_0x0A_OPT30UA1V)
#define SFT_XVR_0x0A_CKSEL1V                                    (12)
#define MAX_XVR_0x0A_CKSEL1V                                    (0x1)
#define MSK_XVR_0x0A_CKSEL1V                                    (0x1 << SFT_XVR_0x0A_CKSEL1V)
#define REG_XVR_0x0B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0B * 4))
#define REG_XVR_0x0C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0C * 4))
#define REG_XVR_0x0D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0D * 4))
#define REG_XVR_0x0E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0E * 4))
#define REG_XVR_0x0F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0F * 4))
#define REG_XVR_0x10                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x10 * 4))
#define SFT_XVR_0x10_CHIPID                                     (0)
#define MAX_XVR_0x10_CHIPID                                     (0xFFFF)
#define MSK_XVR_0x10_CHIPID                                     (0xFFFF << SFT_XVR_0x10_CHIPID)
#define REG_XVR_0x11                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x11 * 4))
#define SFT_XVR_0x11_PLL_UNLOCK                                 (1)
#define MAX_XVR_0x11_PLL_UNLOCK                                 (0x1)
#define MSK_XVR_0x11_PLL_UNLOCK                                 (0x1 << SFT_XVR_0x11_PLL_UNLOCK)
#define SFT_XVR_0x11_PLL_TUNING                                 (2)
#define MAX_XVR_0x11_PLL_TUNING                                 (0x1)
#define MSK_XVR_0x11_PLL_TUNING                                 (0x1 << SFT_XVR_0x11_PLL_TUNING)
#define SFT_XVR_0x11_CDYN_MUP                                   (3)
#define MAX_XVR_0x11_CDYN_MUP                                   (0x1)
#define MSK_XVR_0x11_CDYN_MUP                                   (0x1 << SFT_XVR_0x11_CDYN_MUP)
#define SFT_XVR_0x11_CDYN_MDN                                   (4)
#define MAX_XVR_0x11_CDYN_MDN                                   (0x1)
#define MSK_XVR_0x11_CDYN_MDN                                   (0x1 << SFT_XVR_0x11_CDYN_MDN)
#define SFT_XVR_0x11_FVCON                                      (5)
#define MAX_XVR_0x11_FVCON                                      (0x1)
#define MSK_XVR_0x11_FVCON                                      (0x1 << SFT_XVR_0x11_FVCON)
#define SFT_XVR_0x11_ADC_Q_IN                                   (6)
#define MAX_XVR_0x11_ADC_Q_IN                                   (0x7)
#define MSK_XVR_0x11_ADC_Q_IN                                   (0x7 << SFT_XVR_0x11_ADC_Q_IN)
#define SFT_XVR_0x11_ADC_I_IN                                   (9)
#define MAX_XVR_0x11_ADC_I_IN                                   (0x7)
#define MSK_XVR_0x11_ADC_I_IN                                   (0x7 << SFT_XVR_0x11_ADC_I_IN)
#define REG_XVR_0x12                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x12 * 4))
#define SFT_XVR_0x12_RSSI_O                                     (0)
#define MAX_XVR_0x12_RSSI_O                                     (0xFF)
#define MSK_XVR_0x12_RSSI_O                                     (0xFF << SFT_XVR_0x12_RSSI_O)
#define SFT_XVR_0x12_ADC_RSSI_O                                 (8)
#define MAX_XVR_0x12_ADC_RSSI_O                                 (0x1F)
#define MSK_XVR_0x12_ADC_RSSI_O                                 (0x1F << SFT_XVR_0x12_ADC_RSSI_O)
#define SFT_XVR_0x12_ANA_PGA_RSSI                               (13)
#define MAX_XVR_0x12_ANA_PGA_RSSI                               (0x1)
#define MSK_XVR_0x12_ANA_PGA_RSSI                               (0x1 << SFT_XVR_0x12_ANA_PGA_RSSI)
#define SFT_XVR_0x12_ANA_BUF_RSSI                               (14)
#define MAX_XVR_0x12_ANA_BUF_RSSI                               (0x1)
#define MSK_XVR_0x12_ANA_BUF_RSSI                               (0x1 << SFT_XVR_0x12_ANA_BUF_RSSI)
#define SFT_XVR_0x12_ANA_LNA_RSSI                               (15)
#define MAX_XVR_0x12_ANA_LNA_RSSI                               (0x1)
#define MSK_XVR_0x12_ANA_LNA_RSSI                               (0x1 << SFT_XVR_0x12_ANA_LNA_RSSI)
#define SFT_XVR_0x12_VCO_KCAL_O                                 (16)
#define MAX_XVR_0x12_VCO_KCAL_O                                 (0x1FFF)
#define MSK_XVR_0x12_VCO_KCAL_O                                 (0x1FFF << SFT_XVR_0x12_VCO_KCAL_O)
#define REG_XVR_0x13                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x13 * 4))
#define SFT_XVR_0x13_PRE_DC_O                                   (0)
#define MAX_XVR_0x13_PRE_DC_O                                   (0x1FF)
#define MSK_XVR_0x13_PRE_DC_O                                   (0x1FF << SFT_XVR_0x13_PRE_DC_O)
#define SFT_XVR_0x13_TRACK_DC_O                                 (16)
#define MAX_XVR_0x13_TRACK_DC_O                                 (0x1FF)
#define MSK_XVR_0x13_TRACK_DC_O                                 (0x1FF << SFT_XVR_0x13_TRACK_DC_O)
#define REG_XVR_0x14                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x14 * 4))
#define SFT_XVR_0x14_TAILER_DC_O                                (0)
#define MAX_XVR_0x14_TAILER_DC_O                                (0x1FF)
#define MSK_XVR_0x14_TAILER_DC_O                                (0x1FF << SFT_XVR_0x14_TAILER_DC_O)
#define SFT_XVR_0x14_CDYN_VAL                                   (16)
#define MAX_XVR_0x14_CDYN_VAL                                   (0xF)
#define MSK_XVR_0x14_CDYN_VAL                                   (0xF << SFT_XVR_0x14_CDYN_VAL)
#define SFT_XVR_0x14_MATCH_PHASE_EDR                            (20)
#define MAX_XVR_0x14_MATCH_PHASE_EDR                            (0x7)
#define MSK_XVR_0x14_MATCH_PHASE_EDR                            (0x7 << SFT_XVR_0x14_MATCH_PHASE_EDR)
#define SFT_XVR_0x14_MATCH_PHASE_GFSK                           (24)
#define MAX_XVR_0x14_MATCH_PHASE_GFSK                           (0x7)
#define MSK_XVR_0x14_MATCH_PHASE_GFSK                           (0x7 << SFT_XVR_0x14_MATCH_PHASE_GFSK)
#define SFT_XVR_0x14_UNLOCK_STATUS                              (28)
#define MAX_XVR_0x14_UNLOCK_STATUS                              (0x1)
#define MSK_XVR_0x14_UNLOCK_STATUS                              (0x1 << SFT_XVR_0x14_UNLOCK_STATUS)
#define REG_XVR_0x15                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x15 * 4))
#define REG_XVR_0x16                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x16 * 4))
#define REG_XVR_0x17                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x17 * 4))
#define SFT_XVR_0x17_SYNC_ERR_BITS                              (0)
#define MAX_XVR_0x17_SYNC_ERR_BITS                              (0x1F)
#define MSK_XVR_0x17_SYNC_ERR_BITS                              (0x1F << SFT_XVR_0x17_SYNC_ERR_BITS)
#define REG_XVR_0x18                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x18 * 4))
#define SFT_XVR_0x18_RX_GAIN                                    (0)
#define MAX_XVR_0x18_RX_GAIN                                    (0x3FF)
#define MSK_XVR_0x18_RX_GAIN                                    (0x3FF << SFT_XVR_0x18_RX_GAIN)
#define REG_XVR_0x20                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x20 * 4))
#define REG_XVR_0x21                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x21 * 4))
#define REG_XVR_0x22                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x22 * 4))
#define SFT_XVR_0x22_EDR_SYNCWORD                               (0)
#define MAX_XVR_0x22_EDR_SYNCWORD                               (0x3FFFFFFF)
#define MSK_XVR_0x22_EDR_SYNCWORD                               (0x3FFFFFFF << SFT_XVR_0x22_EDR_SYNCWORD)
#define SFT_XVR_0x22_AUTO_EDRSYN                                (30)
#define MAX_XVR_0x22_AUTO_EDRSYN                                (0x1)
#define MSK_XVR_0x22_AUTO_EDRSYN                                (0x1 << SFT_XVR_0x22_AUTO_EDRSYN)
#define SFT_XVR_0x22_AUTO_SYNCWORD                              (31)
#define MAX_XVR_0x22_AUTO_SYNCWORD                              (0x1)
#define MSK_XVR_0x22_AUTO_SYNCWORD                              (0x1 << SFT_XVR_0x22_AUTO_SYNCWORD)
#define REG_XVR_0x23                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x23 * 4))
#define REG_XVR_0x24                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x24 * 4))
#define SFT_XVR_0x24_CUR_CFG_CHN                                (0)
#define MAX_XVR_0x24_CUR_CFG_CHN                                (0x7F)
#define MSK_XVR_0x24_CUR_CFG_CHN                                (0x7F << SFT_XVR_0x24_CUR_CFG_CHN)
#define SFT_XVR_0x24_CUR_CFG_PWR                                (8)
#define MAX_XVR_0x24_CUR_CFG_PWR                                (0x1F)
#define MSK_XVR_0x24_CUR_CFG_PWR                                (0x1F << SFT_XVR_0x24_CUR_CFG_PWR)
#define SFT_XVR_0x24_CUR_CFG_WIN                                (16)
#define MAX_XVR_0x24_CUR_CFG_WIN                                (0x1F)
#define MSK_XVR_0x24_CUR_CFG_WIN                                (0x1F << SFT_XVR_0x24_CUR_CFG_WIN)
#define REG_XVR_0x25                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x25 * 4))
#define SFT_XVR_0x25_TEST_PATTERN                               (0)
#define MAX_XVR_0x25_TEST_PATTERN                               (0xFF)
#define MSK_XVR_0x25_TEST_PATTERN                               (0xFF << SFT_XVR_0x25_TEST_PATTERN)
#define SFT_XVR_0x25_TEST_PATTERN_EN                            (8)
#define MAX_XVR_0x25_TEST_PATTERN_EN                            (0x1)
#define MSK_XVR_0x25_TEST_PATTERN_EN                            (0x1 << SFT_XVR_0x25_TEST_PATTERN_EN)
#define SFT_XVR_0x25_PN9_HOLD_EN                                (9)
#define MAX_XVR_0x25_PN9_HOLD_EN                                (0x1)
#define MSK_XVR_0x25_PN9_HOLD_EN                                (0x1 << SFT_XVR_0x25_PN9_HOLD_EN)
#define SFT_XVR_0x25_PN9_RECV_EN                                (10)
#define MAX_XVR_0x25_PN9_RECV_EN                                (0x1)
#define MSK_XVR_0x25_PN9_RECV_EN                                (0x1 << SFT_XVR_0x25_PN9_RECV_EN)
#define SFT_XVR_0x25_PN9_SEND_EN                                (11)
#define MAX_XVR_0x25_PN9_SEND_EN                                (0x1)
#define MSK_XVR_0x25_PN9_SEND_EN                                (0x1 << SFT_XVR_0x25_PN9_SEND_EN)
#define SFT_XVR_0x25_TEST_TX_MODE                               (12)
#define MAX_XVR_0x25_TEST_TX_MODE                               (0x1)
#define MSK_XVR_0x25_TEST_TX_MODE                               (0x1 << SFT_XVR_0x25_TEST_TX_MODE)
#define SFT_XVR_0x25_TEST_RADIO                                 (13)
#define MAX_XVR_0x25_TEST_RADIO                                 (0x1)
#define MSK_XVR_0x25_TEST_RADIO                                 (0x1 << SFT_XVR_0x25_TEST_RADIO)
#define SFT_XVR_0x25_TEST_EDR2                                  (14)
#define MAX_XVR_0x25_TEST_EDR2                                  (0x1)
#define MSK_XVR_0x25_TEST_EDR2                                  (0x1 << SFT_XVR_0x25_TEST_EDR2)
#define SFT_XVR_0x25_TEST_EDR3                                  (15)
#define MAX_XVR_0x25_TEST_EDR3                                  (0x1)
#define MSK_XVR_0x25_TEST_EDR3                                  (0x1 << SFT_XVR_0x25_TEST_EDR3)
#define SFT_XVR_0x25_VCO_KCAL_EN                                (16)
#define MAX_XVR_0x25_VCO_KCAL_EN                                (0x1)
#define MSK_XVR_0x25_VCO_KCAL_EN                                (0x1 << SFT_XVR_0x25_VCO_KCAL_EN)
#define SFT_XVR_0x25_RSSI_CAL_EN                                (17)
#define MAX_XVR_0x25_RSSI_CAL_EN                                (0x1)
#define MSK_XVR_0x25_RSSI_CAL_EN                                (0x1 << SFT_XVR_0x25_RSSI_CAL_EN)
#define REG_XVR_0x26                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x26 * 4))
#define SFT_XVR_0x26_RX_BIT_PHASE                               (10)
#define MAX_XVR_0x26_RX_BIT_PHASE                               (0x1)
#define MSK_XVR_0x26_RX_BIT_PHASE                               (0x1 << SFT_XVR_0x26_RX_BIT_PHASE)
#define SFT_XVR_0x26_TX_BIT_PHASE                               (11)
#define MAX_XVR_0x26_TX_BIT_PHASE                               (0x1)
#define MSK_XVR_0x26_TX_BIT_PHASE                               (0x1 << SFT_XVR_0x26_TX_BIT_PHASE)
#define SFT_XVR_0x26_TXB_REVERSE                                (13)
#define MAX_XVR_0x26_TXB_REVERSE                                (0x1)
#define MSK_XVR_0x26_TXB_REVERSE                                (0x1 << SFT_XVR_0x26_TXB_REVERSE)
#define SFT_XVR_0x26_RX_IF_SELECT                               (30)
#define MAX_XVR_0x26_RX_IF_SELECT                               (0x1)
#define MSK_XVR_0x26_RX_IF_SELECT                               (0x1 << SFT_XVR_0x26_RX_IF_SELECT)
#define SFT_XVR_0x26_SYNCDET_PHASE                              (31)
#define MAX_XVR_0x26_SYNCDET_PHASE                              (0x1)
#define MSK_XVR_0x26_SYNCDET_PHASE                              (0x1 << SFT_XVR_0x26_SYNCDET_PHASE)
#define REG_XVR_0x27                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x27 * 4))
#define REG_XVR_0x28                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x28 * 4))
#define SFT_XVR_0x28_TDLY_PLLMS                                 (0)
#define MAX_XVR_0x28_TDLY_PLLMS                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLMS                                 (0xFF << SFT_XVR_0x28_TDLY_PLLMS)
#define SFT_XVR_0x28_TDLY_PLLFS                                 (8)
#define MAX_XVR_0x28_TDLY_PLLFS                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLFS                                 (0xFF << SFT_XVR_0x28_TDLY_PLLFS)
#define SFT_XVR_0x28_TDLY_PLLEN                                 (16)
#define MAX_XVR_0x28_TDLY_PLLEN                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLEN                                 (0xFF << SFT_XVR_0x28_TDLY_PLLEN)
#define SFT_XVR_0x28_TDLY_VCOEN                                 (24)
#define MAX_XVR_0x28_TDLY_VCOEN                                 (0xFF)
#define MSK_XVR_0x28_TDLY_VCOEN                                 (0xFF << SFT_XVR_0x28_TDLY_VCOEN)
#define REG_XVR_0x29                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x29 * 4))
#define SFT_XVR_0x29_STATE_INDEX                                (0)
#define MAX_XVR_0x29_STATE_INDEX                                (0x1FF)
#define MSK_XVR_0x29_STATE_INDEX                                (0x1FF << SFT_XVR_0x29_STATE_INDEX)
#define SFT_XVR_0x29_TDLY_ERRDET                                (9)
#define MAX_XVR_0x29_TDLY_ERRDET                                (0x1F)
#define MSK_XVR_0x29_TDLY_ERRDET                                (0x1F << SFT_XVR_0x29_TDLY_ERRDET)
#define REG_XVR_0x2A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2A * 4))
#define SFT_XVR_0x2A_RXSLOT_TIME                                (0)
#define MAX_XVR_0x2A_RXSLOT_TIME                                (0xFF)
#define MSK_XVR_0x2A_RXSLOT_TIME                                (0xFF << SFT_XVR_0x2A_RXSLOT_TIME)
#define SFT_XVR_0x2A_TXSLOT_TIME                                (8)
#define MAX_XVR_0x2A_TXSLOT_TIME                                (0xFF)
#define MSK_XVR_0x2A_TXSLOT_TIME                                (0xFF << SFT_XVR_0x2A_TXSLOT_TIME)
#define SFT_XVR_0x2A_RADION_TIME                                (16)
#define MAX_XVR_0x2A_RADION_TIME                                (0xFF)
#define MSK_XVR_0x2A_RADION_TIME                                (0xFF << SFT_XVR_0x2A_RADION_TIME)
#define SFT_XVR_0x2A_LPO_CLK_DIV                                (24)
#define MAX_XVR_0x2A_LPO_CLK_DIV                                (0x1)
#define MSK_XVR_0x2A_LPO_CLK_DIV                                (0x1 << SFT_XVR_0x2A_LPO_CLK_DIV)
#define REG_XVR_0x2B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2B * 4))
#define REG_XVR_0x2C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2C * 4))
#define REG_XVR_0x2D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2D * 4))
#define SFT_XVR_0x2D_TDLY_PA0FDN                                (0)
#define MAX_XVR_0x2D_TDLY_PA0FDN                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0FDN                                (0x1F << SFT_XVR_0x2D_TDLY_PA0FDN)
#define SFT_XVR_0x2D_TDLY_PA0RUP                                (5)
#define MAX_XVR_0x2D_TDLY_PA0RUP                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0RUP                                (0x1F << SFT_XVR_0x2D_TDLY_PA0RUP)
#define SFT_XVR_0x2D_PA0_DNSLOPE                                (10)
#define MAX_XVR_0x2D_PA0_DNSLOPE                                (0x7)
#define MSK_XVR_0x2D_PA0_DNSLOPE                                (0x7 << SFT_XVR_0x2D_PA0_DNSLOPE)
#define SFT_XVR_0x2D_PA0_UPSLOPE                                (13)
#define MAX_XVR_0x2D_PA0_UPSLOPE                                (0x7)
#define MSK_XVR_0x2D_PA0_UPSLOPE                                (0x7 << SFT_XVR_0x2D_PA0_UPSLOPE)
#define SFT_XVR_0x2D_TDLY_PA0OFF                                (16)
#define MAX_XVR_0x2D_TDLY_PA0OFF                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0OFF                                (0x1F << SFT_XVR_0x2D_TDLY_PA0OFF)
#define SFT_XVR_0x2D_TDLY_PA0ON                                 (21)
#define MAX_XVR_0x2D_TDLY_PA0ON                                 (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0ON                                 (0x1F << SFT_XVR_0x2D_TDLY_PA0ON)
#define REG_XVR_0x30                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x30 * 4))
#define SFT_XVR_0x30_TDLY_13M_NUM                               (0)
#define MAX_XVR_0x30_TDLY_13M_NUM                               (0xF)
#define MSK_XVR_0x30_TDLY_13M_NUM                               (0xF << SFT_XVR_0x30_TDLY_13M_NUM)
#define SFT_XVR_0x30_TDLY_1M_NUM                                (4)
#define MAX_XVR_0x30_TDLY_1M_NUM                                (0x7)
#define MSK_XVR_0x30_TDLY_1M_NUM                                (0x7 << SFT_XVR_0x30_TDLY_1M_NUM)
#define SFT_XVR_0x30_RRC_SEL                                    (7)
#define MAX_XVR_0x30_RRC_SEL                                    (0x1)
#define MSK_XVR_0x30_RRC_SEL                                    (0x1 << SFT_XVR_0x30_RRC_SEL)
#define SFT_XVR_0x30_IQ_SW_EDR                                  (8)
#define MAX_XVR_0x30_IQ_SW_EDR                                  (0x1)
#define MSK_XVR_0x30_IQ_SW_EDR                                  (0x1 << SFT_XVR_0x30_IQ_SW_EDR)
#define SFT_XVR_0x30_IQ_SW_GFSK                                 (9)
#define MAX_XVR_0x30_IQ_SW_GFSK                                 (0x1)
#define MSK_XVR_0x30_IQ_SW_GFSK                                 (0x1 << SFT_XVR_0x30_IQ_SW_GFSK)
#define SFT_XVR_0x30_DELTA_PI_SEL                               (10)
#define MAX_XVR_0x30_DELTA_PI_SEL                               (0x3)
#define MSK_XVR_0x30_DELTA_PI_SEL                               (0x3 << SFT_XVR_0x30_DELTA_PI_SEL)
#define SFT_XVR_0x30_GAUSS_BT                                   (12)
#define MAX_XVR_0x30_GAUSS_BT                                   (0x3)
#define MSK_XVR_0x30_GAUSS_BT                                   (0x3 << SFT_XVR_0x30_GAUSS_BT)
#define SFT_XVR_0x30_RAMP_SLOPE                                 (14)
#define MAX_XVR_0x30_RAMP_SLOPE                                 (0x3)
#define MSK_XVR_0x30_RAMP_SLOPE                                 (0x3 << SFT_XVR_0x30_RAMP_SLOPE)
#define SFT_XVR_0x30_AMP_VALUE                                  (16)
#define MAX_XVR_0x30_AMP_VALUE                                  (0xFF)
#define MSK_XVR_0x30_AMP_VALUE                                  (0xFF << SFT_XVR_0x30_AMP_VALUE)
#define SFT_XVR_0x30_FREQ_DIR                                   (24)
#define MAX_XVR_0x30_FREQ_DIR                                   (0x1)
#define MSK_XVR_0x30_FREQ_DIR                                   (0x1 << SFT_XVR_0x30_FREQ_DIR)
#define SFT_XVR_0x30_TDLY_EDRCTL                                (25)
#define MAX_XVR_0x30_TDLY_EDRCTL                                (0x7)
#define MSK_XVR_0x30_TDLY_EDRCTL                                (0x7 << SFT_XVR_0x30_TDLY_EDRCTL)
#define SFT_XVR_0x30_RAMP_DELAY                                 (28)
#define MAX_XVR_0x30_RAMP_DELAY                                 (0xF)
#define MSK_XVR_0x30_RAMP_DELAY                                 (0xF << SFT_XVR_0x30_RAMP_DELAY)
#define REG_XVR_0x31                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x31 * 4))
#define SFT_XVR_0x31_TX_SIN_FREQ                                (0)
#define MAX_XVR_0x31_TX_SIN_FREQ                                (0xFF)
#define MSK_XVR_0x31_TX_SIN_FREQ                                (0xFF << SFT_XVR_0x31_TX_SIN_FREQ)
#define SFT_XVR_0x31_TX_Q_CONST                                 (8)
#define MAX_XVR_0x31_TX_Q_CONST                                 (0xFF)
#define MSK_XVR_0x31_TX_Q_CONST                                 (0xFF << SFT_XVR_0x31_TX_Q_CONST)
#define SFT_XVR_0x31_TX_I_CONST                                 (16)
#define MAX_XVR_0x31_TX_I_CONST                                 (0xFF)
#define MSK_XVR_0x31_TX_I_CONST                                 (0xFF << SFT_XVR_0x31_TX_I_CONST)
#define SFT_XVR_0x31_TX_SIN_MODE                                (24)
#define MAX_XVR_0x31_TX_SIN_MODE                                (0x3)
#define MSK_XVR_0x31_TX_SIN_MODE                                (0x3 << SFT_XVR_0x31_TX_SIN_MODE)
#define SFT_XVR_0x31_TEST_PATTEN                                (26)
#define MAX_XVR_0x31_TEST_PATTEN                                (0x3)
#define MSK_XVR_0x31_TEST_PATTEN                                (0x3 << SFT_XVR_0x31_TEST_PATTEN)
#define SFT_XVR_0x31_TEST_IQ_SWAP                               (28)
#define MAX_XVR_0x31_TEST_IQ_SWAP                               (0x1)
#define MSK_XVR_0x31_TEST_IQ_SWAP                               (0x1 << SFT_XVR_0x31_TEST_IQ_SWAP)
#define REG_XVR_0x32                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x32 * 4))
#define SFT_XVR_0x32_Q_DC_OFFSET                                (0)
#define MAX_XVR_0x32_Q_DC_OFFSET                                (0xFF)
#define MSK_XVR_0x32_Q_DC_OFFSET                                (0xFF << SFT_XVR_0x32_Q_DC_OFFSET)
#define SFT_XVR_0x32_I_DC_OFFSET                                (8)
#define MAX_XVR_0x32_I_DC_OFFSET                                (0xFF)
#define MSK_XVR_0x32_I_DC_OFFSET                                (0xFF << SFT_XVR_0x32_I_DC_OFFSET)
#define SFT_XVR_0x32_Q_GAIN_COMP                                (16)
#define MAX_XVR_0x32_Q_GAIN_COMP                                (0xFF)
#define MSK_XVR_0x32_Q_GAIN_COMP                                (0xFF << SFT_XVR_0x32_Q_GAIN_COMP)
#define SFT_XVR_0x32_I_GAIN_COMP                                (24)
#define MAX_XVR_0x32_I_GAIN_COMP                                (0xFF)
#define MSK_XVR_0x32_I_GAIN_COMP                                (0xFF << SFT_XVR_0x32_I_GAIN_COMP)
#define REG_XVR_0x33                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x33 * 4))
#define SFT_XVR_0x33_IQ_TX_TY2                                  (0)
#define MAX_XVR_0x33_IQ_TX_TY2                                  (0xFF)
#define MSK_XVR_0x33_IQ_TX_TY2                                  (0xFF << SFT_XVR_0x33_IQ_TX_TY2)
#define SFT_XVR_0x33_PHASE_COMP                                 (8)
#define MAX_XVR_0x33_PHASE_COMP                                 (0xFF)
#define MSK_XVR_0x33_PHASE_COMP                                 (0xFF << SFT_XVR_0x33_PHASE_COMP)
#define SFT_XVR_0x33_IQ_PRE_GAIN                                (16)
#define MAX_XVR_0x33_IQ_PRE_GAIN                                (0x7)
#define MSK_XVR_0x33_IQ_PRE_GAIN                                (0x7 << SFT_XVR_0x33_IQ_PRE_GAIN)
#define SFT_XVR_0x33_IQ_SWAP                                    (19)
#define MAX_XVR_0x33_IQ_SWAP                                    (0x1)
#define MSK_XVR_0x33_IQ_SWAP                                    (0x1 << SFT_XVR_0x33_IQ_SWAP)
#define REG_XVR_0x38                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x38 * 4))
#define SFT_XVR_0x38_SET_PGA_GAIN                               (0)
#define MAX_XVR_0x38_SET_PGA_GAIN                               (0x7)
#define MSK_XVR_0x38_SET_PGA_GAIN                               (0x7 << SFT_XVR_0x38_SET_PGA_GAIN)
#define SFT_XVR_0x38_SET_BUF_GAIN                               (3)
#define MAX_XVR_0x38_SET_BUF_GAIN                               (0x7)
#define MSK_XVR_0x38_SET_BUF_GAIN                               (0x7 << SFT_XVR_0x38_SET_BUF_GAIN)
#define SFT_XVR_0x38_SET_LNA_GAIN                               (6)
#define MAX_XVR_0x38_SET_LNA_GAIN                               (0xF)
#define MSK_XVR_0x38_SET_LNA_GAIN                               (0xF << SFT_XVR_0x38_SET_LNA_GAIN)
#define SFT_XVR_0x38_USE_SET_GAIN                               (10)
#define MAX_XVR_0x38_USE_SET_GAIN                               (0x1)
#define MSK_XVR_0x38_USE_SET_GAIN                               (0x1 << SFT_XVR_0x38_USE_SET_GAIN)
#define SFT_XVR_0x38_FREQ_DIR                                   (29)
#define MAX_XVR_0x38_FREQ_DIR                                   (0x1)
#define MSK_XVR_0x38_FREQ_DIR                                   (0x1 << SFT_XVR_0x38_FREQ_DIR)
#define SFT_XVR_0x38_BIT_REVERSE                                (30)
#define MAX_XVR_0x38_BIT_REVERSE                                (0x1)
#define MSK_XVR_0x38_BIT_REVERSE                                (0x1 << SFT_XVR_0x38_BIT_REVERSE)
#define SFT_XVR_0x38_IQ_REVERSE                                 (31)
#define MAX_XVR_0x38_IQ_REVERSE                                 (0x1)
#define MSK_XVR_0x38_IQ_REVERSE                                 (0x1 << SFT_XVR_0x38_IQ_REVERSE)
#define REG_XVR_0x39                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x39 * 4))
#define SFT_XVR_0x39_AGC_DURATION                               (0)
#define MAX_XVR_0x39_AGC_DURATION                               (0x3F)
#define MSK_XVR_0x39_AGC_DURATION                               (0x3F << SFT_XVR_0x39_AGC_DURATION)
#define SFT_XVR_0x39_AGC_TSETTLING                              (6)
#define MAX_XVR_0x39_AGC_TSETTLING                              (0xF)
#define MSK_XVR_0x39_AGC_TSETTLING                              (0xF << SFT_XVR_0x39_AGC_TSETTLING)
#define SFT_XVR_0x39_AGC_TWAITING                               (10)
#define MAX_XVR_0x39_AGC_TWAITING                               (0x3F)
#define MSK_XVR_0x39_AGC_TWAITING                               (0x3F << SFT_XVR_0x39_AGC_TWAITING)
#define SFT_XVR_0x39_EQ_COEF_INIT                               (16)
#define MAX_XVR_0x39_EQ_COEF_INIT                               (0x3FF)
#define MSK_XVR_0x39_EQ_COEF_INIT                               (0x3FF << SFT_XVR_0x39_EQ_COEF_INIT)
#define SFT_XVR_0x39_EQ_COEF_SET                                (26)
#define MAX_XVR_0x39_EQ_COEF_SET                                (0x1)
#define MSK_XVR_0x39_EQ_COEF_SET                                (0x1 << SFT_XVR_0x39_EQ_COEF_SET)
#define REG_XVR_0x3A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3A * 4))
#define SFT_XVR_0x3A_DC_MANUAL_IN                               (0)
#define MAX_XVR_0x3A_DC_MANUAL_IN                               (0xFFF)
#define MSK_XVR_0x3A_DC_MANUAL_IN                               (0xFFF << SFT_XVR_0x3A_DC_MANUAL_IN)
#define SFT_XVR_0x3A_EN_DC_MANUAL                               (12)
#define MAX_XVR_0x3A_EN_DC_MANUAL                               (0x1)
#define MSK_XVR_0x3A_EN_DC_MANUAL                               (0x1 << SFT_XVR_0x3A_EN_DC_MANUAL)
#define SFT_XVR_0x3A_PRE_DC_BPS                                 (13)
#define MAX_XVR_0x3A_PRE_DC_BPS                                 (0x1)
#define MSK_XVR_0x3A_PRE_DC_BPS                                 (0x1 << SFT_XVR_0x3A_PRE_DC_BPS)
#define SFT_XVR_0x3A_TRACK_DC_BPS                               (14)
#define MAX_XVR_0x3A_TRACK_DC_BPS                               (0x1)
#define MSK_XVR_0x3A_TRACK_DC_BPS                               (0x1 << SFT_XVR_0x3A_TRACK_DC_BPS)
#define SFT_XVR_0x3A_TAILER_DC_BPS                              (29)
#define MAX_XVR_0x3A_TAILER_DC_BPS                              (0x1)
#define MSK_XVR_0x3A_TAILER_DC_BPS                              (0x1 << SFT_XVR_0x3A_TAILER_DC_BPS)
#define REG_XVR_0x3B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3B * 4))
#define SFT_XVR_0x3B_EDR_M0_PHASE_THRD                          (0)
#define MAX_XVR_0x3B_EDR_M0_PHASE_THRD                          (0x7)
#define MSK_XVR_0x3B_EDR_M0_PHASE_THRD                          (0x7 << SFT_XVR_0x3B_EDR_M0_PHASE_THRD)
#define SFT_XVR_0x3B_EDR_M0_BITS_THRD                           (3)
#define MAX_XVR_0x3B_EDR_M0_BITS_THRD                           (0x7)
#define MSK_XVR_0x3B_EDR_M0_BITS_THRD                           (0x7 << SFT_XVR_0x3B_EDR_M0_BITS_THRD)
#define SFT_XVR_0x3B_M0_PHASE_THRD                              (6)
#define MAX_XVR_0x3B_M0_PHASE_THRD                              (0x7)
#define MSK_XVR_0x3B_M0_PHASE_THRD                              (0x7 << SFT_XVR_0x3B_M0_PHASE_THRD)
#define SFT_XVR_0x3B_M0_BITS_THRD                               (9)
#define MAX_XVR_0x3B_M0_BITS_THRD                               (0x7)
#define MSK_XVR_0x3B_M0_BITS_THRD                               (0x7 << SFT_XVR_0x3B_M0_BITS_THRD)
#define SFT_XVR_0x3B_SYNCWD_ORDER                               (13)
#define MAX_XVR_0x3B_SYNCWD_ORDER                               (0x1)
#define MSK_XVR_0x3B_SYNCWD_ORDER                               (0x1 << SFT_XVR_0x3B_SYNCWD_ORDER)
#define SFT_XVR_0x3B_EDR_SYNCWD_ORDER                           (14)
#define MAX_XVR_0x3B_EDR_SYNCWD_ORDER                           (0x1)
#define MSK_XVR_0x3B_EDR_SYNCWD_ORDER                           (0x1 << SFT_XVR_0x3B_EDR_SYNCWD_ORDER)
#define SFT_XVR_0x3B_BPS_DEMOD                                  (15)
#define MAX_XVR_0x3B_BPS_DEMOD                                  (0x1)
#define MSK_XVR_0x3B_BPS_DEMOD                                  (0x1 << SFT_XVR_0x3B_BPS_DEMOD)
#define SFT_XVR_0x3B_EDR_WINDOW                                 (20)
#define MAX_XVR_0x3B_EDR_WINDOW                                 (0x7)
#define MSK_XVR_0x3B_EDR_WINDOW                                 (0x7 << SFT_XVR_0x3B_EDR_WINDOW)
#define SFT_XVR_0x3B_SLOT_DELAY                                 (23)
#define MAX_XVR_0x3B_SLOT_DELAY                                 (0x1F)
#define MSK_XVR_0x3B_SLOT_DELAY                                 (0x1F << SFT_XVR_0x3B_SLOT_DELAY)
#define SFT_XVR_0x3B_SAMP_SEL                                   (30)
#define MAX_XVR_0x3B_SAMP_SEL                                   (0x1)
#define MSK_XVR_0x3B_SAMP_SEL                                   (0x1 << SFT_XVR_0x3B_SAMP_SEL)
#define SFT_XVR_0x3B_TEST_BUS_ENA                               (31)
#define MAX_XVR_0x3B_TEST_BUS_ENA                               (0x1)
#define MSK_XVR_0x3B_TEST_BUS_ENA                               (0x1 << SFT_XVR_0x3B_TEST_BUS_ENA)
#define REG_XVR_0x3C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3C * 4))
#define SFT_XVR_0x3C_AFC_MOD_DIR                                (23)
#define MAX_XVR_0x3C_AFC_MOD_DIR                                (0x1)
#define MSK_XVR_0x3C_AFC_MOD_DIR                                (0x1 << SFT_XVR_0x3C_AFC_MOD_DIR)
#define SFT_XVR_0x3C_EDR_SYNC_CENTER                            (24)
#define MAX_XVR_0x3C_EDR_SYNC_CENTER                            (0xF)
#define MSK_XVR_0x3C_EDR_SYNC_CENTER                            (0xF << SFT_XVR_0x3C_EDR_SYNC_CENTER)
#define SFT_XVR_0x3C_RX_RRC_SEL                                 (28)
#define MAX_XVR_0x3C_RX_RRC_SEL                                 (0x1)
#define MSK_XVR_0x3C_RX_RRC_SEL                                 (0x1 << SFT_XVR_0x3C_RX_RRC_SEL)
#define SFT_XVR_0x3C_EDR_EQU_BYPASS                             (30)
#define MAX_XVR_0x3C_EDR_EQU_BYPASS                             (0x1)
#define MSK_XVR_0x3C_EDR_EQU_BYPASS                             (0x1 << SFT_XVR_0x3C_EDR_EQU_BYPASS)
#define SFT_XVR_0x3C_EQU_BYPASS                                 (31)
#define MAX_XVR_0x3C_EQU_BYPASS                                 (0x1)
#define MSK_XVR_0x3C_EQU_BYPASS                                 (0x1 << SFT_XVR_0x3C_EQU_BYPASS)
#define REG_XVR_0x3D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3D * 4))
#define SFT_XVR_0x3D_SYNC_ERR_THRD                              (0)
#define MAX_XVR_0x3D_SYNC_ERR_THRD                              (0xF)
#define MSK_XVR_0x3D_SYNC_ERR_THRD                              (0xF << SFT_XVR_0x3D_SYNC_ERR_THRD)
#define SFT_XVR_0x3D_IF_ADC_GAIN                                (4)
#define MAX_XVR_0x3D_IF_ADC_GAIN                                (0x7)
#define MSK_XVR_0x3D_IF_ADC_GAIN                                (0x7 << SFT_XVR_0x3D_IF_ADC_GAIN)
#define SFT_XVR_0x3D_CIC_COMP_FILT_BPS                          (7)
#define MAX_XVR_0x3D_CIC_COMP_FILT_BPS                          (0x1)
#define MSK_XVR_0x3D_CIC_COMP_FILT_BPS                          (0x1 << SFT_XVR_0x3D_CIC_COMP_FILT_BPS)
#define SFT_XVR_0x3D_RX_Q_COMPCOEF                              (8)
#define MAX_XVR_0x3D_RX_Q_COMPCOEF                              (0xFF)
#define MSK_XVR_0x3D_RX_Q_COMPCOEF                              (0xFF << SFT_XVR_0x3D_RX_Q_COMPCOEF)
#define SFT_XVR_0x3D_FREQ_DIR_EDR                               (30)
#define MAX_XVR_0x3D_FREQ_DIR_EDR                               (0x1)
#define MSK_XVR_0x3D_FREQ_DIR_EDR                               (0x1 << SFT_XVR_0x3D_FREQ_DIR_EDR)
#define REG_XVR_0x40                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x40 * 4))
#define REG_XVR_0x41                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x41 * 4))
#define REG_XVR_0x42                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x42 * 4))
#define REG_XVR_0x43                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x43 * 4))
#define REG_XVR_0x44                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x44 * 4))
#define REG_XVR_0x45                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x45 * 4))
#define REG_XVR_0x46                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x46 * 4))
#define REG_XVR_0x47                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x47 * 4))
#define REG_XVR_0x48                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x48 * 4))
#define REG_XVR_0x49                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x49 * 4))
#define REG_XVR_0x4A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4A * 4))
#define REG_XVR_0x4B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4B * 4))
#define REG_XVR_0x4C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4C * 4))
#define REG_XVR_0x4D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4D * 4))
#define REG_XVR_0x4E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4E * 4))
#define REG_XVR_0x4F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4F * 4))

#define MDU_ANC_BASE_ADDR                                       0x01920000
#define REG_ANC_0x00                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x00 * 4))
#define SFT_ANC_0x00_MEM_CLR                                    (31)
#define MAX_ANC_0x00_MEM_CLR                                    (0x1)
#define MSK_ANC_0x00_MEM_CLR                                    (0x1 << SFT_ANC_0x00_MEM_CLR)
#define SFT_ANC_0x00_ADC_ANC_CUT                                (29)
#define MAX_ANC_0x00_ADC_ANC_CUT                                (0x3)
#define MSK_ANC_0x00_ADC_ANC_CUT                                (0x3 << SFT_ANC_0x00_ADC_ANC_CUT)
#define SFT_ANC_0x00_ADC_CHN_CUT                                (27)
#define MAX_ANC_0x00_ADC_CHN_CUT                                (0x3)
#define MSK_ANC_0x00_ADC_CHN_CUT                                (0x3 << SFT_ANC_0x00_ADC_CHN_CUT)
#define SFT_ANC_0x00_RX_ANC_D1_BIT3                             (26)
#define MAX_ANC_0x00_RX_ANC_D1_BIT3                             (0x1)
#define MSK_ANC_0x00_RX_ANC_D1_BIT3                             (0x1 << SFT_ANC_0x00_RX_ANC_D1_BIT3)
#define SFT_ANC_0x00_RX_CHN_D1_BIT3                             (25)
#define MAX_ANC_0x00_RX_CHN_D1_BIT3                             (0x1)
#define MSK_ANC_0x00_RX_CHN_D1_BIT3                             (0x1 << SFT_ANC_0x00_RX_CHN_D1_BIT3)
#define SFT_ANC_0x00_DIGMIC2_EN                                 (24)
#define MAX_ANC_0x00_DIGMIC2_EN                                 (0x1)
#define MSK_ANC_0x00_DIGMIC2_EN                                 (0x1 << SFT_ANC_0x00_DIGMIC2_EN)
#define SFT_ANC_0x00_DIGMIC1_EN                                 (23)
#define MAX_ANC_0x00_DIGMIC1_EN                                 (0x1)
#define MSK_ANC_0x00_DIGMIC1_EN                                 (0x1 << SFT_ANC_0x00_DIGMIC1_EN)
#define SFT_ANC_0x00_ADC_SAMPSEL                                (22)
#define MAX_ANC_0x00_ADC_SAMPSEL                                (0x1)
#define MSK_ANC_0x00_ADC_SAMPSEL                                (0x1 << SFT_ANC_0x00_ADC_SAMPSEL)
#define SFT_ANC_0x00_LPF2_ANC_IIR                               (21)
#define MAX_ANC_0x00_LPF2_ANC_IIR                               (0x1)
#define MSK_ANC_0x00_LPF2_ANC_IIR                               (0x1 << SFT_ANC_0x00_LPF2_ANC_IIR)
#define SFT_ANC_0x00_LPF1_ANC_IIR                               (20)
#define MAX_ANC_0x00_LPF1_ANC_IIR                               (0x1)
#define MSK_ANC_0x00_LPF1_ANC_IIR                               (0x1 << SFT_ANC_0x00_LPF1_ANC_IIR)
#define SFT_ANC_0x00_LPF2_ANC_BPS                               (19)
#define MAX_ANC_0x00_LPF2_ANC_BPS                               (0x1)
#define MSK_ANC_0x00_LPF2_ANC_BPS                               (0x1 << SFT_ANC_0x00_LPF2_ANC_BPS)
#define SFT_ANC_0x00_LPF1_ANC_BPS                               (18)
#define MAX_ANC_0x00_LPF1_ANC_BPS                               (0x1)
#define MSK_ANC_0x00_LPF1_ANC_BPS                               (0x1 << SFT_ANC_0x00_LPF1_ANC_BPS)
#define SFT_ANC_0x00_LPF12_ANC_TYPE                             (17)
#define MAX_ANC_0x00_LPF12_ANC_TYPE                             (0x1)
#define MSK_ANC_0x00_LPF12_ANC_TYPE                             (0x1 << SFT_ANC_0x00_LPF12_ANC_TYPE)
#define SFT_ANC_0x00_RX_ANC_D1_BIT20                            (14)
#define MAX_ANC_0x00_RX_ANC_D1_BIT20                            (0x7)
#define MSK_ANC_0x00_RX_ANC_D1_BIT20                            (0x7 << SFT_ANC_0x00_RX_ANC_D1_BIT20)
#define SFT_ANC_0x00_LPF2_CHN_IIR                               (13)
#define MAX_ANC_0x00_LPF2_CHN_IIR                               (0x1)
#define MSK_ANC_0x00_LPF2_CHN_IIR                               (0x1 << SFT_ANC_0x00_LPF2_CHN_IIR)
#define SFT_ANC_0x00_LPF1_CHN_IIR                               (12)
#define MAX_ANC_0x00_LPF1_CHN_IIR                               (0x1)
#define MSK_ANC_0x00_LPF1_CHN_IIR                               (0x1 << SFT_ANC_0x00_LPF1_CHN_IIR)
#define SFT_ANC_0x00_LPF2_CHN_BPS                               (11)
#define MAX_ANC_0x00_LPF2_CHN_BPS                               (0x1)
#define MSK_ANC_0x00_LPF2_CHN_BPS                               (0x1 << SFT_ANC_0x00_LPF2_CHN_BPS)
#define SFT_ANC_0x00_LPF1_CHN_BPS                               (10)
#define MAX_ANC_0x00_LPF1_CHN_BPS                               (0x1)
#define MSK_ANC_0x00_LPF1_CHN_BPS                               (0x1 << SFT_ANC_0x00_LPF1_CHN_BPS)
#define SFT_ANC_0x00_LPF12_CHN_TYPE                             (9)
#define MAX_ANC_0x00_LPF12_CHN_TYPE                             (0x1)
#define MSK_ANC_0x00_LPF12_CHN_TYPE                             (0x1 << SFT_ANC_0x00_LPF12_CHN_TYPE)
#define SFT_ANC_0x00_RX_CHN_D1_BIT20                            (6)
#define MAX_ANC_0x00_RX_CHN_D1_BIT20                            (0x7)
#define MSK_ANC_0x00_RX_CHN_D1_BIT20                            (0x7 << SFT_ANC_0x00_RX_CHN_D1_BIT20)
#define SFT_ANC_0x00_RX_ANC3_EN                                 (5)
#define MAX_ANC_0x00_RX_ANC3_EN                                 (0x1)
#define MSK_ANC_0x00_RX_ANC3_EN                                 (0x1 << SFT_ANC_0x00_RX_ANC3_EN)
#define SFT_ANC_0x00_RX_ANC2_EN                                 (4)
#define MAX_ANC_0x00_RX_ANC2_EN                                 (0x1)
#define MSK_ANC_0x00_RX_ANC2_EN                                 (0x1 << SFT_ANC_0x00_RX_ANC2_EN)
#define SFT_ANC_0x00_RX_ANC1_EN                                 (3)
#define MAX_ANC_0x00_RX_ANC1_EN                                 (0x1)
#define MSK_ANC_0x00_RX_ANC1_EN                                 (0x1 << SFT_ANC_0x00_RX_ANC1_EN)
#define SFT_ANC_0x00_RX_ANC0_EN                                 (2)
#define MAX_ANC_0x00_RX_ANC0_EN                                 (0x1)
#define MSK_ANC_0x00_RX_ANC0_EN                                 (0x1 << SFT_ANC_0x00_RX_ANC0_EN)
#define SFT_ANC_0x00_RX_CHN_EN                                  (1)
#define MAX_ANC_0x00_RX_CHN_EN                                  (0x1)
#define MSK_ANC_0x00_RX_CHN_EN                                  (0x1 << SFT_ANC_0x00_RX_CHN_EN)
#define SFT_ANC_0x00_ADC_ENABLE                                 (0)
#define MAX_ANC_0x00_ADC_ENABLE                                 (0x1)
#define MSK_ANC_0x00_ADC_ENABLE                                 (0x1 << SFT_ANC_0x00_ADC_ENABLE)
#define REG_ANC_0x08                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x08 * 4))
#define REG_ANC_0x01                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x01 * 4))
#define SFT_ANC_0x01_RX_ANC_D3_BIT3                             (25)
#define MAX_ANC_0x01_RX_ANC_D3_BIT3                             (0x1)
#define MSK_ANC_0x01_RX_ANC_D3_BIT3                             (0x1 << SFT_ANC_0x01_RX_ANC_D3_BIT3)
#define SFT_ANC_0x01_SAMP_RATE_BIT3                             (24)
#define MAX_ANC_0x01_SAMP_RATE_BIT3                             (0x1)
#define MSK_ANC_0x01_SAMP_RATE_BIT3                             (0x1 << SFT_ANC_0x01_SAMP_RATE_BIT3)
#define SFT_ANC_0x01_NOTCHEN                                    (23)
#define MAX_ANC_0x01_NOTCHEN                                    (0x1)
#define MSK_ANC_0x01_NOTCHEN                                    (0x1 << SFT_ANC_0x01_NOTCHEN)
#define SFT_ANC_0x01_LPF4_IIR_SEL                               (22)
#define MAX_ANC_0x01_LPF4_IIR_SEL                               (0x1)
#define MSK_ANC_0x01_LPF4_IIR_SEL                               (0x1 << SFT_ANC_0x01_LPF4_IIR_SEL)
#define SFT_ANC_0x01_LPF3_IIR_SEL                               (21)
#define MAX_ANC_0x01_LPF3_IIR_SEL                               (0x1)
#define MSK_ANC_0x01_LPF3_IIR_SEL                               (0x1 << SFT_ANC_0x01_LPF3_IIR_SEL)
#define SFT_ANC_0x01_TX_CHN_EN                                  (19)
#define MAX_ANC_0x01_TX_CHN_EN                                  (0x3)
#define MSK_ANC_0x01_TX_CHN_EN                                  (0x3 << SFT_ANC_0x01_TX_CHN_EN)
#define SFT_ANC_0x01_PN_CONF                                    (15)
#define MAX_ANC_0x01_PN_CONF                                    (0xF)
#define MSK_ANC_0x01_PN_CONF                                    (0xF << SFT_ANC_0x01_PN_CONF)
#define SFT_ANC_0x01_LPF4_ANC_BPS                               (14)
#define MAX_ANC_0x01_LPF4_ANC_BPS                               (0x1)
#define MSK_ANC_0x01_LPF4_ANC_BPS                               (0x1 << SFT_ANC_0x01_LPF4_ANC_BPS)
#define SFT_ANC_0x01_LPF3_ANC_BPS                               (13)
#define MAX_ANC_0x01_LPF3_ANC_BPS                               (0x1)
#define MSK_ANC_0x01_LPF3_ANC_BPS                               (0x1 << SFT_ANC_0x01_LPF3_ANC_BPS)
#define SFT_ANC_0x01_LPF34_ANC_TYPE                             (12)
#define MAX_ANC_0x01_LPF34_ANC_TYPE                             (0x1)
#define MSK_ANC_0x01_LPF34_ANC_TYPE                             (0x1 << SFT_ANC_0x01_LPF34_ANC_TYPE)
#define SFT_ANC_0x01_TX_ADDR_MODE                               (10)
#define MAX_ANC_0x01_TX_ADDR_MODE                               (0x3)
#define MSK_ANC_0x01_TX_ADDR_MODE                               (0x3 << SFT_ANC_0x01_TX_ADDR_MODE)
#define SFT_ANC_0x01_TX_CIC2_BPS                                (9)
#define MAX_ANC_0x01_TX_CIC2_BPS                                (0x1)
#define MSK_ANC_0x01_TX_CIC2_BPS                                (0x1 << SFT_ANC_0x01_TX_CIC2_BPS)
#define SFT_ANC_0x01_TX_ANC_D2                                  (7)
#define MAX_ANC_0x01_TX_ANC_D2                                  (0x3)
#define MSK_ANC_0x01_TX_ANC_D2                                  (0x3 << SFT_ANC_0x01_TX_ANC_D2)
#define SFT_ANC_0x01_TX_ANC_D3_BIT20                            (4)
#define MAX_ANC_0x01_TX_ANC_D3_BIT20                            (0x7)
#define MSK_ANC_0x01_TX_ANC_D3_BIT20                            (0x7 << SFT_ANC_0x01_TX_ANC_D3_BIT20)
#define SFT_ANC_0x01_SAMP_RATE_BIT20                            (1)
#define MAX_ANC_0x01_SAMP_RATE_BIT20                            (0x7)
#define MSK_ANC_0x01_SAMP_RATE_BIT20                            (0x7 << SFT_ANC_0x01_SAMP_RATE_BIT20)
#define SFT_ANC_0x01_DAC_ENABLE                                 (0)
#define MAX_ANC_0x01_DAC_ENABLE                                 (0x1)
#define MSK_ANC_0x01_DAC_ENABLE                                 (0x1 << SFT_ANC_0x01_DAC_ENABLE)
#define REG_ANC_0x02                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x02 * 4))
#define SFT_ANC_0x02_RX_ANC_RTHRD                               (24)
#define MAX_ANC_0x02_RX_ANC_RTHRD                               (0x7F)
#define MSK_ANC_0x02_RX_ANC_RTHRD                               (0x7F << SFT_ANC_0x02_RX_ANC_RTHRD)
#define SFT_ANC_0x02_RX_ANC_WTHRD                               (16)
#define MAX_ANC_0x02_RX_ANC_WTHRD                               (0x7F)
#define MSK_ANC_0x02_RX_ANC_WTHRD                               (0x7F << SFT_ANC_0x02_RX_ANC_WTHRD)
#define SFT_ANC_0x02_RX_CHN_RTHRD                               (8)
#define MAX_ANC_0x02_RX_CHN_RTHRD                               (0x7F)
#define MSK_ANC_0x02_RX_CHN_RTHRD                               (0x7F << SFT_ANC_0x02_RX_CHN_RTHRD)
#define SFT_ANC_0x02_RX_CHN_WTHRD                               (0)
#define MAX_ANC_0x02_RX_CHN_WTHRD                               (0x7F)
#define MSK_ANC_0x02_RX_CHN_WTHRD                               (0x7F << SFT_ANC_0x02_RX_CHN_WTHRD)
#define REG_ANC_0x03                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x03 * 4))
#define SFT_ANC_0x03_TX1_ANC_RTHRD                              (24)
#define MAX_ANC_0x03_TX1_ANC_RTHRD                              (0x7F)
#define MSK_ANC_0x03_TX1_ANC_RTHRD                              (0x7F << SFT_ANC_0x03_TX1_ANC_RTHRD)
#define SFT_ANC_0x03_TX1_ANC_WTHRD                              (16)
#define MAX_ANC_0x03_TX1_ANC_WTHRD                              (0x7F)
#define MSK_ANC_0x03_TX1_ANC_WTHRD                              (0x7F << SFT_ANC_0x03_TX1_ANC_WTHRD)
#define SFT_ANC_0x03_TX_LPF_RTHRD                               (8)
#define MAX_ANC_0x03_TX_LPF_RTHRD                               (0x7F)
#define MSK_ANC_0x03_TX_LPF_RTHRD                               (0x7F << SFT_ANC_0x03_TX_LPF_RTHRD)
#define SFT_ANC_0x03_TX_LPF_WTHRD                               (0)
#define MAX_ANC_0x03_TX_LPF_WTHRD                               (0x7F)
#define MSK_ANC_0x03_TX_LPF_WTHRD                               (0x7F << SFT_ANC_0x03_TX_LPF_WTHRD)
#define REG_ANC_0x04                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x04 * 4))
#define SFT_ANC_0x04_RX2FS_RTHRD                                (24)
#define MAX_ANC_0x04_RX2FS_RTHRD                                (0x7F)
#define MSK_ANC_0x04_RX2FS_RTHRD                                (0x7F << SFT_ANC_0x04_RX2FS_RTHRD)
#define SFT_ANC_0x04_RX2FS_WTHRD                                (16)
#define MAX_ANC_0x04_RX2FS_WTHRD                                (0x7F)
#define MSK_ANC_0x04_RX2FS_WTHRD                                (0x7F << SFT_ANC_0x04_RX2FS_WTHRD)
#define SFT_ANC_0x04_TX2_RTHRD                                  (8)
#define MAX_ANC_0x04_TX2_RTHRD                                  (0x7F)
#define MSK_ANC_0x04_TX2_RTHRD                                  (0x7F << SFT_ANC_0x04_TX2_RTHRD)
#define SFT_ANC_0x04_TX2_WTHRD                                  (0)
#define MAX_ANC_0x04_TX2_WTHRD                                  (0x7F)
#define MSK_ANC_0x04_TX2_WTHRD                                  (0x7F << SFT_ANC_0x04_TX2_WTHRD)
#define REG_ANC_0x03                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x03 * 4))
#define REG_ANC_0x05                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x05 * 4))
#define SFT_ANC_0x05_LPF3_FIR_NUM                               (20)
#define MAX_ANC_0x05_LPF3_FIR_NUM                               (0x7F)
#define MSK_ANC_0x05_LPF3_FIR_NUM                               (0x7F << SFT_ANC_0x05_LPF3_FIR_NUM)
#define SFT_ANC_0x05_LPF4_FIR_NUM                               (16)
#define MAX_ANC_0x05_LPF4_FIR_NUM                               (0xF)
#define MSK_ANC_0x05_LPF4_FIR_NUM                               (0xF << SFT_ANC_0x05_LPF4_FIR_NUM)
#define SFT_ANC_0x05_TXLPF3_INT_EN                              (6)
#define MAX_ANC_0x05_TXLPF3_INT_EN                              (0x1)
#define MSK_ANC_0x05_TXLPF3_INT_EN                              (0x1 << SFT_ANC_0x05_TXLPF3_INT_EN)
#define SFT_ANC_0x05_RX2FS_INT_EN                               (5)
#define MAX_ANC_0x05_RX2FS_INT_EN                               (0x1)
#define MSK_ANC_0x05_RX2FS_INT_EN                               (0x1 << SFT_ANC_0x05_RX2FS_INT_EN)
#define SFT_ANC_0x05_TX2ANC_INT_EN                              (4)
#define MAX_ANC_0x05_TX2ANC_INT_EN                              (0x1)
#define MSK_ANC_0x05_TX2ANC_INT_EN                              (0x1 << SFT_ANC_0x05_TX2ANC_INT_EN)
#define SFT_ANC_0x05_TXLPF_INT_EN                               (3)
#define MAX_ANC_0x05_TXLPF_INT_EN                               (0x1)
#define MSK_ANC_0x05_TXLPF_INT_EN                               (0x1 << SFT_ANC_0x05_TXLPF_INT_EN)
#define SFT_ANC_0x05_TXANC_INT_EN                               (2)
#define MAX_ANC_0x05_TXANC_INT_EN                               (0x1)
#define MSK_ANC_0x05_TXANC_INT_EN                               (0x1 << SFT_ANC_0x05_TXANC_INT_EN)
#define SFT_ANC_0x05_RXANC_INT_EN                               (1)
#define MAX_ANC_0x05_RXANC_INT_EN                               (0x1)
#define MSK_ANC_0x05_RXANC_INT_EN                               (0x1 << SFT_ANC_0x05_RXANC_INT_EN)
#define SFT_ANC_0x05_RXCHN_INT_EN                               (0)
#define MAX_ANC_0x05_RXCHN_INT_EN                               (0x1)
#define MSK_ANC_0x05_RXCHN_INT_EN                               (0x1 << SFT_ANC_0x05_RXCHN_INT_EN)
#define REG_ANC_0x06                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x06 * 4))
#define SFT_ANC_0x06_ADC_LOOP_DAC1                              (29)
#define MAX_ANC_0x06_ADC_LOOP_DAC1                              (0x7)
#define MSK_ANC_0x06_ADC_LOOP_DAC1                              (0x7 << SFT_ANC_0x06_ADC_LOOP_DAC1)
#define SFT_ANC_0x06_DIS_ADC_INTEAV                             (28)
#define MAX_ANC_0x06_DIS_ADC_INTEAV                             (0x1)
#define MSK_ANC_0x06_DIS_ADC_INTEAV                             (0x1 << SFT_ANC_0x06_DIS_ADC_INTEAV)
#define SFT_ANC_0x06_DIS_CKG                                    (27)
#define MAX_ANC_0x06_DIS_CKG                                    (0x1)
#define MSK_ANC_0x06_DIS_CKG                                    (0x1 << SFT_ANC_0x06_DIS_CKG)
#define SFT_ANC_0x06_LPF2_FIR_NUM                               (20)
#define MAX_ANC_0x06_LPF2_FIR_NUM                               (0x7F)
#define MSK_ANC_0x06_LPF2_FIR_NUM                               (0x7F << SFT_ANC_0x06_LPF2_FIR_NUM)
#define SFT_ANC_0x06_DIS_DAC_INTEAV                             (19)
#define MAX_ANC_0x06_DIS_DAC_INTEAV                             (0x1)
#define MSK_ANC_0x06_DIS_DAC_INTEAV                             (0x1 << SFT_ANC_0x06_DIS_DAC_INTEAV)
#define SFT_ANC_0x06_CHNLPF2_FIR_NUM                            (12)
#define MAX_ANC_0x06_CHNLPF2_FIR_NUM                            (0x7F)
#define MSK_ANC_0x06_CHNLPF2_FIR_NUM                            (0x7F << SFT_ANC_0x06_CHNLPF2_FIR_NUM)
#define SFT_ANC_0x06_LPF1_FIR_NUM                               (8)
#define MAX_ANC_0x06_LPF1_FIR_NUM                               (0xF)
#define MSK_ANC_0x06_LPF1_FIR_NUM                               (0xF << SFT_ANC_0x06_LPF1_FIR_NUM)
#define SFT_ANC_0x06_CHNLPF1_FIR_NUM                            (4)
#define MAX_ANC_0x06_CHNLPF1_FIR_NUM                            (0xF)
#define MSK_ANC_0x06_CHNLPF1_FIR_NUM                            (0xF << SFT_ANC_0x06_CHNLPF1_FIR_NUM)
#define SFT_ANC_0x06_ADC_LOOP_DAC0                              (1)
#define MAX_ANC_0x06_ADC_LOOP_DAC0                              (0x7)
#define MSK_ANC_0x06_ADC_LOOP_DAC0                              (0x7 << SFT_ANC_0x06_ADC_LOOP_DAC0)
#define SFT_ANC_0x06_ENABLE                                     (0)
#define MAX_ANC_0x06_ENABLE                                     (0x1)
#define MSK_ANC_0x06_ENABLE                                     (0x1 << SFT_ANC_0x06_ENABLE)
#define REG_ANC_0x07                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x07 * 4))
#define SFT_ANC_0x07_ADC_ANC_GAIN                               (24)
#define MAX_ANC_0x07_ADC_ANC_GAIN                               (0x3F)
#define MSK_ANC_0x07_ADC_ANC_GAIN                               (0x3F << SFT_ANC_0x07_ADC_ANC_GAIN)
#define SFT_ANC_0x07_ADC_CHN_GAIN                               (16)
#define MAX_ANC_0x07_ADC_CHN_GAIN                               (0x3F)
#define MSK_ANC_0x07_ADC_CHN_GAIN                               (0x3F << SFT_ANC_0x07_ADC_CHN_GAIN)
#define SFT_ANC_0x07_TX_LPF3_RTHRD                              (8)
#define MAX_ANC_0x07_TX_LPF3_RTHRD                              (0x7F)
#define MSK_ANC_0x07_TX_LPF3_RTHRD                              (0x7F << SFT_ANC_0x07_TX_LPF3_RTHRD)
#define SFT_ANC_0x07_TX_LPF3_WTHRD                              (0)
#define MAX_ANC_0x07_TX_LPF3_WTHRD                              (0x7F)
#define MSK_ANC_0x07_TX_LPF3_WTHRD                              (0x7F << SFT_ANC_0x07_TX_LPF3_WTHRD)
#define REG_ANC_0x40                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x40 * 4))
#define SFT_ANC_0x40_RXCHN_INT                                  (31)
#define MAX_ANC_0x40_RXCHN_INT                                  (0x1)
#define MSK_ANC_0x40_RXCHN_INT                                  (0x1 << SFT_ANC_0x40_RXCHN_INT)
#define SFT_ANC_0x40_RXANC_INT                                  (30)
#define MAX_ANC_0x40_RXANC_INT                                  (0x1)
#define MSK_ANC_0x40_RXANC_INT                                  (0x1 << SFT_ANC_0x40_RXANC_INT)
#define SFT_ANC_0x40_TXLPF_INT                                  (29)
#define MAX_ANC_0x40_TXLPF_INT                                  (0x1)
#define MSK_ANC_0x40_TXLPF_INT                                  (0x1 << SFT_ANC_0x40_TXLPF_INT)
#define SFT_ANC_0x40_TXANC_INT                                  (28)
#define MAX_ANC_0x40_TXANC_INT                                  (0x1)
#define MSK_ANC_0x40_TXANC_INT                                  (0x1 << SFT_ANC_0x40_TXANC_INT)
#define SFT_ANC_0x40_TX2ANC_INT                                 (27)
#define MAX_ANC_0x40_TX2ANC_INT                                 (0x1)
#define MSK_ANC_0x40_TX2ANC_INT                                 (0x1 << SFT_ANC_0x40_TX2ANC_INT)
#define SFT_ANC_0x40_RX2FS_INT                                  (26)
#define MAX_ANC_0x40_RX2FS_INT                                  (0x1)
#define MSK_ANC_0x40_RX2FS_INT                                  (0x1 << SFT_ANC_0x40_RX2FS_INT)
#define SFT_ANC_0x40_TXLPF3_INT                                 (25)
#define MAX_ANC_0x40_TXLPF3_INT                                 (0x1)
#define MSK_ANC_0x40_TXLPF3_INT                                 (0x1 << SFT_ANC_0x40_TXLPF3_INT)
#define SFT_ANC_0x40_RX2FS_NFULL                                (13)
#define MAX_ANC_0x40_RX2FS_NFULL                                (0x1)
#define MSK_ANC_0x40_RX2FS_NFULL                                (0x1 << SFT_ANC_0x40_RX2FS_NFULL)
#define SFT_ANC_0x40_RX2FS_NEMPT                                (12)
#define MAX_ANC_0x40_RX2FS_NEMPT                                (0x1)
#define MSK_ANC_0x40_RX2FS_NEMPT                                (0x1 << SFT_ANC_0x40_RX2FS_NEMPT)
#define SFT_ANC_0x40_TXLPF3_NFULL                               (11)
#define MAX_ANC_0x40_TXLPF3_NFULL                               (0x1)
#define MSK_ANC_0x40_TXLPF3_NFULL                               (0x1 << SFT_ANC_0x40_TXLPF3_NFULL)
#define SFT_ANC_0x40_TXLPF3_NEMPT                               (10)
#define MAX_ANC_0x40_TXLPF3_NEMPT                               (0x1)
#define MSK_ANC_0x40_TXLPF3_NEMPT                               (0x1 << SFT_ANC_0x40_TXLPF3_NEMPT)
#define SFT_ANC_0x40_TXLPF_NFULL                                (9)
#define MAX_ANC_0x40_TXLPF_NFULL                                (0x1)
#define MSK_ANC_0x40_TXLPF_NFULL                                (0x1 << SFT_ANC_0x40_TXLPF_NFULL)
#define SFT_ANC_0x40_TXLPF_NEMPT                                (8)
#define MAX_ANC_0x40_TXLPF_NEMPT                                (0x1)
#define MSK_ANC_0x40_TXLPF_NEMPT                                (0x1 << SFT_ANC_0x40_TXLPF_NEMPT)
#define SFT_ANC_0x40_TX2_NFULL                                  (7)
#define MAX_ANC_0x40_TX2_NFULL                                  (0x1)
#define MSK_ANC_0x40_TX2_NFULL                                  (0x1 << SFT_ANC_0x40_TX2_NFULL)
#define SFT_ANC_0x40_TX2_NEMPT                                  (6)
#define MAX_ANC_0x40_TX2_NEMPT                                  (0x1)
#define MSK_ANC_0x40_TX2_NEMPT                                  (0x1 << SFT_ANC_0x40_TX2_NEMPT)
#define SFT_ANC_0x40_TX1_NFULL                                  (5)
#define MAX_ANC_0x40_TX1_NFULL                                  (0x1)
#define MSK_ANC_0x40_TX1_NFULL                                  (0x1 << SFT_ANC_0x40_TX1_NFULL)
#define SFT_ANC_0x40_TX1_NEMPT                                  (4)
#define MAX_ANC_0x40_TX1_NEMPT                                  (0x1)
#define MSK_ANC_0x40_TX1_NEMPT                                  (0x1 << SFT_ANC_0x40_TX1_NEMPT)
#define SFT_ANC_0x40_RX_ANC_NFULL                               (3)
#define MAX_ANC_0x40_RX_ANC_NFULL                               (0x1)
#define MSK_ANC_0x40_RX_ANC_NFULL                               (0x1 << SFT_ANC_0x40_RX_ANC_NFULL)
#define SFT_ANC_0x40_RX_ANC_NEMPT                               (2)
#define MAX_ANC_0x40_RX_ANC_NEMPT                               (0x1)
#define MSK_ANC_0x40_RX_ANC_NEMPT                               (0x1 << SFT_ANC_0x40_RX_ANC_NEMPT)
#define SFT_ANC_0x40_RX_CHN_NFULL                               (1)
#define MAX_ANC_0x40_RX_CHN_NFULL                               (0x1)
#define MSK_ANC_0x40_RX_CHN_NFULL                               (0x1 << SFT_ANC_0x40_RX_CHN_NFULL)
#define SFT_ANC_0x40_RX_CHN_NEMPT                               (0)
#define MAX_ANC_0x40_RX_CHN_NEMPT                               (0x1)
#define MSK_ANC_0x40_RX_CHN_NEMPT                               (0x1 << SFT_ANC_0x40_RX_CHN_NEMPT)
#define REG_ANC_0x41                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x41 * 4))
#define REG_ANC_0x42                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x42 * 4))
#define REG_ANC_0x43                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x43 * 4))
#define REG_ANC_0x44                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x44 * 4))
#define REG_ANC_0x45                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x45 * 4))
#define REG_ANC_0x46                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x46 * 4))
#define REG_ANC_0x47                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x47 * 4))
#define REG_ANC_0x48                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x48 * 4))
#define REG_ANC_0x49                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x49 * 4))
#define REG_ANC_0x4A                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4A * 4))
#define REG_ANC_0x4B                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4B * 4))
#define REG_ANC_0x4C                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4C * 4))
#define REG_ANC_0x4D                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4D * 4))
#define REG_ANC_0x4E                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4E * 4))
#define REG_ANC_0x4F                                            (*(volatile unsigned long*)(MDU_ANC_BASE_ADDR + 0x4F * 4))

/* For VUSB register */
#define MDU_VUSB_BASE_ADDR                                       MDU_PMU_BASE_ADDR    
#define VUSB_REG_STAT_RD                                        (*(volatile unsigned long*)(MDU_VUSB_BASE_ADDR + 0x1 * 4))
#define SFT_VUSB_MORETHAN_1V                                    (6)
#define MAX_VUSB_MORETHAN_1V                                    (0x1)
#define MSK_VUSB_MORETHAN_1V                                    (0x1 << SFT_VUSB_MORETHAN_1V)
#define SFT_VUSB_MORETHAN_2V                                    (7)
#define MAX_VUSB_MORETHAN_2V                                    (0x1)
#define MSK_VUSB_MORETHAN_2V                                    (0x1 << SFT_VUSB_MORETHAN_2V)
#define SFT_VUSB_MORETHAN_4V                                    (8)
#define MAX_VUSB_MORETHAN_4V                                    (0x1)
#define MSK_VUSB_MORETHAN_4V                                    (0x1 << SFT_VUSB_MORETHAN_4V)

#define SFT_VUSB_INTSTA_1V                                      (11)
#define MAX_VUSB_INTSTA_1V                                      (0x1)
#define MSK_VUSB_INTSTA_1V                                      (0x1 << SFT_VUSB_INTSTA_1V)
#define SFT_VUSB_INTSTA_2V                                      (12)
#define MAX_VUSB_INTSTA_2V                                      (0x1)
#define MSK_VUSB_INTSTA_2V                                      (0x1 << SFT_VUSB_INTSTA_2V)
#define SFT_VUSB_INTSTA_4V                                      (13)
#define MAX_VUSB_INTSTA_4V                                      (0x1)
#define MSK_VUSB_INTSTA_4V                                      (0x1 << SFT_VUSB_INTSTA_4V)



#define VUSB_REG_DLP_ENABLE                                     REG_SYSTEM_0x5C   
#define SFT_VUSB_DLP_ENABLE                                     (25)
#define MAX_VUSB_DLP_ENABLE                                     (0x1)
#define MSK_VUSB_DLP_ENABLE                                     (0x1 << SFT_VUSB_DLP_ENABLE)



#define MDU_VUSB_DLP_BASE_ADDR                                  0x01858000
#define REG_VUSB_DLP_CONF                                       (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x0 * 4))
#define SFT_DLP_CONF_TX_ENABLE                                  (0)
#define MAX_DLP_CONF_TX_ENABLE                                (0x1)
#define MSK_DLP_CONF_TX_ENABLE                                (0x1 << SFT_DLP_CONF_TX_ENABLE)
#define SFT_DLP_CONF_RX_ENABLE                                (1)
#define MAX_DLP_CONF_RX_ENABLE                                (0x1)
#define MSK_DLP_CONF_RX_ENABLE                                (0x1 << SFT_DLP_CONF_RX_ENABLE)
#define SFT_DLP_CONF_IRDA                                     (2)
#define MAX_DLP_CONF_IRDA                                     (0x1)
#define MSK_DLP_CONF_IRDA                                     (0x1 << SFT_DLP_CONF_IRDA)
#define SFT_DLP_CONF_LEN                                      (3)
#define MAX_DLP_CONF_LEN                                      (0x3)
#define MSK_DLP_CONF_LEN                                      (0x3 << SFT_DLP_CONF_LEN)
#define SFT_DLP_CONF_PAR_EN                                   (5)
#define MAX_DLP_CONF_PAR_EN                                   (0x1)
#define MSK_DLP_CONF_PAR_EN                                   (0x1 << SFT_DLP_CONF_PAR_EN)
#define SFT_DLP_CONF_PAR_MODE                                 (6)
#define MAX_DLP_CONF_PAR_MODE                                 (0x1)
#define MSK_DLP_CONF_PAR_MODE                                 (0x1 << SFT_DLP_CONF_PAR_MODE)
#define SFT_DLP_CONF_STOP_LEN                                 (7)
#define MAX_DLP_CONF_STOP_LEN                                 (0x1)
#define MSK_DLP_CONF_STOP_LEN                                 (0x1 << SFT_DLP_CONF_STOP_LEN)
#define SFT_DLP_CONF_CLK_DIVID                                (8)
#define MAX_DLP_CONF_CLK_DIVID                                (0x1FFF)
#define MSK_DLP_CONF_CLK_DIVID                                (0x1FFF << SFT_DLP_CONF_CLK_DIVID)

#define REG_VUSB_DLP_FIFO_CONF                                  (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x1 * 4))
#define SFT_DLP_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_DLP_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_DLP_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_DLP_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_DLP_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_DLP_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_DLP_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_DLP_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_DLP_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_DLP_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_DLP_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_DLP_FIFO_CONF_RX_STOP_DETECT_TIME)

#define REG_VUSB_DLP_FIFO_STATUS                                (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x2 * 4))
#define SFT_DLP_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_DLP_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_DLP_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_DLP_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_DLP_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_DLP_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_DLP_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_DLP_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_DLP_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_DLP_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_DLP_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_DLP_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_DLP_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_DLP_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_DLP_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_DLP_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_DLP_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_DLP_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_DLP_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_DLP_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_DLP_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_DLP_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_DLP_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_DLP_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_DLP_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_DLP_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_DLP_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_DLP_FIFO_STATUS_FIFO_WR_READY)
#define SFT_DLP_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_DLP_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_DLP_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_DLP_FIFO_STATUS_FIFO_RD_READY)

#define REG_VUSB_DLP_FIFO_PORT                                  (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x3 * 4))
#define SFT_DLP_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_DLP_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_DLP_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_DLP_FIFO_PORT_TX_FIFO_DIN)
#define SFT_DLP_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_DLP_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_DLP_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_DLP_FIFO_PORT_RX_FIFO_DOUT)

#define REG_VUSB_DLP_INT                                        (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x4 * 4))
#define SFT_DLP_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_DLP_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_DLP_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_DLP_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_DLP_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_DLP_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_DLP_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_DLP_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_DLP_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_DLP_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_DLP_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_DLP_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_DLP_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_DLP_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_DLP_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_DLP_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_DLP_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_DLP_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_DLP_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_DLP_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_DLP_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_DLP_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_DLP_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_DLP_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_DLP_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_DLP_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_DLP_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_DLP_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_DLP_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_DLP_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_DLP_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_DLP_INT_ENABLE_RXD_WAKEUP_MASK)

#define REG_VUSB_DLP_INT_STATUS                                 (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x5 * 4))
#define SFT_DLP_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_DLP_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_DLP_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_DLP_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_DLP_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_DLP_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_DLP_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_DLP_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_DLP_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_DLP_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_DLP_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_DLP_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_DLP_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_DLP_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_DLP_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_DLP_INT_STATUS_RX_PARITY_ERROR)
#define SFT_DLP_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_DLP_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_DLP_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_DLP_INT_STATUS_RX_STOP_ERROR)
#define SFT_DLP_INT_STATUS_TX_STOP_END                        (5)
#define MAX_DLP_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_DLP_INT_STATUS_TX_STOP_END                        (0x1 << SFT_DLP_INT_STATUS_TX_STOP_END)
#define SFT_DLP_INT_STATUS_RX_STOP_END                        (6)
#define MAX_DLP_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_DLP_INT_STATUS_RX_STOP_END                        (0x1 << SFT_DLP_INT_STATUS_RX_STOP_END)
#define SFT_DLP_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_DLP_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_DLP_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_DLP_INT_STATUS_RXD_WAKEUP)

#define REG_VUSB_DLP_PORT_CONF                                (*(volatile unsigned long*)(MDU_VUSB_DLP_BASE_ADDR + 0x8 * 4))
#define SFT_DLP_PORT_CONF_TX_MANUAL                           (0)
#define MAX_DLP_PORT_CONF_TX_MANUAL                           (0x1)
#define MSK_DLP_PORT_CONF_TX_MANUAL                           (0x1 << SFT_DLP_PORT_CONF_TX_MANUAL)
#define SFT_DLP_PORT_CONF_TX_MODE                             (1)
#define MAX_DLP_PORT_CONF_TX_MODE                             (0x1)
#define MSK_DLP_PORT_CONF_TX_MODE                             (0x1 << SFT_DLP_PORT_CONF_TX_MODE)
#define SFT_DLP_PORT_CONF_OEN_MANUAL                          (2)
#define MAX_DLP_PORT_CONF_OEN_MANUAL                          (0x1)
#define MSK_DLP_PORT_CONF_OEN_MANUAL                          (0x1 << SFT_DLP_PORT_CONF_OEN_MANUAL)
#define SFT_DLP_PORT_CONF_IE_MANUAL                           (3)
#define MAX_DLP_PORT_CONF_IE_MANUAL                           (0x1)
#define MSK_DLP_PORT_CONF_IE_MANUAL                           (0x1 << SFT_DLP_PORT_CONF_IE_MANUAL)
#define SFT_DLP_PORT_CONF_OEN_MODE                            (4)
#define MAX_DLP_PORT_CONF_OEN_MODE                            (0x1)
#define MSK_DLP_PORT_CONF_OEN_MODE                            (0x1 << SFT_DLP_PORT_CONF_OEN_MODE)
#define SFT_DLP_PORT_CONF_IE_MODE                             (5)
#define MAX_DLP_PORT_CONF_IE_MODE                             (0x1)
#define MSK_DLP_PORT_CONF_IE_MODE                             (0x1 << SFT_DLP_PORT_CONF_IE_MODE)
#define SFT_DLP_PORT_CONF_INPUT_BYPASS                        (6)
#define MAX_DLP_PORT_CONF_INPUT_BYPASS                        (0x1)
#define MSK_DLP_PORT_CONF_INPUT_BYPASS                        (0x1 << SFT_DLP_PORT_CONF_INPUT_BYPASS)
#define SFT_DLP_PORT_CONF_RSTN_BYPASS                         (7)
#define MAX_DLP_PORT_CONF_RSTN_BYPASS                         (0x1)
#define MSK_DLP_PORT_CONF_RSTN_BYPASS                         (0x1 << SFT_DLP_PORT_CONF_RSTN_BYPASS)
#define SFT_DLP_PORT_CONF_GLITCH_EN                           (9)
#define MAX_DLP_PORT_CONF_GLITCH_EN                           (0x1)
#define MSK_DLP_PORT_CONF_GLITCH_EN                           (0x1 << SFT_DLP_PORT_CONF_GLITCH_EN)
#define SFT_DLP_PORT_CONF_GLITCH_WIDTH                        (10)
#define MAX_DLP_PORT_CONF_GLITCH_WIDTH                        (0x3)
#define MSK_DLP_PORT_CONF_GLITCH_WIDTH                        (0x3 << SFT_DLP_PORT_CONF_GLITCH_WIDTH)
#define SFT_DLP_PORT_CONF_GLITCH_CLK_DIV                      (12)
#define MAX_DLP_PORT_CONF_GLITCH_CLK_DIV                      (0x3FF)
#define MSK_DLP_PORT_CONF_GLITCH_CLK_DIV                      (0x3FF << SFT_DLP_PORT_CONF_GLITCH_CLK_DIV)



#define UART_BAUDRATE_3250000   3250000
#define UART_BAUDRATE_2000000   2000000
#define UART_BAUDRATE_921600    921600  //
#define UART_BAUDRATE_460800    460800
#define UART_BAUDRATE_230400    230400  //
#define UART_BAUDRATE_115200    115200  //default
#define UART_BAUDRATE_3000      3250  //

#define UART_CLOCK_FREQ_26M  26000000
#define UART_CLOCK_FREQ_48M  48000000
#define UART_CLOCK_FREQ_24M  24000000
#define UART_CLOCK_FREQ_52M  52000000

#if (AGC_MODE_CHANNEL_ASSESSMENT == 1)
#define AGC_RSSI_MASK               0xff
#define AGC_RSSI_SHIFT              0

#define AGC_LNA_HIGH_SHIFT          29
#define AGC_LNA_HIGH_MASK           (0x01<<AGC_LNA_HIGH_SHIFT)

#define AGC_PGA_G1_HIGH_SHIFT       25
#define AGC_PGA_G1_HIGH_MASK        (0x07<<AGC_PGA_G1_HIGH_SHIFT)

#define AGC_PGA_G2_HIGH_SHIFT       21
#define AGC_PGA_G2_HIGH_MASK        (0x01<<AGC_PGA_G2_HIGH_SHIFT)

#define AGC_PGA_G3_HIGH_SHIFT       19
#define AGC_PGA_G3_HIGH_MASK        (0x01<<AGC_PGA_G3_HIGH_SHIFT)

#define AGC_PGA_G4_HIGH_SHIFT       17
#define AGC_PGA_G4_HIGH_MASK        (0x01<<AGC_PGA_G4_HIGH_SHIFT)


#define AGC_LNA_LOW_SHIFT          28
#define AGC_LNA_LOW_MASK           (0x01<<AGC_LNA_LOW_SHIFT)

#define AGC_PGA_G1_LOW_SHIFT       22
#define AGC_PGA_G1_LOW_MASK        (0x07<<AGC_PGA_G1_LOW_SHIFT)

#define AGC_PGA_G2_LOW_SHIFT       20
#define AGC_PGA_G2_LOW_MASK        (0x01<<AGC_PGA_G2_LOW_SHIFT)

#define AGC_PGA_G3_LOW_SHIFT       18
#define AGC_PGA_G3_LOW_MASK        (0x01<<AGC_PGA_G3_LOW_SHIFT)

#define AGC_PGA_G4_LOW_SHIFT       16
#define AGC_PGA_G4_LOW_MASK        (0x01<<AGC_PGA_G4_LOW_SHIFT)


#define mXVRGetRegValue(RegNum,BitField,BitShift)\
((BK3000_XVR_##RegNum&BitField) >> BitShift)

#define mXVRSetRegValue(RegNum,BitField,BitShift,Value)\
{  (BK3000_XVR_##RegNum = (BK3000_XVR_##RegNum & (~BitField)) | (Value<<BitShift));}
   
#endif
extern void delay_us(volatile unsigned long nops);

#define UART_TX_WRITE_READY     (REG_UART0_FIFO_STATUS & MSK_UART0_FIFO_STATUS_FIFO_WR_READY)
#define UART_RX_READ_READY      (REG_UART0_FIFO_STATUS & MSK_UART0_FIFO_STATUS_FIFO_RD_READY)
#define UART_WRITE_BYTE(v)      (REG_UART0_FIFO_PORT=v)
#define UART_READ_BYTE()        ((REG_UART0_FIFO_PORT>>8)&0xff)

/* Begin: for PWR_DOWN register configuration. */
//#define WAKEUP_GPIO_OUT_CHARGE       11 //20 // TDI.

/* Only bit 1~15 can be used. */
#define PWR_DOWN_FLAG_CHG_FINISHED_WITH_GPIO    (0x01UL << 1)
#define PWR_DOWN_FLAG_SOFT_RESET                (0x01UL << 2)
#define AUTO_PWR_ON_FLAG                        (0x01UL << 3)
#define PWR_DOWN_FLAG_HEADSET_PLUGIN_NUM    	(0x01UL << 4)
#define PWR_DOWN_FLAG_CHGING_WITH_DEEPSLEEP     (0x01UL << 5)
#define PWR_DOWN_FLAG_POPUP                     (0x01UL << 6)
#define PWR_DOWN_FLAG_REMOTE_RANGE              (0x01UL << 7)

#define GET_PWR_DOWN_FLAG(bits)                 (REG_PMU_0x07 & (bits))

#define UNSET_PWR_DOWN_FLAG(bits)               do { REG_PMU_0x07 &= ~(bits); } while(0)
#define SET_PWR_DOWN_FLAG(bits)                 do { REG_PMU_0x07 |=  (bits); } while(0)

#define USB_IS_PLUG_IN                          ( 0 /* TODO@liaixing */ )
#define USB_CHARGE_IS_FULL                      ( 0 /* TODO@liaixing */ )

/* End: for PWR_DOWN register configuration. */

#define BK3000_AUD_DAC_FRACCOEF     REG_SYSTEM_0x4B
#define BK_SYSTEM_DEVICE_ID         REG_SYSTEM_0x30
#define BK_SYSTEM_CHIP_ID           (REG_XVR_0x10 & MSK_XVR_0x10_CHIPID)

#ifdef  __cplusplus
}
#endif//__cplusplus

#endif//__BK_REG_H__
