// Seed: 723288597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = 1 & id_1;
  wire id_13;
  assign id_3 = 1'b0;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  integer id_2 = 1;
  assign id_2 = id_2;
  wire id_3;
  assign id_3 = id_3;
  tri id_4 = 1, id_5;
  always $display(1);
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_3, id_5, id_4, id_5, id_3, id_2
  );
  reg id_6, id_7;
  always_comb id_6 <= 1;
  wire id_8;
  wire id_9, id_10;
endmodule
