// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dct_2d_HH_
#define _dct_2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_1d.h"
#include "dct_2d_row_outbuf.h"
#include "dct_2d_col_inbuf.h"

namespace ap_rtl {

struct dct_2d : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > in_block_address0;
    sc_out< sc_logic > in_block_ce0;
    sc_in< sc_lv<16> > in_block_q0;
    sc_out< sc_lv<6> > in_block_address1;
    sc_out< sc_logic > in_block_ce1;
    sc_in< sc_lv<16> > in_block_q1;
    sc_out< sc_lv<6> > out_block_address0;
    sc_out< sc_logic > out_block_ce0;
    sc_out< sc_logic > out_block_we0;
    sc_out< sc_lv<16> > out_block_d0;


    // Module declarations
    dct_2d(sc_module_name name);
    SC_HAS_PROCESS(dct_2d);

    ~dct_2d();

    sc_trace_file* mVcdFile;

    dct_2d_row_outbuf* row_outbuf_U;
    dct_2d_row_outbuf* col_outbuf_U;
    dct_2d_col_inbuf* col_inbuf_U;
    dct_1d* grp_dct_1d_fu_222;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<7> > indvar_flatten_reg_143;
    sc_signal< sc_lv<4> > j_reg_154;
    sc_signal< sc_lv<4> > i_1_reg_165;
    sc_signal< sc_lv<7> > indvar_flatten2_reg_188;
    sc_signal< sc_lv<4> > j_1_reg_199;
    sc_signal< sc_lv<4> > i_3_reg_210;
    sc_signal< sc_lv<4> > i_4_fu_257_p2;
    sc_signal< sc_lv<4> > i_4_reg_470;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_263_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_475;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_269_p2;
    sc_signal< sc_lv<4> > i_1_mid2_fu_281_p3;
    sc_signal< sc_lv<4> > i_1_mid2_reg_484;
    sc_signal< sc_lv<4> > ap_reg_ppstg_i_1_mid2_reg_484_pp0_it1;
    sc_signal< sc_lv<4> > j_mid2_fu_295_p3;
    sc_signal< sc_lv<4> > j_mid2_reg_490;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_mid2_reg_490_pp0_it1;
    sc_signal< sc_lv<4> > i_6_fu_303_p2;
    sc_signal< sc_lv<4> > i_5_fu_365_p2;
    sc_signal< sc_lv<4> > i_5_reg_510;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_371_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_515;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten2_reg_515_pp1_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next2_fu_377_p2;
    sc_signal< sc_lv<4> > i_3_mid2_fu_389_p3;
    sc_signal< sc_lv<4> > i_3_mid2_reg_524;
    sc_signal< sc_lv<4> > ap_reg_ppstg_i_3_mid2_reg_524_pp1_it1;
    sc_signal< sc_lv<4> > j_1_mid2_fu_403_p3;
    sc_signal< sc_lv<4> > j_1_mid2_reg_530;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_1_mid2_reg_530_pp1_it1;
    sc_signal< sc_lv<4> > i_7_fu_411_p2;
    sc_signal< sc_lv<1> > exitcond7_fu_251_p2;
    sc_signal< sc_lv<1> > exitcond4_fu_359_p2;
    sc_signal< sc_lv<6> > row_outbuf_address0;
    sc_signal< sc_logic > row_outbuf_ce0;
    sc_signal< sc_logic > row_outbuf_we0;
    sc_signal< sc_lv<16> > row_outbuf_d0;
    sc_signal< sc_lv<16> > row_outbuf_q0;
    sc_signal< sc_lv<6> > col_outbuf_address0;
    sc_signal< sc_logic > col_outbuf_ce0;
    sc_signal< sc_logic > col_outbuf_we0;
    sc_signal< sc_lv<16> > col_outbuf_d0;
    sc_signal< sc_lv<16> > col_outbuf_q0;
    sc_signal< sc_lv<6> > col_inbuf_address0;
    sc_signal< sc_logic > col_inbuf_ce0;
    sc_signal< sc_logic > col_inbuf_we0;
    sc_signal< sc_lv<16> > col_inbuf_d0;
    sc_signal< sc_lv<16> > col_inbuf_q0;
    sc_signal< sc_lv<6> > col_inbuf_address1;
    sc_signal< sc_logic > col_inbuf_ce1;
    sc_signal< sc_lv<16> > col_inbuf_q1;
    sc_signal< sc_logic > grp_dct_1d_fu_222_ap_start;
    sc_signal< sc_logic > grp_dct_1d_fu_222_ap_done;
    sc_signal< sc_logic > grp_dct_1d_fu_222_ap_idle;
    sc_signal< sc_logic > grp_dct_1d_fu_222_ap_ready;
    sc_signal< sc_lv<6> > grp_dct_1d_fu_222_src_address0;
    sc_signal< sc_logic > grp_dct_1d_fu_222_src_ce0;
    sc_signal< sc_lv<16> > grp_dct_1d_fu_222_src_q0;
    sc_signal< sc_lv<6> > grp_dct_1d_fu_222_src_address1;
    sc_signal< sc_logic > grp_dct_1d_fu_222_src_ce1;
    sc_signal< sc_lv<16> > grp_dct_1d_fu_222_src_q1;
    sc_signal< sc_lv<4> > grp_dct_1d_fu_222_tmp_1;
    sc_signal< sc_lv<6> > grp_dct_1d_fu_222_dst_address0;
    sc_signal< sc_logic > grp_dct_1d_fu_222_dst_ce0;
    sc_signal< sc_logic > grp_dct_1d_fu_222_dst_we0;
    sc_signal< sc_lv<16> > grp_dct_1d_fu_222_dst_d0;
    sc_signal< sc_lv<4> > grp_dct_1d_fu_222_tmp_11;
    sc_signal< sc_lv<4> > i_reg_131;
    sc_signal< sc_lv<4> > j_phi_fu_158_p4;
    sc_signal< sc_lv<4> > i_2_reg_176;
    sc_signal< sc_lv<4> > j_1_phi_fu_203_p4;
    sc_signal< sc_logic > grp_dct_1d_fu_222_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_6_fu_329_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_354_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_437_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_462_p1;
    sc_signal< sc_lv<1> > exitcond_fu_275_p2;
    sc_signal< sc_lv<4> > j_s_fu_289_p2;
    sc_signal< sc_lv<7> > tmp_fu_312_p3;
    sc_signal< sc_lv<8> > p_addr_cast_fu_319_p1;
    sc_signal< sc_lv<8> > tmp_trn_cast_fu_309_p1;
    sc_signal< sc_lv<8> > p_addr5_fu_323_p2;
    sc_signal< sc_lv<7> > tmp_7_fu_337_p3;
    sc_signal< sc_lv<8> > p_addr6_cast_fu_344_p1;
    sc_signal< sc_lv<8> > tmp_2_trn_cast_fu_334_p1;
    sc_signal< sc_lv<8> > p_addr7_fu_348_p2;
    sc_signal< sc_lv<1> > exitcond1_fu_383_p2;
    sc_signal< sc_lv<4> > j_2_fu_397_p2;
    sc_signal< sc_lv<7> > tmp_s_fu_420_p3;
    sc_signal< sc_lv<8> > p_addr8_cast_fu_427_p1;
    sc_signal< sc_lv<8> > tmp_3_trn_cast_fu_417_p1;
    sc_signal< sc_lv<8> > p_addr9_fu_431_p2;
    sc_signal< sc_lv<7> > tmp_3_fu_445_p3;
    sc_signal< sc_lv<8> > p_addr3_cast_fu_452_p1;
    sc_signal< sc_lv<8> > tmp_4_trn_cast_fu_442_p1;
    sc_signal< sc_lv<8> > p_addr4_fu_456_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_st2_fsm_1;
    static const sc_lv<3> ap_ST_st3_fsm_2;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<3> ap_ST_st7_fsm_4;
    static const sc_lv<3> ap_ST_st8_fsm_5;
    static const sc_lv<3> ap_ST_pp1_stg0_fsm_6;
    static const sc_lv<3> ap_ST_st12_fsm_7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_col_inbuf_address0();
    void thread_col_inbuf_address1();
    void thread_col_inbuf_ce0();
    void thread_col_inbuf_ce1();
    void thread_col_inbuf_d0();
    void thread_col_inbuf_we0();
    void thread_col_outbuf_address0();
    void thread_col_outbuf_ce0();
    void thread_col_outbuf_d0();
    void thread_col_outbuf_we0();
    void thread_exitcond1_fu_383_p2();
    void thread_exitcond4_fu_359_p2();
    void thread_exitcond7_fu_251_p2();
    void thread_exitcond_flatten2_fu_371_p2();
    void thread_exitcond_flatten_fu_263_p2();
    void thread_exitcond_fu_275_p2();
    void thread_grp_dct_1d_fu_222_ap_start();
    void thread_grp_dct_1d_fu_222_src_q0();
    void thread_grp_dct_1d_fu_222_src_q1();
    void thread_grp_dct_1d_fu_222_tmp_1();
    void thread_grp_dct_1d_fu_222_tmp_11();
    void thread_i_1_mid2_fu_281_p3();
    void thread_i_3_mid2_fu_389_p3();
    void thread_i_4_fu_257_p2();
    void thread_i_5_fu_365_p2();
    void thread_i_6_fu_303_p2();
    void thread_i_7_fu_411_p2();
    void thread_in_block_address0();
    void thread_in_block_address1();
    void thread_in_block_ce0();
    void thread_in_block_ce1();
    void thread_indvar_flatten_next2_fu_377_p2();
    void thread_indvar_flatten_next_fu_269_p2();
    void thread_j_1_mid2_fu_403_p3();
    void thread_j_1_phi_fu_203_p4();
    void thread_j_2_fu_397_p2();
    void thread_j_mid2_fu_295_p3();
    void thread_j_phi_fu_158_p4();
    void thread_j_s_fu_289_p2();
    void thread_out_block_address0();
    void thread_out_block_ce0();
    void thread_out_block_d0();
    void thread_out_block_we0();
    void thread_p_addr3_cast_fu_452_p1();
    void thread_p_addr4_fu_456_p2();
    void thread_p_addr5_fu_323_p2();
    void thread_p_addr6_cast_fu_344_p1();
    void thread_p_addr7_fu_348_p2();
    void thread_p_addr8_cast_fu_427_p1();
    void thread_p_addr9_fu_431_p2();
    void thread_p_addr_cast_fu_319_p1();
    void thread_row_outbuf_address0();
    void thread_row_outbuf_ce0();
    void thread_row_outbuf_d0();
    void thread_row_outbuf_we0();
    void thread_tmp_2_fu_437_p1();
    void thread_tmp_2_trn_cast_fu_334_p1();
    void thread_tmp_3_fu_445_p3();
    void thread_tmp_3_trn_cast_fu_417_p1();
    void thread_tmp_4_fu_462_p1();
    void thread_tmp_4_trn_cast_fu_442_p1();
    void thread_tmp_6_fu_329_p1();
    void thread_tmp_7_fu_337_p3();
    void thread_tmp_8_fu_354_p1();
    void thread_tmp_fu_312_p3();
    void thread_tmp_s_fu_420_p3();
    void thread_tmp_trn_cast_fu_309_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
