# Introduction to Logic Synthesis 

- Tools used for the lab session  
  * Iverilog - Verilog compilation and simulation
  * GTKwave - Viewing the simulation output
  * Synopsys Design Compiler - Used for logic synthesis
  * Skywater 130nm Library - For standard cell library
