# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do tiny_risc_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v 
# -- Compiling module instruction_parser
# 
# Top level modules:
# 	instruction_parser
# End time: 00:33:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v 
# -- Compiling module tiny_risc_v
# 
# Top level modules:
# 	tiny_risc_v
# End time: 00:33:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:09 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:33:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 00:33:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v 
# -- Compiling module instructions
# 
# Top level modules:
# 	instructions
# End time: 00:33:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v {C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:10 on Apr 29,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v" C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:33:10 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 00:33:10 on Apr 29,2021
# Loading work.tb
# Loading work.tiny_risc_v
# Loading work.instructions
# Loading altera_mf_ver.altsyncram
# Loading work.instruction_parser
# Loading work.alu
# Loading work.register_file
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v(69): [PCDPC] - Port size (4) does not match connection size (3) for port 'S'. The port definition is at: C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v
# ** Warning: (vsim-3015) C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v(69): [PCDPC] - Port size (4) does not match connection size (3) for port 'NS'. The port definition is at: C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# DONE:** Note: $stop    : C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v(113)
#    Time: 735 ps  Iteration: 1  Instance: /tb
# Break in Module tb at C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v line 113
# End time: 00:33:44 on Apr 29,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
