# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex8_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex7_top {H:/VERI/part_2/ex7_top/lfsr7bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lfsr7
# 
# Top level modules:
# 	lfsr7
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex8 {H:/VERI/part_2/ex8/ex8_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex8_top
# 
# Top level modules:
# 	ex8_top
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex6_top {H:/VERI/part_2/ex6_top/divider_50000.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_50000
# 
# Top level modules:
# 	div_50000
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex8 {H:/VERI/part_2/ex8/fsm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex8 {H:/VERI/part_2/ex8/delay.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/mylib {H:/VERI/part_2/mylib/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/mylib {H:/VERI/part_2/mylib/bin2bcd_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bin2bcd_16
# 
# Top level modules:
# 	bin2bcd_16
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/ex8 {H:/VERI/part_2/ex8/div_2500.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_2500
# 
# Top level modules:
# 	div_2500
# vlog -vlog01compat -work work +incdir+H:/VERI/part_2/mylib {H:/VERI/part_2/mylib/add3_ge5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add3_ge5
# 
# Top level modules:
# 	add3_ge5
# 
