{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 16:32:31 2021 " "Info: Processing started: Mon Feb 22 16:32:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off CPU -c CPU --speed=8 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off CPU -c CPU --speed=8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instruction_register:inst\|i\[2\] memory lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 36.95 MHz 27.064 ns Internal " "Info: Clock \"clk\" has Internal fmax of 36.95 MHz between source register \"instruction_register:inst\|i\[2\]\" and destination memory \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4\" (period= 27.064 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.226 ns + Longest register memory " "Info: + Longest register to memory delay is 13.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[2\] 1 REG LC_X17_Y7_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y7_N3; Fanout = 19; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.442 ns) 1.706 ns general_registers:inst3\|d\[0\]~16 2 COMB LC_X18_Y7_N3 1 " "Info: 2: + IC(1.264 ns) + CELL(0.442 ns) = 1.706 ns; Loc. = LC_X18_Y7_N3; Fanout = 1; COMB Node = 'general_registers:inst3\|d\[0\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.114 ns) 2.545 ns general_registers:inst3\|d\[0\]~17 3 COMB LC_X17_Y7_N6 13 " "Info: 3: + IC(0.725 ns) + CELL(0.114 ns) = 2.545 ns; Loc. = LC_X17_Y7_N6; Fanout = 13; COMB Node = 'general_registers:inst3\|d\[0\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.590 ns) 4.437 ns alu:inst1\|Add0~1 4 COMB LC_X18_Y8_N1 1 " "Info: 4: + IC(1.302 ns) + CELL(0.590 ns) = 4.437 ns; Loc. = LC_X18_Y8_N1; Fanout = 1; COMB Node = 'alu:inst1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { general_registers:inst3|d[0]~17 alu:inst1|Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.292 ns) 6.024 ns alu:inst1\|outbus\[0\]~66 5 COMB LC_X18_Y7_N5 1 " "Info: 5: + IC(1.295 ns) + CELL(0.292 ns) = 6.024 ns; Loc. = LC_X18_Y7_N5; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[0\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { alu:inst1|Add0~1 alu:inst1|outbus[0]~66 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 6.566 ns alu:inst1\|outbus\[0\]~91 6 COMB LC_X18_Y7_N8 4 " "Info: 6: + IC(0.428 ns) + CELL(0.114 ns) = 6.566 ns; Loc. = LC_X18_Y7_N8; Fanout = 4; COMB Node = 'alu:inst1\|outbus\[0\]~91'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.292 ns) 8.769 ns inst15\[0\]~41 7 COMB LC_X17_Y6_N4 1 " "Info: 7: + IC(1.911 ns) + CELL(0.292 ns) = 8.769 ns; Loc. = LC_X17_Y6_N4; Fanout = 1; COMB Node = 'inst15\[0\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { alu:inst1|outbus[0]~91 inst15[0]~41 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 10.620 ns inst15\[0\]~42 8 COMB LC_X21_Y7_N1 2 " "Info: 8: + IC(1.559 ns) + CELL(0.292 ns) = 10.620 ns; Loc. = LC_X21_Y7_N1; Fanout = 2; COMB Node = 'inst15\[0\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { inst15[0]~41 inst15[0]~42 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 11.164 ns inst15\[0\]~53 9 COMB LC_X21_Y7_N0 6 " "Info: 9: + IC(0.430 ns) + CELL(0.114 ns) = 11.164 ns; Loc. = LC_X21_Y7_N0; Fanout = 6; COMB Node = 'inst15\[0\]~53'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst15[0]~42 inst15[0]~53 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.356 ns) 13.226 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 10 MEM M4K_X13_Y7 1 " "Info: 10: + IC(1.706 ns) + CELL(0.356 ns) = 13.226 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.606 ns ( 19.70 % ) " "Info: Total cell delay = 2.606 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.620 ns ( 80.30 % ) " "Info: Total interconnect delay = 10.620 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.226 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 alu:inst1|Add0~1 alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 inst15[0]~41 inst15[0]~42 inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.226 ns" { instruction_register:inst|i[2] {} general_registers:inst3|d[0]~16 {} general_registers:inst3|d[0]~17 {} alu:inst1|Add0~1 {} alu:inst1|outbus[0]~66 {} alu:inst1|outbus[0]~91 {} inst15[0]~41 {} inst15[0]~42 {} inst15[0]~53 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 1.264ns 0.725ns 1.302ns 1.295ns 0.428ns 1.911ns 1.559ns 0.430ns 1.706ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a5~porta_datain_reg4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns instruction_register:inst\|i\[2\] 2 REG LC_X17_Y7_N3 19 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y7_N3; Fanout = 19; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/db/altsyncram_4591.tdf" 141 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.226 ns" { instruction_register:inst|i[2] general_registers:inst3|d[0]~16 general_registers:inst3|d[0]~17 alu:inst1|Add0~1 alu:inst1|outbus[0]~66 alu:inst1|outbus[0]~91 inst15[0]~41 inst15[0]~42 inst15[0]~53 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.226 ns" { instruction_register:inst|i[2] {} general_registers:inst3|d[0]~16 {} general_registers:inst3|d[0]~17 {} alu:inst1|Add0~1 {} alu:inst1|outbus[0]~66 {} alu:inst1|outbus[0]~91 {} inst15[0]~41 {} inst15[0]~42 {} inst15[0]~53 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 1.264ns 0.725ns 1.302ns 1.295ns 0.428ns 1.911ns 1.559ns 0.430ns 1.706ns } { 0.000ns 0.442ns 0.114ns 0.590ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "program_counter:inst7\|adress\[3\] IN\[4\] clk 10.420 ns register " "Info: tsu for register \"program_counter:inst7\|adress\[3\]\" (data pin = \"IN\[4\]\", clock pin = \"clk\") is 10.420 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.165 ns + Longest pin register " "Info: + Longest pin to register delay is 13.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.523 ns) + CELL(0.590 ns) 8.582 ns inst15\[3\]~45 2 COMB LC_X15_Y7_N9 1 " "Info: 2: + IC(6.523 ns) + CELL(0.590 ns) = 8.582 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst15\[3\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { IN[4] inst15[3]~45 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.442 ns) 10.133 ns inst15\[3\]~46 3 COMB LC_X17_Y7_N1 2 " "Info: 3: + IC(1.109 ns) + CELL(0.442 ns) = 10.133 ns; Loc. = LC_X17_Y7_N1; Fanout = 2; COMB Node = 'inst15\[3\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst15[3]~45 inst15[3]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.114 ns) 10.717 ns inst15\[3\]~55 4 COMB LC_X17_Y7_N7 6 " "Info: 4: + IC(0.470 ns) + CELL(0.114 ns) = 10.717 ns; Loc. = LC_X17_Y7_N7; Fanout = 6; COMB Node = 'inst15\[3\]~55'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { inst15[3]~46 inst15[3]~55 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.115 ns) 13.165 ns program_counter:inst7\|adress\[3\] 5 REG LC_X20_Y8_N3 4 " "Info: 5: + IC(2.333 ns) + CELL(0.115 ns) = 13.165 ns; Loc. = LC_X20_Y8_N3; Fanout = 4; REG Node = 'program_counter:inst7\|adress\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 20.74 % ) " "Info: Total cell delay = 2.730 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.435 ns ( 79.26 % ) " "Info: Total interconnect delay = 10.435 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.165 ns" { IN[4] inst15[3]~45 inst15[3]~46 inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.165 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} inst15[3]~55 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 0.470ns 2.333ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns program_counter:inst7\|adress\[3\] 2 REG LC_X20_Y8_N3 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y8_N3; Fanout = 4; REG Node = 'program_counter:inst7\|adress\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "block_vhd/program_counter.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/program_counter.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.165 ns" { IN[4] inst15[3]~45 inst15[3]~46 inst15[3]~55 program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.165 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} inst15[3]~55 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 0.470ns 2.333ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk program_counter:inst7|adress[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} program_counter:inst7|adress[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Zf instruction_register:inst\|i\[0\] 19.331 ns register " "Info: tco from clock \"clk\" to destination pin \"Zf\" through register \"instruction_register:inst\|i\[0\]\" is 19.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns instruction_register:inst\|i\[0\] 2 REG LC_X16_Y7_N0 23 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y7_N0; Fanout = 23; REG Node = 'instruction_register:inst\|i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.325 ns + Longest register pin " "Info: + Longest register to pin delay is 16.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[0\] 1 REG LC_X16_Y7_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N0; Fanout = 23; REG Node = 'instruction_register:inst\|i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[0] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.114 ns) 2.558 ns general_registers:inst3\|s\[5\]~22 2 COMB LC_X19_Y8_N7 2 " "Info: 2: + IC(2.444 ns) + CELL(0.114 ns) = 2.558 ns; Loc. = LC_X19_Y8_N7; Fanout = 2; COMB Node = 'general_registers:inst3\|s\[5\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.590 ns) 4.295 ns general_registers:inst3\|s\[5\]~23 3 COMB LC_X19_Y8_N9 10 " "Info: 3: + IC(1.147 ns) + CELL(0.590 ns) = 4.295 ns; Loc. = LC_X19_Y8_N9; Fanout = 10; COMB Node = 'general_registers:inst3\|s\[5\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.432 ns) 6.341 ns alu:inst1\|Add3~15COUT1_35 4 COMB LC_X18_Y5_N5 2 " "Info: 4: + IC(1.614 ns) + CELL(0.432 ns) = 6.341 ns; Loc. = LC_X18_Y5_N5; Fanout = 2; COMB Node = 'alu:inst1\|Add3~15COUT1_35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.421 ns alu:inst1\|Add3~17COUT1_37 5 COMB LC_X18_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.421 ns; Loc. = LC_X18_Y5_N6; Fanout = 2; COMB Node = 'alu:inst1\|Add3~17COUT1_37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.029 ns alu:inst1\|Add3~12 6 COMB LC_X18_Y5_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 7.029 ns; Loc. = LC_X18_Y5_N7; Fanout = 1; COMB Node = 'alu:inst1\|Add3~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.590 ns) 8.824 ns alu:inst1\|Zf~7 7 COMB LC_X18_Y3_N5 1 " "Info: 7: + IC(1.205 ns) + CELL(0.590 ns) = 8.824 ns; Loc. = LC_X18_Y3_N5; Fanout = 1; COMB Node = 'alu:inst1\|Zf~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { alu:inst1|Add3~12 alu:inst1|Zf~7 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.292 ns) 10.816 ns alu:inst1\|Zf~8 8 COMB LC_X19_Y9_N2 2 " "Info: 8: + IC(1.700 ns) + CELL(0.292 ns) = 10.816 ns; Loc. = LC_X19_Y9_N2; Fanout = 2; COMB Node = 'alu:inst1\|Zf~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { alu:inst1|Zf~7 alu:inst1|Zf~8 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.401 ns) + CELL(2.108 ns) 16.325 ns Zf 9 PIN PIN_35 0 " "Info: 9: + IC(3.401 ns) + CELL(2.108 ns) = 16.325 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'Zf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -296 1448 1624 -280 "Zf" "" } { 248 592 624 264 "Zf" "" } { -304 1304 1448 -288 "Zf" "" } { -144 904 952 -128 "Zf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.814 ns ( 29.49 % ) " "Info: Total cell delay = 4.814 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.511 ns ( 70.51 % ) " "Info: Total interconnect delay = 11.511 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 alu:inst1|Zf~7 alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { instruction_register:inst|i[0] {} general_registers:inst3|s[5]~22 {} general_registers:inst3|s[5]~23 {} alu:inst1|Add3~15COUT1_35 {} alu:inst1|Add3~17COUT1_37 {} alu:inst1|Add3~12 {} alu:inst1|Zf~7 {} alu:inst1|Zf~8 {} Zf {} } { 0.000ns 2.444ns 1.147ns 1.614ns 0.000ns 0.000ns 1.205ns 1.700ns 3.401ns } { 0.000ns 0.114ns 0.590ns 0.432ns 0.080ns 0.608ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk instruction_register:inst|i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} instruction_register:inst|i[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.325 ns" { instruction_register:inst|i[0] general_registers:inst3|s[5]~22 general_registers:inst3|s[5]~23 alu:inst1|Add3~15COUT1_35 alu:inst1|Add3~17COUT1_37 alu:inst1|Add3~12 alu:inst1|Zf~7 alu:inst1|Zf~8 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.325 ns" { instruction_register:inst|i[0] {} general_registers:inst3|s[5]~22 {} general_registers:inst3|s[5]~23 {} alu:inst1|Add3~15COUT1_35 {} alu:inst1|Add3~17COUT1_37 {} alu:inst1|Add3~12 {} alu:inst1|Zf~7 {} alu:inst1|Zf~8 {} Zf {} } { 0.000ns 2.444ns 1.147ns 1.614ns 0.000ns 0.000ns 1.205ns 1.700ns 3.401ns } { 0.000ns 0.114ns 0.590ns 0.432ns 0.080ns 0.608ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[4\] DataBus\[3\] 14.949 ns Longest " "Info: Longest tpd from source pin \"IN\[4\]\" to destination pin \"DataBus\[3\]\" is 14.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.523 ns) + CELL(0.590 ns) 8.582 ns inst15\[3\]~45 2 COMB LC_X15_Y7_N9 1 " "Info: 2: + IC(6.523 ns) + CELL(0.590 ns) = 8.582 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst15\[3\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { IN[4] inst15[3]~45 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.442 ns) 10.133 ns inst15\[3\]~46 3 COMB LC_X17_Y7_N1 2 " "Info: 3: + IC(1.109 ns) + CELL(0.442 ns) = 10.133 ns; Loc. = LC_X17_Y7_N1; Fanout = 2; COMB Node = 'inst15\[3\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { inst15[3]~45 inst15[3]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(2.108 ns) 14.949 ns DataBus\[3\] 4 PIN PIN_76 0 " "Info: 4: + IC(2.708 ns) + CELL(2.108 ns) = 14.949 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'DataBus\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { inst15[3]~46 DataBus[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 24 336 512 40 "DataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.609 ns ( 30.83 % ) " "Info: Total cell delay = 4.609 ns ( 30.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.340 ns ( 69.17 % ) " "Info: Total interconnect delay = 10.340 ns ( 69.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.949 ns" { IN[4] inst15[3]~45 inst15[3]~46 DataBus[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.949 ns" { IN[4] {} IN[4]~out0 {} inst15[3]~45 {} inst15[3]~46 {} DataBus[3] {} } { 0.000ns 0.000ns 6.523ns 1.109ns 2.708ns } { 0.000ns 1.469ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "general_registers:inst3\|a\[2\] IN\[5\] clk -6.942 ns register " "Info: th for register \"general_registers:inst3\|a\[2\]\" (data pin = \"IN\[5\]\", clock pin = \"clk\") is -6.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { -200 48 216 -184 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { 120 384 432 136 "clk" "" } { -32 608 664 -16 "clk" "" } { -112 904 952 -96 "clk" "" } { -112 1096 1144 -96 "clk" "" } { -208 216 296 -192 "clk" "" } { 88 80 128 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns general_registers:inst3\|a\[2\] 2 REG LC_X16_Y7_N6 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y7_N6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.739 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IN\[5\] 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'IN\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 184 536 704 200 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.990 ns) + CELL(0.114 ns) 7.579 ns inst15\[2\]~43 2 COMB LC_X15_Y7_N3 1 " "Info: 2: + IC(5.990 ns) + CELL(0.114 ns) = 7.579 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst15\[2\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { IN[5] inst15[2]~43 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 8.886 ns inst15\[2\]~44 3 COMB LC_X16_Y7_N8 2 " "Info: 3: + IC(0.717 ns) + CELL(0.590 ns) = 8.886 ns; Loc. = LC_X16_Y7_N8; Fanout = 2; COMB Node = 'inst15\[2\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { inst15[2]~43 inst15[2]~44 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.182 ns inst15\[2\]~54 4 COMB LC_X16_Y7_N9 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 9.182 ns; Loc. = LC_X16_Y7_N9; Fanout = 6; COMB Node = 'inst15\[2\]~54'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst15[2]~44 inst15[2]~54 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/CPU.bdf" { { 176 712 760 208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.115 ns) 9.739 ns general_registers:inst3\|a\[2\] 5 REG LC_X16_Y7_N6 2 " "Info: 5: + IC(0.442 ns) + CELL(0.115 ns) = 9.739 ns; Loc. = LC_X16_Y7_N6; Fanout = 2; REG Node = 'general_registers:inst3\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode/logic and computer design fundamentals/CPU1.0_timing/block_vhd/general_registers.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.73 % ) " "Info: Total cell delay = 2.408 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.331 ns ( 75.27 % ) " "Info: Total interconnect delay = 7.331 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { IN[5] inst15[2]~43 inst15[2]~44 inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~43 {} inst15[2]~44 {} inst15[2]~54 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 5.990ns 0.717ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.739 ns" { IN[5] inst15[2]~43 inst15[2]~44 inst15[2]~54 general_registers:inst3|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.739 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~43 {} inst15[2]~44 {} inst15[2]~54 {} general_registers:inst3|a[2] {} } { 0.000ns 0.000ns 5.990ns 0.717ns 0.182ns 0.442ns } { 0.000ns 1.475ns 0.114ns 0.590ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 22 16:32:33 2021 " "Info: Processing ended: Mon Feb 22 16:32:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
