|Lab3_Part6
SW[2] => Y.IN0
SW[2] => Y.IN0
SW[3] => Y.IN1
SW[3] => Y.IN1
SW[4] => Y.IN1
SW[4] => F.IN1
SW[4] => Y.IN1
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE


