{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746884842150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746884842150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 20:47:22 2025 " "Processing started: Sat May 10 20:47:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746884842150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746884842150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746884842150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1746884842559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_compression " "Found entity 1: message_compression" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_compression " "Found entity 1: sigma1_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma1_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_compression " "Found entity 1: sigma0_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma0_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/maj_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 maj_func " "Found entity 1: maj_func" {  } { { "../SHA256/rtl/compression_logic/maj_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/ch_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_func " "Found entity 1: ch_func" {  } { { "../SHA256/rtl/compression_logic/ch_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/common_components/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "../SHA256/rtl/common_components/adder_32bit.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" message_scheduler.v(5) " "Verilog HDL syntax error at message_scheduler.v(5) near text \";\";  expecting \")\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "message_scheduler message_scheduler.v(2) " "Ignored design unit \"message_scheduler\" at message_scheduler.v(2) due to previous errors" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_scheduler.v 0 0 " "Found 0 design units, including 0 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_schedule " "Found entity 1: sigma1_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma1_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_schedule " "Found entity 1: sigma0_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma0_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746884842604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746884842604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746884842774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 10 20:47:22 2025 " "Processing ended: Sat May 10 20:47:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746884842774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746884842774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746884842774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746884842774 ""}
