; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__weight_norm_interface_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %8 = icmp slt i32 %7, 32, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 31, !dbg !12
  %11 = lshr i32 %9, 5, !dbg !12
  %12 = shl i32 %9, 1, !dbg !12
  %13 = and i32 %12, 126, !dbg !12
  %14 = icmp samesign ult i32 %13, 96, !dbg !13
  %15 = mul i32 %7, 96, !dbg !14
  %16 = add i32 %15, %13, !dbg !15
  %17 = sext i32 %16 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %1, i64 %17, !dbg !16
  %19 = and i1 %14, %8, !dbg !17
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %18, i1 %19, i32 0, i1 %19, i32 0, i1 %19) #5, !dbg !18
  %21 = extractvalue { i32, i32 } %20, 0, !dbg !18
  %22 = extractvalue { i32, i32 } %20, 1, !dbg !18
  %23 = bitcast i32 %21 to float, !dbg !18
  %24 = bitcast i32 %22 to float, !dbg !18
  %25 = sext i32 %7 to i64, !dbg !19
  %26 = getelementptr float, ptr addrspace(1) %2, i64 %25, !dbg !19
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %8) #5, !dbg !20
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %8) #5, !dbg !20
  %29 = fmul float %23, %23, !dbg !21
  %30 = fmul float %24, %24, !dbg !21
  %31 = fadd float %29, %30, !dbg !22
  %32 = select i1 %19, float %31, float 0.000000e+00, !dbg !22
  %33 = bitcast float %32 to i32, !dbg !27
  %34 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %33, i32 16, i32 31), !dbg !27
  %35 = bitcast i32 %34 to float, !dbg !27
  %36 = fadd float %32, %35, !dbg !22
  %37 = bitcast float %36 to i32, !dbg !27
  %38 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %37, i32 8, i32 31), !dbg !27
  %39 = bitcast i32 %38 to float, !dbg !27
  %40 = fadd float %36, %39, !dbg !22
  %41 = bitcast float %40 to i32, !dbg !27
  %42 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %41, i32 4, i32 31), !dbg !27
  %43 = bitcast i32 %42 to float, !dbg !27
  %44 = fadd float %40, %43, !dbg !22
  %45 = bitcast float %44 to i32, !dbg !27
  %46 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %45, i32 2, i32 31), !dbg !27
  %47 = bitcast i32 %46 to float, !dbg !27
  %48 = fadd float %44, %47, !dbg !22
  %49 = bitcast float %48 to i32, !dbg !27
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 1, i32 31), !dbg !27
  %51 = bitcast i32 %50 to float, !dbg !27
  %52 = fadd float %48, %51, !dbg !22
  %53 = icmp eq i32 %10, 0, !dbg !27
  %54 = and i32 %11, 1, !dbg !27
  %55 = zext nneg i32 %54 to i64, !dbg !27
  %56 = getelementptr float, ptr addrspace(3) @global_smem, i64 %55, !dbg !27
  %57 = bitcast float %52 to <1 x i32>, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %57, i1 %53) #5, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !27
  %58 = icmp slt i32 %9, 2, !dbg !27
  %59 = sext i32 %9 to i64, !dbg !27
  %60 = getelementptr float, ptr addrspace(3) @global_smem, i64 %59, !dbg !27
  %61 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %60, i1 %58) #5, !dbg !27
  %62 = bitcast i32 %61 to float, !dbg !27
  %63 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 1, i32 31), !dbg !27
  %64 = bitcast i32 %63 to float, !dbg !27
  %65 = fadd float %62, %64, !dbg !22
  %66 = and i32 %9, 1, !dbg !27
  %67 = icmp eq i32 %66, 0, !dbg !27
  %68 = and i1 %58, %67, !dbg !27
  %69 = bitcast float %65 to <1 x i32>, !dbg !27
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %60, <1 x i32> %69, i1 %68) #5, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !27
  %70 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !27
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !28
  %.not.i = icmp eq i32 %71, 0, !dbg !28
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !28
  %.not1.i = icmp eq i32 %72, 0, !dbg !28
  br i1 %.not.i, label %78, label %73, !dbg !28

73:                                               ; preds = %6
  br i1 %.not1.i, label %76, label %74, !dbg !28

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit, !dbg !28

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit, !dbg !28

78:                                               ; preds = %6
  br i1 %.not1.i, label %81, label %79, !dbg !28

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit, !dbg !28

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit, !dbg !28

__nv_sqrtf.exit:                                  ; preds = %74, %76, %79, %81
  %.0.i = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !28
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !28
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !28
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !28
  %.not.i6 = icmp eq i32 %85, 0, !dbg !28
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !28
  %.not1.i9 = icmp eq i32 %86, 0, !dbg !28
  br i1 %.not.i6, label %92, label %87, !dbg !28

87:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i9, label %90, label %88, !dbg !28

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit10, !dbg !28

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit10, !dbg !28

92:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i9, label %95, label %93, !dbg !28

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit10, !dbg !28

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #5, !dbg !28
  br label %__nv_sqrtf.exit10, !dbg !28

__nv_sqrtf.exit10:                                ; preds = %88, %90, %93, %95
  %.0.i8 = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !28
  %97 = bitcast i32 %28 to float, !dbg !20
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %97, float %.0.i8) #5, !dbg !29
  %99 = fmul float %98, %23, !dbg !30
  %100 = fmul float %98, %24, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %101 = getelementptr float, ptr addrspace(1) %0, i64 %25, !dbg !32
  %urem = and i32 %9, 63, !dbg !33
  %102 = icmp eq i32 %urem, 0, !dbg !33
  %103 = bitcast float %.0.i to i32, !dbg !33
  %104 = and i1 %102, %8, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %103, ptr addrspace(1) %101, i1 %104) #5, !dbg !33
  %105 = getelementptr float, ptr addrspace(1) %3, i64 %17, !dbg !34
  %106 = bitcast float %99 to i32, !dbg !35
  %107 = bitcast float %100 to i32, !dbg !35
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %106, i32 %107, ptr addrspace(1) %105, i1 %19) #5, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cyqfdqebgw5knkx7hvqfu7joezfy35aag5cjj6j7nw3lhxl2ibjl.py", directory: "inductor_cache/yq")
!4 = !{ptr @triton_per_fused__weight_norm_interface_6, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__weight_norm_interface_6, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__weight_norm_interface_6", linkageName: "triton_per_fused__weight_norm_interface_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 28, column: 21, scope: !7)
!14 = !DILocation(line: 31, column: 38, scope: !7)
!15 = !DILocation(line: 31, column: 35, scope: !7)
!16 = !DILocation(line: 31, column: 30, scope: !7)
!17 = !DILocation(line: 31, column: 51, scope: !7)
!18 = !DILocation(line: 31, column: 43, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 33, column: 18, scope: !7)
!22 = !DILocation(line: 256, column: 15, scope: !23, inlinedAt: !26)
!23 = distinct !DILexicalBlockFile(scope: !25, file: !24, discriminator: 0)
!24 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!25 = distinct !DILexicalBlockFile(scope: !7, file: !24, discriminator: 0)
!26 = !DILocation(line: 36, column: 24, scope: !7)
!27 = !DILocation(line: 267, column: 36, scope: !25, inlinedAt: !26)
!28 = !DILocation(line: 37, column: 26, scope: !7)
!29 = !DILocation(line: 38, column: 18, scope: !7)
!30 = !DILocation(line: 39, column: 18, scope: !7)
!31 = !DILocation(line: 40, column: 4, scope: !7)
!32 = !DILocation(line: 41, column: 28, scope: !7)
!33 = !DILocation(line: 41, column: 39, scope: !7)
!34 = !DILocation(line: 42, column: 25, scope: !7)
!35 = !DILocation(line: 42, column: 44, scope: !7)
!36 = !DILocation(line: 42, column: 4, scope: !7)
