# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 17
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-24.10"
module \gen_test3
  attribute \src "dut.sv:1.18-1.19"
  wire width 4 input 1 \a
  attribute \src "dut.sv:1.21-1.22"
  wire width 4 input 2 \b
  attribute \src "dut.sv:1.24-1.27"
  wire input 3 \sel
  attribute \src "dut.sv:1.29-1.30"
  wire width 4 output 4 \y
  attribute \src "dut.sv:1.32-1.33"
  wire width 4 output 5 \z
  wire $auto$rtlil.cc:3474:Mux$2
  wire $auto$rtlil.cc:3474:Mux$4
  wire $auto$rtlil.cc:3474:Mux$6
  wire $auto$rtlil.cc:3474:Mux$8
  wire $auto$rtlil.cc:3474:Mux$10
  wire $auto$rtlil.cc:3474:Mux$12
  wire $auto$rtlil.cc:3474:Mux$14
  wire $auto$rtlil.cc:3474:Mux$16
  cell $mux $mux$dut.sv:10$1
    parameter \WIDTH 1
    connect \A \b [0]
    connect \B \a [0]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$2
  end
  cell $mux $mux$dut.sv:10$3
    parameter \WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$4
  end
  cell $mux $mux$dut.sv:10$5
    parameter \WIDTH 1
    connect \A \b [1]
    connect \B \a [1]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$6
  end
  cell $mux $mux$dut.sv:10$7
    parameter \WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$8
  end
  cell $mux $mux$dut.sv:13$9
    parameter \WIDTH 1
    connect \A \b [2]
    connect \B \a [2]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$10
  end
  cell $mux $mux$dut.sv:18$11
    parameter \WIDTH 1
    connect \A \b [3]
    connect \B \a [3]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$12
  end
  cell $mux $mux$dut.sv:15$13
    parameter \WIDTH 1
    connect \A \b [2]
    connect \B \a [2]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$14
  end
  cell $mux $mux$dut.sv:18$15
    parameter \WIDTH 1
    connect \A \b [3]
    connect \B \a [3]
    connect \S \sel
    connect \Y $auto$rtlil.cc:3474:Mux$16
  end
  connect \y [0] $auto$rtlil.cc:3474:Mux$2
  connect \z [0] $auto$rtlil.cc:3474:Mux$4
  connect \y [1] $auto$rtlil.cc:3474:Mux$6
  connect \z [1] $auto$rtlil.cc:3474:Mux$8
  connect \y [2] $auto$rtlil.cc:3474:Mux$10
  connect \z [3] $auto$rtlil.cc:3474:Mux$12
  connect \z [2] $auto$rtlil.cc:3474:Mux$14
  connect \z [3] $auto$rtlil.cc:3474:Mux$16
end
