##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for Debug_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. Debug_IntClock:R)
		5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ClockBlock/ff_div_5           | N/A                   | Target: 100.00 MHz  | 
Clock: CyHFClk                       | Frequency: 48.55 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFClk                       | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1                     | N/A                   | Target: 48.00 MHz   | 
Clock: CySysClk                      | N/A                   | Target: 48.00 MHz   | 
Clock: Debug_IntClock                | Frequency: 43.35 MHz  | Target: 0.46 MHz    | 
Clock: I2C_Servo_SCBCLK              | N/A                   | Target: 1.60 MHz    | 
Clock: I2C_Servo_SCBCLK(FFB)         | N/A                   | Target: 1.60 MHz    | 
Clock: I2C_Spectrometer_SCBCLK       | N/A                   | Target: 1.60 MHz    | 
Clock: I2C_Spectrometer_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk         Debug_IntClock  20833.3          234         N/A              N/A         N/A              N/A         N/A              N/A         
Debug_IntClock  Debug_IntClock  2.16667e+006     2143599     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_2(0)_PAD  26716         Debug_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 48.55 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 234p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15389
-------------------------------------   ----- 
End-of-path arrival time (ps)           15389
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell5         4047   4047    234  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5069   9116    234  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12466    234  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2923  15389    234  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_IntClock
********************************************
Clock: Debug_IntClock
Frequency: 43.35 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  2143599  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4692   5942  2143599  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   9292  2143599  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  11548  2143599  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. Debug_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 234p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15389
-------------------------------------   ----- 
End-of-path arrival time (ps)           15389
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell5         4047   4047    234  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5069   9116    234  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12466    234  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2923  15389    234  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  2143599  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4692   5942  2143599  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   9292  2143599  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  11548  2143599  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 234p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15389
-------------------------------------   ----- 
End-of-path arrival time (ps)           15389
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell5         4047   4047    234  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5069   9116    234  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12466    234  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2923  15389    234  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:rx_state_2\/main_8
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 7132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10191
-------------------------------------   ----- 
End-of-path arrival time (ps)           10191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell5       4047   4047    234  RISE       1
\Debug:BUART:rx_state_2\/main_8  macrocell18   6144  10191   7132  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:rx_status_3\/main_6
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 7132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10191
-------------------------------------   ----- 
End-of-path arrival time (ps)           10191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell5       4047   4047    234  RISE       1
\Debug:BUART:rx_status_3\/main_6  macrocell23   6144  10191   7132  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:rx_state_0\/main_9
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 7142p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10181
-------------------------------------   ----- 
End-of-path arrival time (ps)           10181
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell5       4047   4047    234  RISE       1
\Debug:BUART:rx_state_0\/main_9  macrocell15   6134  10181   7142  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:pollcount_0\/main_2
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 7475p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell5       4047   4047    234  RISE       1
\Debug:BUART:pollcount_0\/main_2  macrocell22   5802   9849   7475  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:pollcount_1\/main_3
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 8207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                        iocell5       4047   4047    234  RISE       1
\Debug:BUART:pollcount_1\/main_3  macrocell21   5069   9116   8207  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \Debug:BUART:rx_last\/main_0
Capture Clock  : \Debug:BUART:rx_last\/clock_0
Path slack     : 8207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9116
-------------------------------------   ---- 
End-of-path arrival time (ps)           9116
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                      iocell5                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                    iocell5       4047   4047    234  RISE       1
\Debug:BUART:rx_last\/main_0  macrocell24   5069   9116   8207  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  2143599  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4692   5942  2143599  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   9292  2143599  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  11548  2143599  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 2147974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17123
-------------------------------------   ----- 
End-of-path arrival time (ps)           17123
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  2147974  RISE       1
\Debug:BUART:rx_status_4\/main_1                 macrocell7      2928   8208  2147974  RISE       1
\Debug:BUART:rx_status_4\/q                      macrocell7      3350  11558  2147974  RISE       1
\Debug:BUART:sRX:RxSts\/status_4                 statusicell2    5565  17123  2147974  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug:BUART:sTX:TxSts\/clock
Path slack     : 2149479p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15617
-------------------------------------   ----- 
End-of-path arrival time (ps)           15617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2149479  RISE       1
\Debug:BUART:tx_status_0\/main_3                 macrocell3      4718   9998  2149479  RISE       1
\Debug:BUART:tx_status_0\/q                      macrocell3      3350  13348  2149479  RISE       1
\Debug:BUART:sTX:TxSts\/status_0                 statusicell1    2269  15617  2149479  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q            macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_counter_load\/main_1  macrocell5    4883   6133  2150651  RISE       1
\Debug:BUART:rx_counter_load\/q       macrocell5    3350   9483  2150651  RISE       1
\Debug:BUART:sRX:RxBitCounter\/load   count7cell    2313  11796  2150651  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_0\/main_0
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2152535p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10622
-------------------------------------   ----- 
End-of-path arrival time (ps)           10622
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143599  RISE       1
\Debug:BUART:tx_state_0\/main_0  macrocell11   9372  10622  2152535  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2152632p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q      macrocell10   1250   1250  2143599  RISE       1
\Debug:BUART:tx_bitclk\/main_0  macrocell13   9274  10524  2152632  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q                macrocell10     1250   1250  2143599  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6136   7386  2152991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug:BUART:txn\/main_3
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2153037p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  2153037  RISE       1
\Debug:BUART:txn\/main_3                macrocell9      2839  10119  2153037  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_2\/main_0
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2153064p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10092
-------------------------------------   ----- 
End-of-path arrival time (ps)           10092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143599  RISE       1
\Debug:BUART:tx_state_2\/main_0  macrocell12   8842  10092  2153064  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153497p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9660
-------------------------------------   ---- 
End-of-path arrival time (ps)           9660
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q               macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_1  macrocell20   8410   9660  2153497  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153547p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2143618  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5830   6830  2153547  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2154060p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q         macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_load_fifo\/main_1  macrocell16   7847   9097  2154060  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_3\/main_1
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2154060p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_state_3\/main_1  macrocell17   7847   9097  2154060  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:tx_state_0\/main_3
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2154092p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2149479  RISE       1
\Debug:BUART:tx_state_0\/main_3                  macrocell11     3784   9064  2154092  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2151398  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4708   5958  2154408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2154752p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_load_fifo\/main_0  macrocell16   7155   8405  2154752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_3\/main_0
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2154752p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_state_3\/main_0    macrocell17   7155   8405  2154752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q                macrocell15     1250   1250  2150651  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3934   5184  2155183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2155217p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q      macrocell11   1250   1250  2144836  RISE       1
\Debug:BUART:tx_bitclk\/main_1  macrocell13   6690   7940  2155217  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2155222p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q      macrocell12   1250   1250  2144096  RISE       1
\Debug:BUART:tx_bitclk\/main_3  macrocell13   6685   7935  2155222  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_0  macrocell20   6591   7841  2155316  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_0\/main_2
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2155409p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2143618  RISE       1
\Debug:BUART:tx_state_0\/main_2               macrocell11     6748   7748  2155409  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155820p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155820  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3297   4547  2155820  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155836p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q                macrocell11     1250   1250  2144836  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3291   4541  2155836  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2155849p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2143618  RISE       1
\Debug:BUART:tx_bitclk\/main_2                macrocell13     6308   7308  2155849  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_2\/main_3
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2155907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_state_2\/main_3  macrocell18   6000   7250  2155907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_status_3\/main_3
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2155907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q        macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_status_3\/main_3  macrocell23   6000   7250  2155907  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:txn\/main_1
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2156278p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6879
-------------------------------------   ---- 
End-of-path arrival time (ps)           6879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q  macrocell10   1250   1250  2143599  RISE       1
\Debug:BUART:txn\/main_1    macrocell9    5629   6879  2156278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_7
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150016  RISE       1
\Debug:BUART:rx_status_3\/main_7  macrocell23   5421   6671  2156485  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_10
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2156505p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150016  RISE       1
\Debug:BUART:rx_state_0\/main_10  macrocell15   5402   6652  2156505  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:txn\/main_2
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2156602p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q  macrocell11   1250   1250  2144836  RISE       1
\Debug:BUART:txn\/main_2    macrocell9    5305   6555  2156602  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:txn\/main_4
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2156604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q  macrocell12   1250   1250  2144096  RISE       1
\Debug:BUART:txn\/main_4    macrocell9    5303   6553  2156604  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_2\/main_2
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2156814p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2143618  RISE       1
\Debug:BUART:tx_state_2\/main_2               macrocell12     5343   6343  2156814  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_1\/main_2
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2156853p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2143618  RISE       1
\Debug:BUART:tx_state_1\/main_2               macrocell10     5304   6304  2156853  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_0\/main_0
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2156902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:pollcount_0\/main_0        macrocell22   4145   6255  2156902  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_0\/main_1
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2156902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:pollcount_0\/main_1        macrocell22   4144   6254  2156902  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_1
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_state_0\/main_1  macrocell15   4883   6133  2157024  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_2\/main_1
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_state_2\/main_1  macrocell18   4872   6122  2157035  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_1
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q        macrocell15   1250   1250  2150651  RISE       1
\Debug:BUART:rx_status_3\/main_1  macrocell23   4872   6122  2157035  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157122  RISE       1
\Debug:BUART:rx_load_fifo\/main_7       macrocell16   3924   6034  2157122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_3\/main_7
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157122  RISE       1
\Debug:BUART:rx_state_3\/main_7         macrocell17   3924   6034  2157122  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_1\/main_3
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2157148p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2144096  RISE       1
\Debug:BUART:tx_state_1\/main_3  macrocell10   4759   6009  2157148  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_1\/main_5
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2157156p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157156  RISE       1
\Debug:BUART:tx_state_1\/main_5  macrocell10   4751   6001  2157156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_1\/main_0
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2157177p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143599  RISE       1
\Debug:BUART:tx_state_1\/main_0  macrocell10   4730   5980  2157177  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_status_3\/main_5
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157232p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2150749  RISE       1
\Debug:BUART:rx_status_3\/main_5  macrocell23   4675   5925  2157232  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_state_0\/main_8
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q      macrocell21   1250   1250  2150749  RISE       1
\Debug:BUART:rx_state_0\/main_8  macrocell15   4655   5905  2157252  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_0\/main_3
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5851
-------------------------------------   ---- 
End-of-path arrival time (ps)           5851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_state_0\/main_3  macrocell15   4601   5851  2157306  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157334  RISE       1
\Debug:BUART:rx_load_fifo\/main_6       macrocell16   3713   5823  2157334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_3\/main_6
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157334p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157334  RISE       1
\Debug:BUART:rx_state_3\/main_6         macrocell17   3713   5823  2157334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157336p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q               macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_3  macrocell20   4570   5820  2157336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157349p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q         macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_load_fifo\/main_4  macrocell16   4558   5808  2157349  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_3\/main_4
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157349p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_state_3\/main_4  macrocell17   4558   5808  2157349  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_2\/main_4
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157476p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_state_2\/main_4  macrocell18   4430   5680  2157476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_status_3\/main_4
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157476p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q        macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_status_3\/main_4  macrocell23   4430   5680  2157476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157501p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157501  RISE       1
\Debug:BUART:rx_load_fifo\/main_5       macrocell16   3546   5656  2157501  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_3\/main_5
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157501p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157501  RISE       1
\Debug:BUART:rx_state_3\/main_5         macrocell17   3546   5656  2157501  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_2\/main_5
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2157689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157156  RISE       1
\Debug:BUART:tx_state_2\/main_5  macrocell12   4218   5468  2157689  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157717p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155820  RISE       1
\Debug:BUART:rx_load_fifo\/main_2  macrocell16   4189   5439  2157717  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_3\/main_2
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157717p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155820  RISE       1
\Debug:BUART:rx_state_3\/main_2   macrocell17   4189   5439  2157717  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_0\/main_0
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157771p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_state_0\/main_0    macrocell15   4136   5386  2157771  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_1\/main_0
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2157795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:pollcount_1\/main_0        macrocell21   3252   5362  2157795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_1\/main_1
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2157795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:pollcount_1\/main_1        macrocell21   3252   5362  2157795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_0\/main_7
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157886p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157122  RISE       1
\Debug:BUART:rx_state_0\/main_7         macrocell15   3161   5271  2157886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_2\/main_7
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157916p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157122  RISE       1
\Debug:BUART:rx_state_2\/main_7         macrocell18   3131   5241  2157916  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_1\/main_4
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2157989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150016  RISE       1
\Debug:BUART:pollcount_1\/main_4  macrocell21   3918   5168  2157989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_0\/main_5
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157156  RISE       1
\Debug:BUART:tx_state_0\/main_5  macrocell11   3850   5100  2158057  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_2\/main_3
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2158112p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2144096  RISE       1
\Debug:BUART:tx_state_2\/main_3  macrocell12   3795   5045  2158112  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_0\/main_6
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157334  RISE       1
\Debug:BUART:rx_state_0\/main_6         macrocell15   2799   4909  2158248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_2\/main_6
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157334  RISE       1
\Debug:BUART:rx_state_2\/main_6         macrocell18   2795   4905  2158252  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_0\/main_5
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157501  RISE       1
\Debug:BUART:rx_state_0\/main_5         macrocell15   2633   4743  2158414  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_2\/main_5
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158429p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157501  RISE       1
\Debug:BUART:rx_state_2\/main_5         macrocell18   2618   4728  2158429  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_0\/main_4
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158439p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2152065  RISE       1
\Debug:BUART:rx_state_0\/main_4  macrocell15   3468   4718  2158439  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_2\/main_1
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2158441p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2144836  RISE       1
\Debug:BUART:tx_state_2\/main_1  macrocell12   3466   4716  2158441  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_1\/main_1
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2144836  RISE       1
\Debug:BUART:tx_state_1\/main_1  macrocell10   3464   4714  2158443  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:txn\/main_5
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2158566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158566  RISE       1
\Debug:BUART:txn\/main_5                      macrocell9      3591   4591  2158566  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_0\/main_4
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2144096  RISE       1
\Debug:BUART:tx_state_0\/main_4  macrocell11   3298   4548  2158609  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_0\/main_2
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158615p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155820  RISE       1
\Debug:BUART:rx_state_0\/main_2   macrocell15   3292   4542  2158615  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_0\/main_1
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2144836  RISE       1
\Debug:BUART:tx_state_0\/main_1  macrocell11   3281   4531  2158625  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_2\/main_2
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155820  RISE       1
\Debug:BUART:rx_state_2\/main_2   macrocell18   3276   4526  2158631  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_status_3\/main_2
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2158631p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155820  RISE       1
\Debug:BUART:rx_status_3\/main_2  macrocell23   3276   4526  2158631  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_0
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_state_2\/main_0    macrocell18   3240   4490  2158666  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_status_3\/main_0
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151398  RISE       1
\Debug:BUART:rx_status_3\/main_0   macrocell23   3240   4490  2158666  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158710  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4446  2158710  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158711p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_1   macrocell19   2336   4446  2158711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158711p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156902  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_0   macrocell19   2336   4446  2158711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:pollcount_1\/main_2
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158722p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2150749  RISE       1
\Debug:BUART:pollcount_1\/main_2  macrocell21   3185   4435  2158722  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_9
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158982p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_last\/q          macrocell24   1250   1250  2158982  RISE       1
\Debug:BUART:rx_state_2\/main_9  macrocell18   2925   4175  2158982  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:txn\/q
Path End       : \Debug:BUART:txn\/main_0
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2159322p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:txn\/q       macrocell9    1250   1250  2159322  RISE       1
\Debug:BUART:txn\/main_0  macrocell9    2585   3835  2159322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q         macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_load_fifo\/main_3  macrocell16   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_3\/main_3
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_state_3\/main_3  macrocell17   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q               macrocell17   1250   1250  2150933  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_2  macrocell20   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_0\/main_3
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150016  RISE       1
\Debug:BUART:pollcount_0\/main_3  macrocell22   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_2\/main_4
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2159448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3709
-------------------------------------   ---- 
End-of-path arrival time (ps)           3709
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158566  RISE       1
\Debug:BUART:tx_state_2\/main_4               macrocell12     2709   3709  2159448  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_1\/main_4
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2159456p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           3701
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158566  RISE       1
\Debug:BUART:tx_state_1\/main_4               macrocell10     2701   3701  2159456  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:txn\/main_6
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2159613p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q  macrocell13   1250   1250  2157156  RISE       1
\Debug:BUART:txn\/main_6   macrocell9    2294   3544  2159613  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_load_fifo\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160261p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2152624  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3225   4475  2160261  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_status_3\/q
Path End       : \Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 2160946p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_status_3\/q       macrocell23    1250   1250  2160946  RISE       1
\Debug:BUART:sRX:RxSts\/status_3  statusicell2   2901   4151  2160946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

