
OME Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< HEAD
  1 .text         000094f0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00051544  080096d0  080096d0  0000a6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805ac14  0805ac14  0005c0b8  2**0
                  CONTENTS
  4 .ARM          00000008  0805ac14  0805ac14  0005bc14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0805ac1c  0805ac1c  0005c0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0805ac1c  0805ac1c  0005bc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0805ac20  0805ac20  0005bc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  0805ac24  0005c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001410  200000b8  0805acdc  0005c0b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200014c8  0805acdc  0005c4c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0005c0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00146ba5  00000000  00000000  0005c0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000086c9  00000000  00000000  001a2c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000266e1  00000000  00000000  001ab356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002158  00000000  00000000  001d1a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00005e34  00000000  00000000  001d3b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00033ae6  00000000  00000000  001d99c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004378f  00000000  00000000  0020d4aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00132c65  00000000  00000000  00250c39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0038389e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ce0  00000000  00000000  003838e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  0038a5c4  2**0
=======
  1 .text         00009760  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0005baf4  08009940  08009940  0000a940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08065434  08065434  000670b4  2**0
                  CONTENTS
  4 .ARM          00000008  08065434  08065434  00066434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0806543c  0806543c  000670b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0806543c  0806543c  0006643c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08065440  08065440  00066440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08065444  00067000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013d0  200000b8  080654f8  000670b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001488  080654f8  00067488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000670b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0013cb34  00000000  00000000  000670e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000863d  00000000  00000000  001a3c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000263b3  00000000  00000000  001ac255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002148  00000000  00000000  001d2608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00005de9  00000000  00000000  001d4750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00033ae6  00000000  00000000  001da539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00043c4a  00000000  00000000  0020e01f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00132b9f  00000000  00000000  00251c69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00384808  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c84  00000000  00000000  0038484c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0038b4d0  2**0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000b8 	.word	0x200000b8
 80001fc:	00000000 	.word	0x00000000
<<<<<<< HEAD
 8000200:	080096b8 	.word	0x080096b8
=======
 8000200:	08009928 	.word	0x08009928
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000bc 	.word	0x200000bc
<<<<<<< HEAD
 800021c:	080096b8 	.word	0x080096b8
=======
 800021c:	08009928 	.word	0x08009928
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Update_High_Scores>:
    uint64_t value = *(uint64_t*)address;
    return (uint16_t)(value & 0xFFFF);
}

// Funkcija za pisanje v flash pomnilnik
void Update_High_Scores(uint16_t new_score) {
 8000678:	b570      	push	{r4, r5, r6, lr}
    uint64_t value = *(uint64_t*)address;
 800067a:	4929      	ldr	r1, [pc, #164]	@ (8000720 <Update_High_Scores+0xa8>)
    return (uint16_t)(value & 0xFFFF);
 800067c:	880b      	ldrh	r3, [r1, #0]
void Update_High_Scores(uint16_t new_score) {
 800067e:	b088      	sub	sp, #32
    uint16_t scores[NUM_HIGH_SCORES];
    
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        scores[i] = Flash_Read_UInt16(HIGH_SCORES_BASE_ADDRESS + (i * 8));
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 8000680:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8000684:	4563      	cmp	r3, ip
 8000686:	bf08      	it	eq
 8000688:	2300      	moveq	r3, #0
 800068a:	f8ad 3008 	strh.w	r3, [sp, #8]
    return (uint16_t)(value & 0xFFFF);
 800068e:	890a      	ldrh	r2, [r1, #8]
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 8000690:	4562      	cmp	r2, ip
 8000692:	bf08      	it	eq
 8000694:	2200      	moveq	r2, #0
 8000696:	f8ad 200a 	strh.w	r2, [sp, #10]
    return (uint16_t)(value & 0xFFFF);
 800069a:	8a09      	ldrh	r1, [r1, #16]
        if(scores[i] == 0xFFFF) scores[i] = 0;  
 800069c:	4561      	cmp	r1, ip
 800069e:	bf08      	it	eq
 80006a0:	2100      	moveq	r1, #0
    }
    
    int inserted = 0;
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        if(new_score > scores[i] && !inserted) {
 80006a2:	4298      	cmp	r0, r3
 80006a4:	f8ad 100c 	strh.w	r1, [sp, #12]
 80006a8:	d805      	bhi.n	80006b6 <Update_High_Scores+0x3e>
 80006aa:	4290      	cmp	r0, r2
 80006ac:	d834      	bhi.n	8000718 <Update_High_Scores+0xa0>
 80006ae:	4281      	cmp	r1, r0
 80006b0:	d330      	bcc.n	8000714 <Update_High_Scores+0x9c>
                                value);
            }
        }
        HAL_FLASH_Lock();
    }
}
 80006b2:	b008      	add	sp, #32
 80006b4:	bd70      	pop	{r4, r5, r6, pc}
                scores[j] = scores[j-1];
 80006b6:	f8ad 300a 	strh.w	r3, [sp, #10]
 80006ba:	f8ad 200c 	strh.w	r2, [sp, #12]
            for(int j = NUM_HIGH_SCORES - 1; j > i; j--) {
 80006be:	2300      	movs	r3, #0
            scores[i] = new_score;
 80006c0:	aa08      	add	r2, sp, #32
 80006c2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006c6:	2400      	movs	r4, #0
            scores[i] = new_score;
 80006c8:	f823 0c18 	strh.w	r0, [r3, #-24]
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006cc:	2502      	movs	r5, #2
        HAL_FLASH_Unlock();
<<<<<<< HEAD
 80006ce:	f004 fa03 	bl	8004ad8 <HAL_FLASH_Unlock>
=======
 80006ce:	f004 fb3b 	bl	8004d48 <HAL_FLASH_Unlock>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006d2:	22ff      	movs	r2, #255	@ 0xff
 80006d4:	2301      	movs	r3, #1
        if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) == HAL_OK) {
 80006d6:	a901      	add	r1, sp, #4
 80006d8:	a804      	add	r0, sp, #16
        eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006da:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80006de:	e9cd 2306 	strd	r2, r3, [sp, #24]
        if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) == HAL_OK) {
<<<<<<< HEAD
 80006e2:	f004 fa41 	bl	8004b68 <HAL_FLASHEx_Erase>
=======
 80006e2:	f004 fb79 	bl	8004dd8 <HAL_FLASHEx_Erase>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 80006e6:	b988      	cbnz	r0, 800070c <Update_High_Scores+0x94>
 80006e8:	4c0d      	ldr	r4, [pc, #52]	@ (8000720 <Update_High_Scores+0xa8>)
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 80006ea:	4e0e      	ldr	r6, [pc, #56]	@ (8000724 <Update_High_Scores+0xac>)
 80006ec:	ad02      	add	r5, sp, #8
                value = (value & ~0xFFFFULL) | scores[i];
 80006ee:	f835 2b02 	ldrh.w	r2, [r5], #2
                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 
 80006f2:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80006f6:	4621      	mov	r1, r4
 80006f8:	f04f 33ff 	mov.w	r3, #4294967295
 80006fc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000700:	3408      	adds	r4, #8
                HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, 
 8000702:	2000      	movs	r0, #0
<<<<<<< HEAD
 8000704:	f004 f930 	bl	8004968 <HAL_FLASH_Program>
=======
 8000704:	f004 fa68 	bl	8004bd8 <HAL_FLASH_Program>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
            for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000708:	42b4      	cmp	r4, r6
 800070a:	d1f0      	bne.n	80006ee <Update_High_Scores+0x76>
        HAL_FLASH_Lock();
<<<<<<< HEAD
 800070c:	f004 f9f8 	bl	8004b00 <HAL_FLASH_Lock>
=======
 800070c:	f004 fb30 	bl	8004d70 <HAL_FLASH_Lock>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}
 8000710:	b008      	add	sp, #32
 8000712:	bd70      	pop	{r4, r5, r6, pc}
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
 8000714:	2302      	movs	r3, #2
 8000716:	e7d3      	b.n	80006c0 <Update_High_Scores+0x48>
                scores[j] = scores[j-1];
 8000718:	f8ad 200c 	strh.w	r2, [sp, #12]
 800071c:	2301      	movs	r3, #1
 800071e:	e7cf      	b.n	80006c0 <Update_High_Scores+0x48>
 8000720:	0807f800 	.word	0x0807f800
 8000724:	0807f818 	.word	0x0807f818

08000728 <Get_High_Scores>:
    uint64_t value = *(uint64_t*)address;
 8000728:	4b04      	ldr	r3, [pc, #16]	@ (800073c <Get_High_Scores+0x14>)

uint16_t* Get_High_Scores(void) {
    static uint16_t scores[NUM_HIGH_SCORES];
    
    for(int i = 0; i < NUM_HIGH_SCORES; i++) {
        scores[i] = Flash_Read_UInt16(HIGH_SCORES_BASE_ADDRESS + (i * 8));
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <Get_High_Scores+0x18>)
    return (uint16_t)(value & 0xFFFF);
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	8002      	strh	r2, [r0, #0]
 8000730:	689a      	ldr	r2, [r3, #8]
 8000732:	691b      	ldr	r3, [r3, #16]
 8000734:	8042      	strh	r2, [r0, #2]
 8000736:	8083      	strh	r3, [r0, #4]
    }
    
    return scores;
}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	0807f800 	.word	0x0807f800
 8000740:	200000d4 	.word	0x200000d4

08000744 <Intro>:
        state = GAME_INTRO_STATE;
        break;
    }
}

uint8_t Intro() {
 8000744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t exit_value = 0;
	int a = 0x01;

	switch (intro_state) {
 8000748:	4da5      	ldr	r5, [pc, #660]	@ (80009e0 <Intro+0x29c>)
 800074a:	7829      	ldrb	r1, [r5, #0]
uint8_t Intro() {
 800074c:	b086      	sub	sp, #24
	switch (intro_state) {
 800074e:	2907      	cmp	r1, #7
 8000750:	f200 86b6 	bhi.w	80014c0 <Intro+0xd7c>
 8000754:	e8df f011 	tbh	[pc, r1, lsl #1]
 8000758:	007f0018 	.word	0x007f0018
 800075c:	001400b3 	.word	0x001400b3
 8000760:	012500e5 	.word	0x012500e5
 8000764:	0008018e 	.word	0x0008018e
		intro_state = INTRO_WAIT_FOR_ANY_KEY;
		exit_value = 0;
		break;

	case INTRO_WAIT_FOR_ANY_KEY:
		key = KBD_get_pressed_key();
<<<<<<< HEAD
 8000768:	f007 f86e 	bl	8007848 <KBD_get_pressed_key>
		static bool touch_init = 0;  
		static bool press_enable = 1;
=======
 8000768:	f007 f9a6 	bl	8007ab8 <KBD_get_pressed_key>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		static stopwatch_handle_t touch_polling_stopwatch;
		static stopwatch_handle_t touch_debounce_stopwatch;
		
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 800076c:	4b9d      	ldr	r3, [pc, #628]	@ (80009e4 <Intro+0x2a0>)
		key = KBD_get_pressed_key();
 800076e:	4c9e      	ldr	r4, [pc, #632]	@ (80009e8 <Intro+0x2a4>)
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8000770:	781e      	ldrb	r6, [r3, #0]
		key = KBD_get_pressed_key();
 8000772:	7020      	strb	r0, [r4, #0]
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8000774:	2e01      	cmp	r6, #1
 8000776:	f000 82c8 	beq.w	8000d0a <Intro+0x5c6>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
				press_enable = 1;
			}
		}
		
		if (key != BTN_NONE) {
 800077a:	2807      	cmp	r0, #7
 800077c:	f040 8269 	bne.w	8000c52 <Intro+0x50e>
		exit_value = 0;
 8000780:	2000      	movs	r0, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 8000782:	b006      	add	sp, #24
 8000784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		OBJ_init();
<<<<<<< HEAD
 8000788:	f002 fa2c 	bl	8002be4 <OBJ_init>
		OBJ_init_big_sprite(20, 20);
 800078c:	2114      	movs	r1, #20
 800078e:	4608      	mov	r0, r1
 8000790:	f002 fae0 	bl	8002d54 <OBJ_init_big_sprite>
	    GFX_draw_gfx_object(&background);
 8000794:	4889      	ldr	r0, [pc, #548]	@ (80009bc <Intro+0x278>)
=======
 8000788:	f002 fb78 	bl	8002e7c <OBJ_init>
		OBJ_init_big_sprite(20, 20);
 800078c:	2114      	movs	r1, #20
 800078e:	4608      	mov	r0, r1
 8000790:	f002 fc2c 	bl	8002fec <OBJ_init_big_sprite>
		GFX_draw_gfx_object(&background);
 8000794:	4895      	ldr	r0, [pc, #596]	@ (80009ec <Intro+0x2a8>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000796:	4f96      	ldr	r7, [pc, #600]	@ (80009f0 <Intro+0x2ac>)
			if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_intro, 7)) {
 8000798:	f8df 8268 	ldr.w	r8, [pc, #616]	@ 8000a04 <Intro+0x2c0>
				GFX_update_moving_gfx_object_location(&misko);
<<<<<<< HEAD
 800079c:	f8df a22c 	ldr.w	sl, [pc, #556]	@ 80009cc <Intro+0x288>
	    GFX_draw_gfx_object(&background);
 80007a0:	f001 f9c8 	bl	8001b34 <GFX_draw_gfx_object>
=======
 800079c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80009fc <Intro+0x2b8>
		GFX_draw_gfx_object(&background);
 80007a0:	f001 fb60 	bl	8001e64 <GFX_draw_gfx_object>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 80007a4:	4991      	ldr	r1, [pc, #580]	@ (80009ec <Intro+0x2a8>)
 80007a6:	4893      	ldr	r0, [pc, #588]	@ (80009f4 <Intro+0x2b0>)
 80007a8:	f001 ff80 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		OBJ_init_flappy_misko_text(59, 32);
 80007ac:	2120      	movs	r1, #32
 80007ae:	203b      	movs	r0, #59	@ 0x3b
<<<<<<< HEAD
 80007b0:	f002 fb68 	bl	8002e84 <OBJ_init_flappy_misko_text>
=======
 80007b0:	f002 fca0 	bl	80030f4 <OBJ_init_flappy_misko_text>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_display_text_object(&flappy_misko_text);
 80007b4:	4890      	ldr	r0, [pc, #576]	@ (80009f8 <Intro+0x2b4>)
 80007b6:	f002 f88d 	bl	80028d4 <GFX_display_text_object>
		GFX_set_gfx_object_location(&misko, 0, 120);
 80007ba:	2278      	movs	r2, #120	@ 0x78
 80007bc:	2100      	movs	r1, #0
 80007be:	488f      	ldr	r0, [pc, #572]	@ (80009fc <Intro+0x2b8>)
 80007c0:	f001 fc42 	bl	8002048 <GFX_set_gfx_object_location>
		GFX_draw_one_gfx_object_on_background(&misko, &background);
 80007c4:	4989      	ldr	r1, [pc, #548]	@ (80009ec <Intro+0x2a8>)
 80007c6:	488d      	ldr	r0, [pc, #564]	@ (80009fc <Intro+0x2b8>)
 80007c8:	f001 ff70 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		GFX_set_gfx_object_velocity(&misko, 2, 0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2102      	movs	r1, #2
 80007d0:	488a      	ldr	r0, [pc, #552]	@ (80009fc <Intro+0x2b8>)
 80007d2:	f001 fc99 	bl	8002108 <GFX_set_gfx_object_velocity>
		TIMUT_stopwatch_set_time_mark(&stopwatch_leds);
<<<<<<< HEAD
 80007d6:	487e      	ldr	r0, [pc, #504]	@ (80009d0 <Intro+0x28c>)
 80007d8:	f007 fa10 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_intro);
 80007dc:	487d      	ldr	r0, [pc, #500]	@ (80009d4 <Intro+0x290>)
 80007de:	f007 fa0d 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_intro_exit);
 80007e2:	4877      	ldr	r0, [pc, #476]	@ (80009c0 <Intro+0x27c>)
 80007e4:	f007 fa0a 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 80007d6:	488a      	ldr	r0, [pc, #552]	@ (8000a00 <Intro+0x2bc>)
 80007d8:	f007 fb48 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_intro);
 80007dc:	4889      	ldr	r0, [pc, #548]	@ (8000a04 <Intro+0x2c0>)
 80007de:	f007 fb45 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_intro_exit);
 80007e2:	4883      	ldr	r0, [pc, #524]	@ (80009f0 <Intro+0x2ac>)
 80007e4:	f007 fb42 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		OBJ_init_small_sprite_object(&loading_sprite, 50, 190);
 80007e8:	22be      	movs	r2, #190	@ 0xbe
 80007ea:	4887      	ldr	r0, [pc, #540]	@ (8000a08 <Intro+0x2c4>)
 80007ec:	2132      	movs	r1, #50	@ 0x32
<<<<<<< HEAD
 80007ee:	f002 fa8f 	bl	8002d10 <OBJ_init_small_sprite_object>
=======
 80007ee:	f002 fbdb 	bl	8002fa8 <OBJ_init_small_sprite_object>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_draw_one_gfx_object_on_background(&loading_sprite, &background);
 80007f2:	497e      	ldr	r1, [pc, #504]	@ (80009ec <Intro+0x2a8>)
 80007f4:	4884      	ldr	r0, [pc, #528]	@ (8000a08 <Intro+0x2c4>)
 80007f6:	f001 ff59 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		TIMUT_stopwatch_set_time_mark(&loading_text_stopwatch);
 80007fa:	a801      	add	r0, sp, #4
<<<<<<< HEAD
 80007fc:	f007 f9fe 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 80007fc:	f007 fb36 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		OBJ_init_loading_text(96, 196, "LOADING");
 8000800:	4a82      	ldr	r2, [pc, #520]	@ (8000a0c <Intro+0x2c8>)
 8000802:	21c4      	movs	r1, #196	@ 0xc4
 8000804:	2060      	movs	r0, #96	@ 0x60
<<<<<<< HEAD
 8000806:	f002 fb53 	bl	8002eb0 <OBJ_init_loading_text>
=======
 8000806:	f002 fc8b 	bl	8003120 <OBJ_init_loading_text>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_display_text_object(&flappy_misko_text);
 800080a:	487b      	ldr	r0, [pc, #492]	@ (80009f8 <Intro+0x2b4>)
 800080c:	f002 f862 	bl	80028d4 <GFX_display_text_object>
		int loading_direction = 1;
 8000810:	f04f 0901 	mov.w	r9, #1
		int loading_state = 0;
 8000814:	2600      	movs	r6, #0
	int a = 0x01;
 8000816:	464c      	mov	r4, r9
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000818:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 800081c:	4638      	mov	r0, r7
<<<<<<< HEAD
 800081e:	f007 f9f3 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
=======
 800081e:	f007 fb2b 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 8000822:	2800      	cmp	r0, #0
 8000824:	f040 81a8 	bne.w	8000b78 <Intro+0x434>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_intro, 7)) {
 8000828:	2107      	movs	r1, #7
 800082a:	4640      	mov	r0, r8
<<<<<<< HEAD
 800082c:	f007 f9fa 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
=======
 800082c:	f007 fb32 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 8000830:	2800      	cmp	r0, #0
 8000832:	f040 81d9 	bne.w	8000be8 <Intro+0x4a4>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&loading_text_stopwatch, 100)) {
 8000836:	2164      	movs	r1, #100	@ 0x64
 8000838:	a801      	add	r0, sp, #4
<<<<<<< HEAD
 800083a:	f007 f9f3 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
=======
 800083a:	f007 fb2b 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 800083e:	2800      	cmp	r0, #0
 8000840:	f000 8184 	beq.w	8000b4c <Intro+0x408>
				switch (loading_state) {
 8000844:	2e03      	cmp	r6, #3
 8000846:	f200 8646 	bhi.w	80014d6 <Intro+0xd92>
 800084a:	e8df f016 	tbh	[pc, r6, lsl #1]
 800084e:	0167      	.short	0x0167
 8000850:	01a501b9 	.word	0x01a501b9
 8000854:	0153      	.short	0x0153
		GFX_draw_gfx_object(&background);
 8000856:	4865      	ldr	r0, [pc, #404]	@ (80009ec <Intro+0x2a8>)
 8000858:	f001 fb04 	bl	8001e64 <GFX_draw_gfx_object>
		GFX_clear_gfx_object_on_background(&misko, &background);
 800085c:	4963      	ldr	r1, [pc, #396]	@ (80009ec <Intro+0x2a8>)
 800085e:	4867      	ldr	r0, [pc, #412]	@ (80009fc <Intro+0x2b8>)
 8000860:	f001 ffa4 	bl	80027ac <GFX_clear_gfx_object_on_background>
		GFX_clear_gfx_object_on_background(&big_sprite, &background);
 8000864:	4961      	ldr	r1, [pc, #388]	@ (80009ec <Intro+0x2a8>)
 8000866:	4863      	ldr	r0, [pc, #396]	@ (80009f4 <Intro+0x2b0>)
 8000868:	f001 ffa0 	bl	80027ac <GFX_clear_gfx_object_on_background>
		GFX_set_gfx_object_location(&misko, 80, 120);
 800086c:	2278      	movs	r2, #120	@ 0x78
 800086e:	2150      	movs	r1, #80	@ 0x50
 8000870:	4862      	ldr	r0, [pc, #392]	@ (80009fc <Intro+0x2b8>)
 8000872:	f001 fbe9 	bl	8002048 <GFX_set_gfx_object_location>
		GFX_set_gfx_object_velocity(&misko, 0, 0);
 8000876:	2200      	movs	r2, #0
 8000878:	4611      	mov	r1, r2
 800087a:	4860      	ldr	r0, [pc, #384]	@ (80009fc <Intro+0x2b8>)
 800087c:	f001 fc44 	bl	8002108 <GFX_set_gfx_object_velocity>
		GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000880:	495a      	ldr	r1, [pc, #360]	@ (80009ec <Intro+0x2a8>)
 8000882:	485e      	ldr	r0, [pc, #376]	@ (80009fc <Intro+0x2b8>)
 8000884:	f001 ff12 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		OBJ_init_small_sprite_object(&press_any_key_sprite, 50, 180);
<<<<<<< HEAD
 800086c:	22b4      	movs	r2, #180	@ 0xb4
 800086e:	485c      	ldr	r0, [pc, #368]	@ (80009e0 <Intro+0x29c>)
 8000870:	2132      	movs	r1, #50	@ 0x32
 8000872:	f002 fa4d 	bl	8002d10 <OBJ_init_small_sprite_object>
=======
 8000888:	22b4      	movs	r2, #180	@ 0xb4
 800088a:	4861      	ldr	r0, [pc, #388]	@ (8000a10 <Intro+0x2cc>)
 800088c:	2132      	movs	r1, #50	@ 0x32
 800088e:	f002 fb8b 	bl	8002fa8 <OBJ_init_small_sprite_object>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_draw_one_gfx_object_on_background(&press_any_key_sprite, &background);
 8000892:	4956      	ldr	r1, [pc, #344]	@ (80009ec <Intro+0x2a8>)
 8000894:	485e      	ldr	r0, [pc, #376]	@ (8000a10 <Intro+0x2cc>)
 8000896:	f001 ff09 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		OBJ_init_text_tiny(61, 190, "PRESS ANY KEY TO START", &press_any_key_text);
<<<<<<< HEAD
 800087e:	4b59      	ldr	r3, [pc, #356]	@ (80009e4 <Intro+0x2a0>)
 8000880:	4a59      	ldr	r2, [pc, #356]	@ (80009e8 <Intro+0x2a4>)
 8000882:	21be      	movs	r1, #190	@ 0xbe
 8000884:	203d      	movs	r0, #61	@ 0x3d
 8000886:	f002 fb45 	bl	8002f14 <OBJ_init_text_tiny>
=======
 800089a:	4b5e      	ldr	r3, [pc, #376]	@ (8000a14 <Intro+0x2d0>)
 800089c:	4a5e      	ldr	r2, [pc, #376]	@ (8000a18 <Intro+0x2d4>)
 800089e:	21be      	movs	r1, #190	@ 0xbe
 80008a0:	203d      	movs	r0, #61	@ 0x3d
 80008a2:	f002 fc6f 	bl	8003184 <OBJ_init_text_tiny>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_display_text_object(&press_any_key_text);
 80008a6:	485b      	ldr	r0, [pc, #364]	@ (8000a14 <Intro+0x2d0>)
 80008a8:	f002 f814 	bl	80028d4 <GFX_display_text_object>
		touch_init = 0;
 80008ac:	4b5b      	ldr	r3, [pc, #364]	@ (8000a1c <Intro+0x2d8>)
		press_enable = 1;
 80008ae:	4a5c      	ldr	r2, [pc, #368]	@ (8000a20 <Intro+0x2dc>)
		touch_init = 0;
 80008b0:	2000      	movs	r0, #0
		press_enable = 1;
 80008b2:	2101      	movs	r1, #1
		touch_init = 0;
 80008b4:	7018      	strb	r0, [r3, #0]
		intro_state = INTRO_WAIT_FOR_ANY_KEY;
 80008b6:	2307      	movs	r3, #7
		press_enable = 1;
 80008b8:	7011      	strb	r1, [r2, #0]
		intro_state = INTRO_WAIT_FOR_ANY_KEY;
 80008ba:	702b      	strb	r3, [r5, #0]
		break;
 80008bc:	e760      	b.n	8000780 <Intro+0x3c>
		if (!menu_initialized) {
 80008be:	4f59      	ldr	r7, [pc, #356]	@ (8000a24 <Intro+0x2e0>)
 80008c0:	783b      	ldrb	r3, [r7, #0]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	f000 83e0 	beq.w	8001088 <Intro+0x944>
		if (previous_selected_item != selected_menu_item) {
 80008c8:	4c57      	ldr	r4, [pc, #348]	@ (8000a28 <Intro+0x2e4>)
 80008ca:	4e58      	ldr	r6, [pc, #352]	@ (8000a2c <Intro+0x2e8>)
 80008cc:	7822      	ldrb	r2, [r4, #0]
 80008ce:	6833      	ldr	r3, [r6, #0]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	f000 819c 	beq.w	8000c0e <Intro+0x4ca>
			GFX_draw_one_gfx_object_on_background(&start_game_sprite, &background);
 80008d6:	4945      	ldr	r1, [pc, #276]	@ (80009ec <Intro+0x2a8>)
 80008d8:	4855      	ldr	r0, [pc, #340]	@ (8000a30 <Intro+0x2ec>)
 80008da:	f001 fee7 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&choose_theme_sprite, &background);
 80008de:	4943      	ldr	r1, [pc, #268]	@ (80009ec <Intro+0x2a8>)
 80008e0:	4854      	ldr	r0, [pc, #336]	@ (8000a34 <Intro+0x2f0>)
 80008e2:	f001 fee3 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&high_scores_sprite, &background);
 80008e6:	4941      	ldr	r1, [pc, #260]	@ (80009ec <Intro+0x2a8>)
 80008e8:	4853      	ldr	r0, [pc, #332]	@ (8000a38 <Intro+0x2f4>)
 80008ea:	f001 fedf 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&finger_or_button_sprite, &background);
 80008ee:	493f      	ldr	r1, [pc, #252]	@ (80009ec <Intro+0x2a8>)
 80008f0:	4852      	ldr	r0, [pc, #328]	@ (8000a3c <Intro+0x2f8>)
 80008f2:	f001 fedb 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_display_text_object(&start_game_text);
 80008f6:	4852      	ldr	r0, [pc, #328]	@ (8000a40 <Intro+0x2fc>)
 80008f8:	f001 ffec 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&choose_theme_text);
 80008fc:	4851      	ldr	r0, [pc, #324]	@ (8000a44 <Intro+0x300>)
 80008fe:	f001 ffe9 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&high_scores_text);
 8000902:	4851      	ldr	r0, [pc, #324]	@ (8000a48 <Intro+0x304>)
 8000904:	f001 ffe6 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&touch_or_button_text);
 8000908:	4850      	ldr	r0, [pc, #320]	@ (8000a4c <Intro+0x308>)
 800090a:	f001 ffe3 	bl	80028d4 <GFX_display_text_object>
			switch (selected_menu_item) {
 800090e:	7823      	ldrb	r3, [r4, #0]
 8000910:	2b03      	cmp	r3, #3
 8000912:	f200 8177 	bhi.w	8000c04 <Intro+0x4c0>
 8000916:	e8df f013 	tbh	[pc, r3, lsl #1]
 800091a:	01dd      	.short	0x01dd
 800091c:	016f01d6 	.word	0x016f01d6
 8000920:	01cf      	.short	0x01cf
		if (!theme_menu_initialized) {
 8000922:	4e4b      	ldr	r6, [pc, #300]	@ (8000a50 <Intro+0x30c>)
 8000924:	7833      	ldrb	r3, [r6, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	f000 8304 	beq.w	8000f34 <Intro+0x7f0>
		if (previous_selected_theme != selected_theme) {
 800092c:	4f49      	ldr	r7, [pc, #292]	@ (8000a54 <Intro+0x310>)
 800092e:	4c4a      	ldr	r4, [pc, #296]	@ (8000a58 <Intro+0x314>)
 8000930:	683a      	ldr	r2, [r7, #0]
 8000932:	6823      	ldr	r3, [r4, #0]
 8000934:	429a      	cmp	r2, r3
 8000936:	d019      	beq.n	800096c <Intro+0x228>
			GFX_draw_one_gfx_object_on_background(&dark_theme_sprite, &background);
 8000938:	492c      	ldr	r1, [pc, #176]	@ (80009ec <Intro+0x2a8>)
 800093a:	4848      	ldr	r0, [pc, #288]	@ (8000a5c <Intro+0x318>)
 800093c:	f001 feb6 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&light_theme_sprite, &background);
 8000940:	492a      	ldr	r1, [pc, #168]	@ (80009ec <Intro+0x2a8>)
 8000942:	4847      	ldr	r0, [pc, #284]	@ (8000a60 <Intro+0x31c>)
 8000944:	f001 feb2 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_display_text_object(&dark_theme_text);
 8000948:	4846      	ldr	r0, [pc, #280]	@ (8000a64 <Intro+0x320>)
 800094a:	f001 ffc3 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 800094e:	4846      	ldr	r0, [pc, #280]	@ (8000a68 <Intro+0x324>)
 8000950:	f001 ffc0 	bl	80028d4 <GFX_display_text_object>
			switch (selected_theme) {
 8000954:	6823      	ldr	r3, [r4, #0]
 8000956:	2b00      	cmp	r3, #0
 8000958:	f000 81a7 	beq.w	8000caa <Intro+0x566>
 800095c:	2b01      	cmp	r3, #1
 800095e:	f000 8188 	beq.w	8000c72 <Intro+0x52e>
			GFX_display_text_object(&text_selector);
 8000962:	4842      	ldr	r0, [pc, #264]	@ (8000a6c <Intro+0x328>)
 8000964:	f001 ffb6 	bl	80028d4 <GFX_display_text_object>
			previous_selected_theme = selected_theme;
 8000968:	6823      	ldr	r3, [r4, #0]
 800096a:	603b      	str	r3, [r7, #0]
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 800096c:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <Intro+0x2a0>)
 800096e:	781f      	ldrb	r7, [r3, #0]
 8000970:	2f01      	cmp	r7, #1
 8000972:	f000 8247 	beq.w	8000e04 <Intro+0x6c0>
		key = KBD_get_pressed_key();
<<<<<<< HEAD
 8000950:	f006 ff7a 	bl	8007848 <KBD_get_pressed_key>
 8000954:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <Intro+0x274>)
=======
 8000976:	f007 f89f 	bl	8007ab8 <KBD_get_pressed_key>
 800097a:	4b1b      	ldr	r3, [pc, #108]	@ (80009e8 <Intro+0x2a4>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		if (key == BTN_UP || key == BTN_DOWN) {
 800097c:	2801      	cmp	r0, #1
		key = KBD_get_pressed_key();
 800097e:	7018      	strb	r0, [r3, #0]
		if (key == BTN_UP || key == BTN_DOWN) {
 8000980:	f240 8154 	bls.w	8000c2c <Intro+0x4e8>
		} else if (key == BTN_OK || key == BTN_ESC) {
 8000984:	3804      	subs	r0, #4
 8000986:	2801      	cmp	r0, #1
 8000988:	f63f aefa 	bhi.w	8000780 <Intro+0x3c>
			play_style_menu_initialized = 0;
 800098c:	2300      	movs	r3, #0
			intro_state = INTRO_MAIN_MENU;
 800098e:	2102      	movs	r1, #2
			menu_initialized = 0;
 8000990:	4824      	ldr	r0, [pc, #144]	@ (8000a24 <Intro+0x2e0>)
			previous_selected_item = -1;
 8000992:	4a26      	ldr	r2, [pc, #152]	@ (8000a2c <Intro+0x2e8>)
			play_style_menu_initialized = 0;
 8000994:	7033      	strb	r3, [r6, #0]
			intro_state = INTRO_MAIN_MENU;
 8000996:	7029      	strb	r1, [r5, #0]
			previous_selected_item = -1;
 8000998:	f04f 31ff 	mov.w	r1, #4294967295
			menu_initialized = 0;
 800099c:	7003      	strb	r3, [r0, #0]
			previous_selected_item = -1;
 800099e:	6011      	str	r1, [r2, #0]
 80009a0:	e6ee      	b.n	8000780 <Intro+0x3c>
		if (!high_scores_initialized) {
 80009a2:	4c33      	ldr	r4, [pc, #204]	@ (8000a70 <Intro+0x32c>)
 80009a4:	7823      	ldrb	r3, [r4, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	f000 825c 	beq.w	8000e64 <Intro+0x720>
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 80009ac:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <Intro+0x2a0>)
 80009ae:	781e      	ldrb	r6, [r3, #0]
 80009b0:	2e01      	cmp	r6, #1
 80009b2:	f000 8240 	beq.w	8000e36 <Intro+0x6f2>
		key = KBD_get_pressed_key();
<<<<<<< HEAD
 8000986:	f006 ff5f 	bl	8007848 <KBD_get_pressed_key>
 800098a:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <Intro+0x274>)
=======
 80009b6:	f007 f87f 	bl	8007ab8 <KBD_get_pressed_key>
 80009ba:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <Intro+0x2a4>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		if (key != BTN_NONE) {
 80009bc:	2807      	cmp	r0, #7
		key = KBD_get_pressed_key();
 80009be:	7018      	strb	r0, [r3, #0]
		if (key != BTN_NONE) {
 80009c0:	f43f aede 	beq.w	8000780 <Intro+0x3c>
			menu_initialized = 0;
 80009c4:	4817      	ldr	r0, [pc, #92]	@ (8000a24 <Intro+0x2e0>)
			previous_selected_item = -1;
 80009c6:	4a19      	ldr	r2, [pc, #100]	@ (8000a2c <Intro+0x2e8>)
			high_scores_initialized = 0;
 80009c8:	2300      	movs	r3, #0
			intro_state = INTRO_MAIN_MENU;
 80009ca:	2102      	movs	r1, #2
 80009cc:	7029      	strb	r1, [r5, #0]
			menu_initialized = 0;
 80009ce:	7003      	strb	r3, [r0, #0]
			previous_selected_item = -1;
 80009d0:	f04f 31ff 	mov.w	r1, #4294967295
			GFX_draw_gfx_object(&background);
 80009d4:	4805      	ldr	r0, [pc, #20]	@ (80009ec <Intro+0x2a8>)
			high_scores_initialized = 0;
 80009d6:	7023      	strb	r3, [r4, #0]
			previous_selected_item = -1;
 80009d8:	6011      	str	r1, [r2, #0]
			GFX_draw_gfx_object(&background);
<<<<<<< HEAD
 80009aa:	f001 f8c3 	bl	8001b34 <GFX_draw_gfx_object>
 80009ae:	e6e7      	b.n	8000780 <Intro+0x3c>
 80009b0:	20000124 	.word	0x20000124
 80009b4:	2000036d 	.word	0x2000036d
 80009b8:	2000035c 	.word	0x2000035c
 80009bc:	20000a7c 	.word	0x20000a7c
 80009c0:	2000033c 	.word	0x2000033c
 80009c4:	2000081c 	.word	0x2000081c
 80009c8:	20000580 	.word	0x20000580
 80009cc:	20000608 	.word	0x20000608
 80009d0:	20000354 	.word	0x20000354
 80009d4:	20000344 	.word	0x20000344
 80009d8:	200008b4 	.word	0x200008b4
 80009dc:	080096d0 	.word	0x080096d0
 80009e0:	20000738 	.word	0x20000738
 80009e4:	20000414 	.word	0x20000414
 80009e8:	080097b0 	.word	0x080097b0
 80009ec:	20000125 	.word	0x20000125
 80009f0:	20000008 	.word	0x20000008
 80009f4:	2000012d 	.word	0x2000012d
 80009f8:	2000036c 	.word	0x2000036c
 80009fc:	20000010 	.word	0x20000010
 8000a00:	200009e4 	.word	0x200009e4
 8000a04:	20000998 	.word	0x20000998
 8000a08:	2000094c 	.word	0x2000094c
 8000a0c:	20000900 	.word	0x20000900
 8000a10:	20000554 	.word	0x20000554
 8000a14:	20000540 	.word	0x20000540
 8000a18:	2000052c 	.word	0x2000052c
 8000a1c:	20000518 	.word	0x20000518
 8000a20:	20000114 	.word	0x20000114
 8000a24:	20000004 	.word	0x20000004
 8000a28:	20000110 	.word	0x20000110
 8000a2c:	200007d0 	.word	0x200007d0
 8000a30:	20000784 	.word	0x20000784
 8000a34:	2000043c 	.word	0x2000043c
 8000a38:	20000428 	.word	0x20000428
 8000a3c:	20000504 	.word	0x20000504
 8000a40:	2000010d 	.word	0x2000010d
=======
 80009da:	f001 fa43 	bl	8001e64 <GFX_draw_gfx_object>
 80009de:	e6cf      	b.n	8000780 <Intro+0x3c>
 80009e0:	2000012c 	.word	0x2000012c
 80009e4:	2000037d 	.word	0x2000037d
 80009e8:	2000036c 	.word	0x2000036c
 80009ec:	20000a40 	.word	0x20000a40
 80009f0:	2000034c 	.word	0x2000034c
 80009f4:	200007e0 	.word	0x200007e0
 80009f8:	20000590 	.word	0x20000590
 80009fc:	200005cc 	.word	0x200005cc
 8000a00:	20000364 	.word	0x20000364
 8000a04:	20000354 	.word	0x20000354
 8000a08:	20000878 	.word	0x20000878
 8000a0c:	08009940 	.word	0x08009940
 8000a10:	200006fc 	.word	0x200006fc
 8000a14:	20000424 	.word	0x20000424
 8000a18:	08009a20 	.word	0x08009a20
 8000a1c:	2000012d 	.word	0x2000012d
 8000a20:	20000004 	.word	0x20000004
 8000a24:	20000135 	.word	0x20000135
 8000a28:	2000037c 	.word	0x2000037c
 8000a2c:	2000000c 	.word	0x2000000c
 8000a30:	200009a8 	.word	0x200009a8
 8000a34:	2000095c 	.word	0x2000095c
 8000a38:	20000910 	.word	0x20000910
 8000a3c:	200008c4 	.word	0x200008c4
 8000a40:	20000564 	.word	0x20000564
 8000a44:	20000550 	.word	0x20000550
 8000a48:	2000053c 	.word	0x2000053c
 8000a4c:	20000528 	.word	0x20000528
 8000a50:	20000114 	.word	0x20000114
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000110 	.word	0x20000110
 8000a5c:	20000794 	.word	0x20000794
 8000a60:	20000748 	.word	0x20000748
 8000a64:	2000044c 	.word	0x2000044c
 8000a68:	20000438 	.word	0x20000438
 8000a6c:	20000514 	.word	0x20000514
 8000a70:	2000010c 	.word	0x2000010c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		if (!play_style_menu_initialized) {
 8000a74:	4eaf      	ldr	r6, [pc, #700]	@ (8000d34 <Intro+0x5f0>)
 8000a76:	7833      	ldrb	r3, [r6, #0]
 8000a78:	2b00      	cmp	r3, #0
<<<<<<< HEAD
 8000a7a:	f000 80f1 	beq.w	8000c60 <Intro+0x51c>
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	f000 80d9 	beq.w	8000c36 <Intro+0x4f2>
			GFX_display_text_object(&text_selector);
 8000a84:	48a1      	ldr	r0, [pc, #644]	@ (8000d0c <Intro+0x5c8>)
 8000a86:	f001 fd8d 	bl	80025a4 <GFX_display_text_object>
			previous_selected_play_style = selected_play_style;
 8000a8a:	6823      	ldr	r3, [r4, #0]
 8000a8c:	603b      	str	r3, [r7, #0]
		key = KBD_get_pressed_key();
 8000a8e:	f006 fedb 	bl	8007848 <KBD_get_pressed_key>
 8000a92:	4b9f      	ldr	r3, [pc, #636]	@ (8000d10 <Intro+0x5cc>)
		if (key == BTN_UP || key == BTN_DOWN) {
 8000a94:	2801      	cmp	r0, #1
		key = KBD_get_pressed_key();
 8000a96:	7018      	strb	r0, [r3, #0]
		if (key == BTN_UP || key == BTN_DOWN) {
 8000a98:	f240 80a5 	bls.w	8000be6 <Intro+0x4a2>
		} else if (key == BTN_OK || key == BTN_ESC) {
 8000a9c:	1f03      	subs	r3, r0, #4
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	f63f ae6e 	bhi.w	8000780 <Intro+0x3c>
			if (key == BTN_OK) {
 8000aa4:	2804      	cmp	r0, #4
 8000aa6:	f47f af5e 	bne.w	8000966 <Intro+0x222>
				if (selected_play_style == 0) {
 8000aaa:	6823      	ldr	r3, [r4, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	f040 835b 	bne.w	8001168 <Intro+0xa24>
					current_input_mode = INPUT_BUTTONS;
 8000ab2:	4a98      	ldr	r2, [pc, #608]	@ (8000d14 <Intro+0x5d0>)
 8000ab4:	7013      	strb	r3, [r2, #0]
 8000ab6:	e756      	b.n	8000966 <Intro+0x222>
					OBJ_init_loading_text(96, 196, "LOADING...");
 8000ab8:	4a97      	ldr	r2, [pc, #604]	@ (8000d18 <Intro+0x5d4>)
 8000aba:	21c4      	movs	r1, #196	@ 0xc4
 8000abc:	2060      	movs	r0, #96	@ 0x60
 8000abe:	f002 f9f7 	bl	8002eb0 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000ac2:	4896      	ldr	r0, [pc, #600]	@ (8000d1c <Intro+0x5d8>)
 8000ac4:	f001 fd6e 	bl	80025a4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000ac8:	4895      	ldr	r0, [pc, #596]	@ (8000d20 <Intro+0x5dc>)
 8000aca:	f001 fd6b 	bl	80025a4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000ace:	f1b9 0f01 	cmp.w	r9, #1
 8000ad2:	f000 8320 	beq.w	8001116 <Intro+0x9d2>
				} else if (loading_direction == -1) {
 8000ad6:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000ada:	d119      	bne.n	8000b10 <Intro+0x3cc>
					loading_state++;
 8000adc:	2602      	movs	r6, #2
 8000ade:	e017      	b.n	8000b10 <Intro+0x3cc>
					GFX_draw_one_gfx_object_on_background(&loading_sprite, &background);
 8000ae0:	4985      	ldr	r1, [pc, #532]	@ (8000cf8 <Intro+0x5b4>)
 8000ae2:	4890      	ldr	r0, [pc, #576]	@ (8000d24 <Intro+0x5e0>)
 8000ae4:	f001 fc4a 	bl	800237c <GFX_draw_one_gfx_object_on_background>
					OBJ_init_loading_text(96, 196, "LOADING");
 8000ae8:	4a8f      	ldr	r2, [pc, #572]	@ (8000d28 <Intro+0x5e4>)
 8000aea:	21c4      	movs	r1, #196	@ 0xc4
 8000aec:	2060      	movs	r0, #96	@ 0x60
 8000aee:	f002 f9df 	bl	8002eb0 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000af2:	488a      	ldr	r0, [pc, #552]	@ (8000d1c <Intro+0x5d8>)
 8000af4:	f001 fd56 	bl	80025a4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000af8:	4889      	ldr	r0, [pc, #548]	@ (8000d20 <Intro+0x5dc>)
 8000afa:	f001 fd53 	bl	80025a4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000afe:	f1b9 0f01 	cmp.w	r9, #1
 8000b02:	d03d      	beq.n	8000b80 <Intro+0x43c>
				} else if (loading_direction == -1) {
 8000b04:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000b08:	f04f 36ff 	mov.w	r6, #4294967295
 8000b0c:	bf18      	it	ne
 8000b0e:	2600      	movne	r6, #0
			LEDs_write(a);
 8000b10:	b2e0      	uxtb	r0, r4
 8000b12:	f006 fc75 	bl	8007400 <LEDs_write>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch_leds, 100)) {
 8000b16:	4885      	ldr	r0, [pc, #532]	@ (8000d2c <Intro+0x5e8>)
 8000b18:	2164      	movs	r1, #100	@ 0x64
 8000b1a:	f007 f883 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	f43f ae7a 	beq.w	8000818 <Intro+0xd4>
				a = a << 1;
 8000b24:	0064      	lsls	r4, r4, #1
					a = 0x01;
 8000b26:	2c81      	cmp	r4, #129	@ 0x81
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000b28:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000b2c:	4638      	mov	r0, r7
					a = 0x01;
 8000b2e:	bfa8      	it	ge
 8000b30:	2401      	movge	r4, #1
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000b32:	f007 f869 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
 8000b36:	2800      	cmp	r0, #0
 8000b38:	f43f ae76 	beq.w	8000828 <Intro+0xe4>
		LEDs_off(0xFF);
 8000b3c:	20ff      	movs	r0, #255	@ 0xff
 8000b3e:	f006 fc2b 	bl	8007398 <LEDs_off>
		GFX_clear_gfx_object_on_background(&misko, &background);
 8000b42:	496d      	ldr	r1, [pc, #436]	@ (8000cf8 <Intro+0x5b4>)
 8000b44:	487a      	ldr	r0, [pc, #488]	@ (8000d30 <Intro+0x5ec>)
 8000b46:	f001 fc99 	bl	800247c <GFX_clear_gfx_object_on_background>
		GFX_clear_gfx_object_on_background(&big_sprite, &background);
 8000b4a:	496b      	ldr	r1, [pc, #428]	@ (8000cf8 <Intro+0x5b4>)
 8000b4c:	4879      	ldr	r0, [pc, #484]	@ (8000d34 <Intro+0x5f0>)
 8000b4e:	f001 fc95 	bl	800247c <GFX_clear_gfx_object_on_background>
		KBD_flush();
 8000b52:	f006 fe8d 	bl	8007870 <KBD_flush>
		intro_state = INTRO_MAIN_MENU;
 8000b56:	2302      	movs	r3, #2
 8000b58:	702b      	strb	r3, [r5, #0]
		break;
 8000b5a:	e611      	b.n	8000780 <Intro+0x3c>
					OBJ_init_loading_text(96, 196, "LOADING..");
 8000b5c:	4a76      	ldr	r2, [pc, #472]	@ (8000d38 <Intro+0x5f4>)
 8000b5e:	21c4      	movs	r1, #196	@ 0xc4
 8000b60:	2060      	movs	r0, #96	@ 0x60
 8000b62:	f002 f9a5 	bl	8002eb0 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000b66:	486d      	ldr	r0, [pc, #436]	@ (8000d1c <Intro+0x5d8>)
 8000b68:	f001 fd1c 	bl	80025a4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000b6c:	486c      	ldr	r0, [pc, #432]	@ (8000d20 <Intro+0x5dc>)
 8000b6e:	f001 fd19 	bl	80025a4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000b72:	f1b9 0f01 	cmp.w	r9, #1
 8000b76:	f000 82d0 	beq.w	800111a <Intro+0x9d6>
				} else if (loading_direction == -1) {
 8000b7a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000b7e:	d1ad      	bne.n	8000adc <Intro+0x398>
					loading_state++;
 8000b80:	2601      	movs	r6, #1
 8000b82:	e7c5      	b.n	8000b10 <Intro+0x3cc>
					OBJ_init_loading_text(96, 196, "LOADING.");
 8000b84:	4a6d      	ldr	r2, [pc, #436]	@ (8000d3c <Intro+0x5f8>)
 8000b86:	21c4      	movs	r1, #196	@ 0xc4
 8000b88:	2060      	movs	r0, #96	@ 0x60
 8000b8a:	f002 f991 	bl	8002eb0 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000b8e:	4863      	ldr	r0, [pc, #396]	@ (8000d1c <Intro+0x5d8>)
 8000b90:	f001 fd08 	bl	80025a4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000b94:	4862      	ldr	r0, [pc, #392]	@ (8000d20 <Intro+0x5dc>)
 8000b96:	f001 fd05 	bl	80025a4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000b9a:	f1b9 0f01 	cmp.w	r9, #1
 8000b9e:	d09d      	beq.n	8000adc <Intro+0x398>
				} else if (loading_direction == -1) {
 8000ba0:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000ba4:	d1ec      	bne.n	8000b80 <Intro+0x43c>
						loading_direction = 1;
 8000ba6:	46b1      	mov	r9, r6
					loading_state--;
 8000ba8:	2600      	movs	r6, #0
 8000baa:	e7b1      	b.n	8000b10 <Intro+0x3cc>
				GFX_update_moving_gfx_object_location(&misko);
 8000bac:	4650      	mov	r0, sl
 8000bae:	f001 f9bf 	bl	8001f30 <GFX_update_moving_gfx_object_location>
				GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000bb2:	4951      	ldr	r1, [pc, #324]	@ (8000cf8 <Intro+0x5b4>)
 8000bb4:	4650      	mov	r0, sl
 8000bb6:	f001 fbe1 	bl	800237c <GFX_draw_one_gfx_object_on_background>
 8000bba:	e63c      	b.n	8000836 <Intro+0xf2>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000bbc:	4b53      	ldr	r3, [pc, #332]	@ (8000d0c <Intro+0x5c8>)
 8000bbe:	4a60      	ldr	r2, [pc, #384]	@ (8000d40 <Intro+0x5fc>)
 8000bc0:	21a0      	movs	r1, #160	@ 0xa0
 8000bc2:	20e6      	movs	r0, #230	@ 0xe6
 8000bc4:	f002 f986 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&text_selector);
 8000bc8:	4850      	ldr	r0, [pc, #320]	@ (8000d0c <Intro+0x5c8>)
 8000bca:	f001 fceb 	bl	80025a4 <GFX_display_text_object>
			previous_selected_item = selected_menu_item;
 8000bce:	7823      	ldrb	r3, [r4, #0]
 8000bd0:	6033      	str	r3, [r6, #0]
		key = KBD_get_pressed_key();
 8000bd2:	f006 fe39 	bl	8007848 <KBD_get_pressed_key>
 8000bd6:	4b4e      	ldr	r3, [pc, #312]	@ (8000d10 <Intro+0x5cc>)
 8000bd8:	7018      	strb	r0, [r3, #0]
		if (key == BTN_UP) {
 8000bda:	b950      	cbnz	r0, 8000bf2 <Intro+0x4ae>
			if (selected_menu_item == 0) {
 8000bdc:	7823      	ldrb	r3, [r4, #0]
 8000bde:	bb03      	cbnz	r3, 8000c22 <Intro+0x4de>
				selected_menu_item = MENU_ITEMS_COUNT - 1;
 8000be0:	2303      	movs	r3, #3
 8000be2:	7023      	strb	r3, [r4, #0]
 8000be4:	e5cc      	b.n	8000780 <Intro+0x3c>
			selected_play_style = !selected_play_style;
 8000be6:	6823      	ldr	r3, [r4, #0]
 8000be8:	fab3 f383 	clz	r3, r3
 8000bec:	095b      	lsrs	r3, r3, #5
 8000bee:	6023      	str	r3, [r4, #0]
 8000bf0:	e5c6      	b.n	8000780 <Intro+0x3c>
		} else if (key == BTN_DOWN) {
 8000bf2:	2801      	cmp	r0, #1
 8000bf4:	d026      	beq.n	8000c44 <Intro+0x500>
		} else if (key == BTN_OK) {
 8000bf6:	2804      	cmp	r0, #4
 8000bf8:	f47f adc2 	bne.w	8000780 <Intro+0x3c>
			switch (selected_menu_item) {
 8000bfc:	7823      	ldrb	r3, [r4, #0]
 8000bfe:	2b03      	cmp	r3, #3
 8000c00:	f63f adbe 	bhi.w	8000780 <Intro+0x3c>
 8000c04:	e8df f003 	tbb	[pc, r3]
 8000c08:	484d5257 	.word	0x484d5257
			GFX_draw_gfx_object(&background);
 8000c0c:	483a      	ldr	r0, [pc, #232]	@ (8000cf8 <Intro+0x5b4>)
			intro_state = INTRO_INIT;
 8000c0e:	2400      	movs	r4, #0
 8000c10:	702c      	strb	r4, [r5, #0]
			GFX_draw_gfx_object(&background);
 8000c12:	f000 ff8f 	bl	8001b34 <GFX_draw_gfx_object>
			touch_init = 0;  
 8000c16:	4a4b      	ldr	r2, [pc, #300]	@ (8000d44 <Intro+0x600>)
			press_enable = 1;  // Reset for next time
 8000c18:	4b4b      	ldr	r3, [pc, #300]	@ (8000d48 <Intro+0x604>)
			touch_init = 0;  
 8000c1a:	7014      	strb	r4, [r2, #0]
			press_enable = 1;  // Reset for next time
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	7018      	strb	r0, [r3, #0]
 8000c20:	e5af      	b.n	8000782 <Intro+0x3e>
				selected_menu_item--;
 8000c22:	3b01      	subs	r3, #1
 8000c24:	7023      	strb	r3, [r4, #0]
 8000c26:	e5ab      	b.n	8000780 <Intro+0x3c>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000c28:	4b38      	ldr	r3, [pc, #224]	@ (8000d0c <Intro+0x5c8>)
 8000c2a:	4a45      	ldr	r2, [pc, #276]	@ (8000d40 <Intro+0x5fc>)
 8000c2c:	21a0      	movs	r1, #160	@ 0xa0
 8000c2e:	20e6      	movs	r0, #230	@ 0xe6
 8000c30:	f002 f950 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c34:	e687      	b.n	8000946 <Intro+0x202>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000c36:	4b35      	ldr	r3, [pc, #212]	@ (8000d0c <Intro+0x5c8>)
 8000c38:	4a41      	ldr	r2, [pc, #260]	@ (8000d40 <Intro+0x5fc>)
 8000c3a:	21a0      	movs	r1, #160	@ 0xa0
 8000c3c:	20e6      	movs	r0, #230	@ 0xe6
 8000c3e:	f002 f949 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c42:	e71f      	b.n	8000a84 <Intro+0x340>
			if (selected_menu_item == MENU_ITEMS_COUNT - 1) {
 8000c44:	7823      	ldrb	r3, [r4, #0]
 8000c46:	2b03      	cmp	r3, #3
				selected_menu_item = 0;
 8000c48:	bf0c      	ite	eq
 8000c4a:	2300      	moveq	r3, #0
				selected_menu_item++;
 8000c4c:	3301      	addne	r3, #1
 8000c4e:	7023      	strb	r3, [r4, #0]
 8000c50:	e596      	b.n	8000780 <Intro+0x3c>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000c52:	4b2e      	ldr	r3, [pc, #184]	@ (8000d0c <Intro+0x5c8>)
 8000c54:	4a3a      	ldr	r2, [pc, #232]	@ (8000d40 <Intro+0x5fc>)
 8000c56:	2178      	movs	r1, #120	@ 0x78
 8000c58:	20e6      	movs	r0, #230	@ 0xe6
 8000c5a:	f002 f93b 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c5e:	e672      	b.n	8000946 <Intro+0x202>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000c60:	4b2a      	ldr	r3, [pc, #168]	@ (8000d0c <Intro+0x5c8>)
 8000c62:	4a37      	ldr	r2, [pc, #220]	@ (8000d40 <Intro+0x5fc>)
 8000c64:	2178      	movs	r1, #120	@ 0x78
 8000c66:	20e6      	movs	r0, #230	@ 0xe6
 8000c68:	f002 f934 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c6c:	e70a      	b.n	8000a84 <Intro+0x340>
				OBJ_init_text_small(230, 200, "->", &text_selector);
 8000c6e:	4b27      	ldr	r3, [pc, #156]	@ (8000d0c <Intro+0x5c8>)
 8000c70:	4a33      	ldr	r2, [pc, #204]	@ (8000d40 <Intro+0x5fc>)
 8000c72:	21c8      	movs	r1, #200	@ 0xc8
 8000c74:	20e6      	movs	r0, #230	@ 0xe6
 8000c76:	f002 f92d 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c7a:	e7a5      	b.n	8000bc8 <Intro+0x484>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000c7c:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <Intro+0x5c8>)
 8000c7e:	4a30      	ldr	r2, [pc, #192]	@ (8000d40 <Intro+0x5fc>)
 8000c80:	2178      	movs	r1, #120	@ 0x78
 8000c82:	20e6      	movs	r0, #230	@ 0xe6
 8000c84:	f002 f926 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c88:	e79e      	b.n	8000bc8 <Intro+0x484>
				OBJ_init_text_small(230, 80, "->", &text_selector);
 8000c8a:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <Intro+0x5c8>)
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000d40 <Intro+0x5fc>)
 8000c8e:	2150      	movs	r1, #80	@ 0x50
 8000c90:	20e6      	movs	r0, #230	@ 0xe6
 8000c92:	f002 f91f 	bl	8002ed4 <OBJ_init_text_small>
				break;
 8000c96:	e797      	b.n	8000bc8 <Intro+0x484>
				intro_state = INTRO_PLAY_WITH;
 8000c98:	2206      	movs	r2, #6
				menu_initialized = 0;
 8000c9a:	2300      	movs	r3, #0
				intro_state = INTRO_PLAY_WITH;
 8000c9c:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000c9e:	703b      	strb	r3, [r7, #0]
				break;
 8000ca0:	e56e      	b.n	8000780 <Intro+0x3c>
				intro_state = INTRO_HIGH_SCORES;
 8000ca2:	2205      	movs	r2, #5
				menu_initialized = 0;
 8000ca4:	2300      	movs	r3, #0
				intro_state = INTRO_HIGH_SCORES;
 8000ca6:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000ca8:	703b      	strb	r3, [r7, #0]
				break;
 8000caa:	e569      	b.n	8000780 <Intro+0x3c>
				intro_state = INTRO_CHOOSE_THEME;
 8000cac:	2204      	movs	r2, #4
				menu_initialized = 0;
 8000cae:	2300      	movs	r3, #0
				intro_state = INTRO_CHOOSE_THEME;
 8000cb0:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000cb2:	703b      	strb	r3, [r7, #0]
				break;
 8000cb4:	e564      	b.n	8000780 <Intro+0x3c>
				menu_initialized = 0;
 8000cb6:	2200      	movs	r2, #0
				intro_state = INTRO_PRESS_ANY_KEY;
 8000cb8:	2301      	movs	r3, #1
				menu_initialized = 0;
 8000cba:	703a      	strb	r2, [r7, #0]
				intro_state = INTRO_PRESS_ANY_KEY;
 8000cbc:	702b      	strb	r3, [r5, #0]
				break;
 8000cbe:	e55f      	b.n	8000780 <Intro+0x3c>
			if (!touch_init) {
 8000cc0:	4f20      	ldr	r7, [pc, #128]	@ (8000d44 <Intro+0x600>)
 8000cc2:	783b      	ldrb	r3, [r7, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f000 8247 	beq.w	8001158 <Intro+0xa14>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 60)) {
 8000cca:	4820      	ldr	r0, [pc, #128]	@ (8000d4c <Intro+0x608>)
 8000ccc:	213c      	movs	r1, #60	@ 0x3c
 8000cce:	f006 ffa9 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	f040 822b 	bne.w	800112e <Intro+0x9ea>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 60)) {
 8000cd8:	481d      	ldr	r0, [pc, #116]	@ (8000d50 <Intro+0x60c>)
 8000cda:	213c      	movs	r1, #60	@ 0x3c
 8000cdc:	f006 ff94 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	f040 821e 	bne.w	8001122 <Intro+0x9de>
		if (key != BTN_NONE) {
 8000ce6:	7820      	ldrb	r0, [r4, #0]
 8000ce8:	e547      	b.n	800077a <Intro+0x36>
 8000cea:	bf00      	nop
 8000cec:	2000012c 	.word	0x2000012c
 8000cf0:	2000000c 	.word	0x2000000c
 8000cf4:	20000128 	.word	0x20000128
 8000cf8:	20000a7c 	.word	0x20000a7c
 8000cfc:	200007d0 	.word	0x200007d0
 8000d00:	20000784 	.word	0x20000784
 8000d04:	2000043c 	.word	0x2000043c
 8000d08:	20000428 	.word	0x20000428
 8000d0c:	20000504 	.word	0x20000504
 8000d10:	2000035c 	.word	0x2000035c
 8000d14:	2000036d 	.word	0x2000036d
 8000d18:	080096f0 	.word	0x080096f0
 8000d1c:	20000568 	.word	0x20000568
 8000d20:	20000580 	.word	0x20000580
 8000d24:	200008b4 	.word	0x200008b4
 8000d28:	080096d0 	.word	0x080096d0
 8000d2c:	20000354 	.word	0x20000354
 8000d30:	20000608 	.word	0x20000608
 8000d34:	2000081c 	.word	0x2000081c
 8000d38:	080096e4 	.word	0x080096e4
 8000d3c:	080096d8 	.word	0x080096d8
 8000d40:	08009730 	.word	0x08009730
 8000d44:	2000010c 	.word	0x2000010c
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	20000104 	.word	0x20000104
 8000d50:	200000fc 	.word	0x200000fc
			GFX_draw_gfx_object(&background);
 8000d54:	4894      	ldr	r0, [pc, #592]	@ (8000fa8 <Intro+0x864>)
			previous_selected_theme = selected_theme;
 8000d56:	4c95      	ldr	r4, [pc, #596]	@ (8000fac <Intro+0x868>)
			GFX_draw_gfx_object(&background);
 8000d58:	f000 feec 	bl	8001b34 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 8000d5c:	210a      	movs	r1, #10
 8000d5e:	2014      	movs	r0, #20
 8000d60:	f001 fff8 	bl	8002d54 <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8000d64:	4990      	ldr	r1, [pc, #576]	@ (8000fa8 <Intro+0x864>)
 8000d66:	4892      	ldr	r0, [pc, #584]	@ (8000fb0 <Intro+0x86c>)
 8000d68:	f001 fb08 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 8000d6c:	2116      	movs	r1, #22
 8000d6e:	201e      	movs	r0, #30
 8000d70:	f002 f888 	bl	8002e84 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 8000d74:	488f      	ldr	r0, [pc, #572]	@ (8000fb4 <Intro+0x870>)
 8000d76:	f001 fc15 	bl	80025a4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko, 240, 22);
 8000d7a:	2216      	movs	r2, #22
 8000d7c:	21f0      	movs	r1, #240	@ 0xf0
 8000d7e:	488e      	ldr	r0, [pc, #568]	@ (8000fb8 <Intro+0x874>)
 8000d80:	f000 ffca 	bl	8001d18 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000d84:	4988      	ldr	r1, [pc, #544]	@ (8000fa8 <Intro+0x864>)
 8000d86:	488c      	ldr	r0, [pc, #560]	@ (8000fb8 <Intro+0x874>)
 8000d88:	f001 faf8 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&choose_theme_sprite, 50, 70);
 8000d8c:	488b      	ldr	r0, [pc, #556]	@ (8000fbc <Intro+0x878>)
 8000d8e:	2246      	movs	r2, #70	@ 0x46
 8000d90:	2132      	movs	r1, #50	@ 0x32
 8000d92:	f001 ffbd 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&dark_theme_sprite, 50, 110);
 8000d96:	488a      	ldr	r0, [pc, #552]	@ (8000fc0 <Intro+0x87c>)
 8000d98:	226e      	movs	r2, #110	@ 0x6e
 8000d9a:	2132      	movs	r1, #50	@ 0x32
 8000d9c:	f001 ffb8 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&light_theme_sprite, 50, 150);
 8000da0:	2296      	movs	r2, #150	@ 0x96
 8000da2:	4888      	ldr	r0, [pc, #544]	@ (8000fc4 <Intro+0x880>)
 8000da4:	2132      	movs	r1, #50	@ 0x32
 8000da6:	f001 ffb3 	bl	8002d10 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&choose_theme_sprite, &background);
 8000daa:	497f      	ldr	r1, [pc, #508]	@ (8000fa8 <Intro+0x864>)
 8000dac:	4883      	ldr	r0, [pc, #524]	@ (8000fbc <Intro+0x878>)
 8000dae:	f001 fae5 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&dark_theme_sprite, &background);
 8000db2:	497d      	ldr	r1, [pc, #500]	@ (8000fa8 <Intro+0x864>)
 8000db4:	4882      	ldr	r0, [pc, #520]	@ (8000fc0 <Intro+0x87c>)
 8000db6:	f001 fae1 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&light_theme_sprite, &background);
 8000dba:	497b      	ldr	r1, [pc, #492]	@ (8000fa8 <Intro+0x864>)
 8000dbc:	4881      	ldr	r0, [pc, #516]	@ (8000fc4 <Intro+0x880>)
 8000dbe:	f001 fadd 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "CHOOSE THEME:", &choose_theme_text);
 8000dc2:	4b81      	ldr	r3, [pc, #516]	@ (8000fc8 <Intro+0x884>)
 8000dc4:	4a81      	ldr	r2, [pc, #516]	@ (8000fcc <Intro+0x888>)
 8000dc6:	2150      	movs	r1, #80	@ 0x50
 8000dc8:	203c      	movs	r0, #60	@ 0x3c
 8000dca:	f002 f883 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "DARK", &dark_theme_text);
 8000dce:	4b80      	ldr	r3, [pc, #512]	@ (8000fd0 <Intro+0x88c>)
 8000dd0:	4a80      	ldr	r2, [pc, #512]	@ (8000fd4 <Intro+0x890>)
 8000dd2:	2178      	movs	r1, #120	@ 0x78
 8000dd4:	203c      	movs	r0, #60	@ 0x3c
 8000dd6:	f002 f87d 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "LIGHT", &light_theme_text);
 8000dda:	4b7f      	ldr	r3, [pc, #508]	@ (8000fd8 <Intro+0x894>)
 8000ddc:	4a7f      	ldr	r2, [pc, #508]	@ (8000fdc <Intro+0x898>)
 8000dde:	21a0      	movs	r1, #160	@ 0xa0
 8000de0:	203c      	movs	r0, #60	@ 0x3c
 8000de2:	f002 f877 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&choose_theme_text);
 8000de6:	4878      	ldr	r0, [pc, #480]	@ (8000fc8 <Intro+0x884>)
 8000de8:	f001 fbdc 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&dark_theme_text);
 8000dec:	4878      	ldr	r0, [pc, #480]	@ (8000fd0 <Intro+0x88c>)
 8000dee:	f001 fbd9 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 8000df2:	4879      	ldr	r0, [pc, #484]	@ (8000fd8 <Intro+0x894>)
 8000df4:	f001 fbd6 	bl	80025a4 <GFX_display_text_object>
			OBJ_init_text_small(230, 120, "->", &text_selector);
 8000df8:	4b79      	ldr	r3, [pc, #484]	@ (8000fe0 <Intro+0x89c>)
 8000dfa:	4a7a      	ldr	r2, [pc, #488]	@ (8000fe4 <Intro+0x8a0>)
 8000dfc:	2178      	movs	r1, #120	@ 0x78
 8000dfe:	20e6      	movs	r0, #230	@ 0xe6
 8000e00:	f002 f868 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&text_selector);
 8000e04:	4876      	ldr	r0, [pc, #472]	@ (8000fe0 <Intro+0x89c>)
 8000e06:	f001 fbcd 	bl	80025a4 <GFX_display_text_object>
			previous_selected_theme = selected_theme;
 8000e0a:	4b77      	ldr	r3, [pc, #476]	@ (8000fe8 <Intro+0x8a4>)
 8000e0c:	6822      	ldr	r2, [r4, #0]
 8000e0e:	601a      	str	r2, [r3, #0]
			theme_menu_initialized = 1;
 8000e10:	2301      	movs	r3, #1
 8000e12:	7033      	strb	r3, [r6, #0]
		if (previous_selected_theme != selected_theme) {
 8000e14:	e59c      	b.n	8000950 <Intro+0x20c>
			GFX_draw_gfx_object(&background);
 8000e16:	4864      	ldr	r0, [pc, #400]	@ (8000fa8 <Intro+0x864>)
 8000e18:	f000 fe8c 	bl	8001b34 <GFX_draw_gfx_object>
			OBJ_init_high_score_sprite_large(30, 30);
 8000e1c:	211e      	movs	r1, #30
 8000e1e:	4608      	mov	r0, r1
 8000e20:	f001 ffbe 	bl	8002da0 <OBJ_init_high_score_sprite_large>
			GFX_draw_one_gfx_object_on_background(&high_score_sprite_large,&background);
 8000e24:	4960      	ldr	r1, [pc, #384]	@ (8000fa8 <Intro+0x864>)
 8000e26:	4871      	ldr	r0, [pc, #452]	@ (8000fec <Intro+0x8a8>)
 8000e28:	f001 faa8 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			uint16_t *high_scores = Get_High_Scores();
 8000e2c:	f7ff fc7c 	bl	8000728 <Get_High_Scores>
			OBJ_init_text_big(67, 40, "HIGH SCORES:", &high_scores_menu_text);
 8000e30:	4b6f      	ldr	r3, [pc, #444]	@ (8000ff0 <Intro+0x8ac>)
 8000e32:	4a70      	ldr	r2, [pc, #448]	@ (8000ff4 <Intro+0x8b0>)
			uint16_t *high_scores = Get_High_Scores();
 8000e34:	4606      	mov	r6, r0
			OBJ_init_text_big(67, 40, "HIGH SCORES:", &high_scores_menu_text);
 8000e36:	2128      	movs	r1, #40	@ 0x28
 8000e38:	2043      	movs	r0, #67	@ 0x43
 8000e3a:	f002 f85b 	bl	8002ef4 <OBJ_init_text_big>
			GFX_display_text_object(&high_scores_menu_text);
 8000e3e:	486c      	ldr	r0, [pc, #432]	@ (8000ff0 <Intro+0x8ac>)
 8000e40:	f001 fbb0 	bl	80025a4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[0]);
 8000e44:	8832      	ldrh	r2, [r6, #0]
 8000e46:	496c      	ldr	r1, [pc, #432]	@ (8000ff8 <Intro+0x8b4>)
 8000e48:	a801      	add	r0, sp, #4
 8000e4a:	f007 fc35 	bl	80086b8 <siprintf>
			OBJ_init_text_big(50, 75, "1.", &high_score1_text);
 8000e4e:	4b6b      	ldr	r3, [pc, #428]	@ (8000ffc <Intro+0x8b8>)
 8000e50:	4a6b      	ldr	r2, [pc, #428]	@ (8001000 <Intro+0x8bc>)
 8000e52:	214b      	movs	r1, #75	@ 0x4b
 8000e54:	2032      	movs	r0, #50	@ 0x32
 8000e56:	f002 f84d 	bl	8002ef4 <OBJ_init_text_big>
			OBJ_init_text_big(95, 75, score_text, &high_score1_text_value);
 8000e5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001004 <Intro+0x8c0>)
 8000e5c:	aa01      	add	r2, sp, #4
 8000e5e:	214b      	movs	r1, #75	@ 0x4b
 8000e60:	205f      	movs	r0, #95	@ 0x5f
 8000e62:	f002 f847 	bl	8002ef4 <OBJ_init_text_big>
			GFX_display_text_object(&high_score1_text);
 8000e66:	4865      	ldr	r0, [pc, #404]	@ (8000ffc <Intro+0x8b8>)
 8000e68:	f001 fb9c 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&high_score1_text_value);
 8000e6c:	4865      	ldr	r0, [pc, #404]	@ (8001004 <Intro+0x8c0>)
 8000e6e:	f001 fb99 	bl	80025a4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[1]);
 8000e72:	8872      	ldrh	r2, [r6, #2]
 8000e74:	4960      	ldr	r1, [pc, #384]	@ (8000ff8 <Intro+0x8b4>)
 8000e76:	a801      	add	r0, sp, #4
 8000e78:	f007 fc1e 	bl	80086b8 <siprintf>
			OBJ_init_text_big(50, 110, "2.", &high_score2_text);
 8000e7c:	4b62      	ldr	r3, [pc, #392]	@ (8001008 <Intro+0x8c4>)
 8000e7e:	4a63      	ldr	r2, [pc, #396]	@ (800100c <Intro+0x8c8>)
 8000e80:	216e      	movs	r1, #110	@ 0x6e
 8000e82:	2032      	movs	r0, #50	@ 0x32
 8000e84:	f002 f836 	bl	8002ef4 <OBJ_init_text_big>
			OBJ_init_text_big(95, 110, score_text, &high_score2_text_value);
 8000e88:	4b61      	ldr	r3, [pc, #388]	@ (8001010 <Intro+0x8cc>)
 8000e8a:	aa01      	add	r2, sp, #4
 8000e8c:	216e      	movs	r1, #110	@ 0x6e
 8000e8e:	205f      	movs	r0, #95	@ 0x5f
 8000e90:	f002 f830 	bl	8002ef4 <OBJ_init_text_big>
			GFX_display_text_object(&high_score2_text);
 8000e94:	485c      	ldr	r0, [pc, #368]	@ (8001008 <Intro+0x8c4>)
 8000e96:	f001 fb85 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&high_score2_text_value);
 8000e9a:	485d      	ldr	r0, [pc, #372]	@ (8001010 <Intro+0x8cc>)
 8000e9c:	f001 fb82 	bl	80025a4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[2]);
 8000ea0:	88b2      	ldrh	r2, [r6, #4]
 8000ea2:	4955      	ldr	r1, [pc, #340]	@ (8000ff8 <Intro+0x8b4>)
 8000ea4:	a801      	add	r0, sp, #4
 8000ea6:	f007 fc07 	bl	80086b8 <siprintf>
			OBJ_init_text_big(50, 145, "3.", &high_score3_text);
 8000eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8001014 <Intro+0x8d0>)
 8000eac:	4a5a      	ldr	r2, [pc, #360]	@ (8001018 <Intro+0x8d4>)
 8000eae:	2191      	movs	r1, #145	@ 0x91
 8000eb0:	2032      	movs	r0, #50	@ 0x32
 8000eb2:	f002 f81f 	bl	8002ef4 <OBJ_init_text_big>
			OBJ_init_text_big(95, 145, score_text, &high_score3_text_value);
 8000eb6:	4b59      	ldr	r3, [pc, #356]	@ (800101c <Intro+0x8d8>)
 8000eb8:	aa01      	add	r2, sp, #4
 8000eba:	2191      	movs	r1, #145	@ 0x91
 8000ebc:	205f      	movs	r0, #95	@ 0x5f
 8000ebe:	f002 f819 	bl	8002ef4 <OBJ_init_text_big>
			GFX_display_text_object(&high_score3_text);
 8000ec2:	4854      	ldr	r0, [pc, #336]	@ (8001014 <Intro+0x8d0>)
 8000ec4:	f001 fb6e 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&high_score3_text_value);
 8000ec8:	4854      	ldr	r0, [pc, #336]	@ (800101c <Intro+0x8d8>)
 8000eca:	f001 fb6b 	bl	80025a4 <GFX_display_text_object>
			OBJ_init_text_tiny(50, 185, "PRESS ANY KEY TO GO BACK", &press_to_go_back_text);
 8000ece:	4b54      	ldr	r3, [pc, #336]	@ (8001020 <Intro+0x8dc>)
 8000ed0:	4a54      	ldr	r2, [pc, #336]	@ (8001024 <Intro+0x8e0>)
 8000ed2:	21b9      	movs	r1, #185	@ 0xb9
 8000ed4:	2032      	movs	r0, #50	@ 0x32
 8000ed6:	f002 f81d 	bl	8002f14 <OBJ_init_text_tiny>
			GFX_display_text_object(&press_to_go_back_text);
 8000eda:	4851      	ldr	r0, [pc, #324]	@ (8001020 <Intro+0x8dc>)
 8000edc:	f001 fb62 	bl	80025a4 <GFX_display_text_object>
			high_scores_initialized = 1;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	7023      	strb	r3, [r4, #0]
 8000ee4:	e54f      	b.n	8000986 <Intro+0x242>
			GFX_draw_gfx_object(&background);
 8000ee6:	4830      	ldr	r0, [pc, #192]	@ (8000fa8 <Intro+0x864>)
			previous_selected_play_style = selected_play_style;
 8000ee8:	4c4f      	ldr	r4, [pc, #316]	@ (8001028 <Intro+0x8e4>)
			GFX_draw_gfx_object(&background);
 8000eea:	f000 fe23 	bl	8001b34 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 8000eee:	210a      	movs	r1, #10
 8000ef0:	2014      	movs	r0, #20
 8000ef2:	f001 ff2f 	bl	8002d54 <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8000ef6:	492c      	ldr	r1, [pc, #176]	@ (8000fa8 <Intro+0x864>)
 8000ef8:	482d      	ldr	r0, [pc, #180]	@ (8000fb0 <Intro+0x86c>)
 8000efa:	f001 fa3f 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 8000efe:	2116      	movs	r1, #22
 8000f00:	201e      	movs	r0, #30
 8000f02:	f001 ffbf 	bl	8002e84 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 8000f06:	482b      	ldr	r0, [pc, #172]	@ (8000fb4 <Intro+0x870>)
 8000f08:	f001 fb4c 	bl	80025a4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko, 240, 22);
 8000f0c:	2216      	movs	r2, #22
 8000f0e:	21f0      	movs	r1, #240	@ 0xf0
 8000f10:	4829      	ldr	r0, [pc, #164]	@ (8000fb8 <Intro+0x874>)
 8000f12:	f000 ff01 	bl	8001d18 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000f16:	4924      	ldr	r1, [pc, #144]	@ (8000fa8 <Intro+0x864>)
 8000f18:	4827      	ldr	r0, [pc, #156]	@ (8000fb8 <Intro+0x874>)
 8000f1a:	f001 fa2f 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&play_with_sprite, 50, 70);
 8000f1e:	4843      	ldr	r0, [pc, #268]	@ (800102c <Intro+0x8e8>)
 8000f20:	2246      	movs	r2, #70	@ 0x46
 8000f22:	2132      	movs	r1, #50	@ 0x32
 8000f24:	f001 fef4 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&buttons_sprite, 50, 110);
 8000f28:	4841      	ldr	r0, [pc, #260]	@ (8001030 <Intro+0x8ec>)
 8000f2a:	226e      	movs	r2, #110	@ 0x6e
 8000f2c:	2132      	movs	r1, #50	@ 0x32
 8000f2e:	f001 feef 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&touchscreen_sprite, 50, 150);
 8000f32:	2296      	movs	r2, #150	@ 0x96
 8000f34:	483f      	ldr	r0, [pc, #252]	@ (8001034 <Intro+0x8f0>)
 8000f36:	2132      	movs	r1, #50	@ 0x32
 8000f38:	f001 feea 	bl	8002d10 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&play_with_sprite, &background);
 8000f3c:	491a      	ldr	r1, [pc, #104]	@ (8000fa8 <Intro+0x864>)
 8000f3e:	483b      	ldr	r0, [pc, #236]	@ (800102c <Intro+0x8e8>)
 8000f40:	f001 fa1c 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&buttons_sprite, &background);
 8000f44:	4918      	ldr	r1, [pc, #96]	@ (8000fa8 <Intro+0x864>)
 8000f46:	483a      	ldr	r0, [pc, #232]	@ (8001030 <Intro+0x8ec>)
 8000f48:	f001 fa18 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&touchscreen_sprite, &background);
 8000f4c:	4916      	ldr	r1, [pc, #88]	@ (8000fa8 <Intro+0x864>)
 8000f4e:	4839      	ldr	r0, [pc, #228]	@ (8001034 <Intro+0x8f0>)
 8000f50:	f001 fa14 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "PLAY WITH:", &choose_theme_text);
 8000f54:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <Intro+0x884>)
 8000f56:	4a38      	ldr	r2, [pc, #224]	@ (8001038 <Intro+0x8f4>)
 8000f58:	2150      	movs	r1, #80	@ 0x50
 8000f5a:	203c      	movs	r0, #60	@ 0x3c
 8000f5c:	f001 ffba 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "BUTTONS", &dark_theme_text);
 8000f60:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd0 <Intro+0x88c>)
 8000f62:	4a36      	ldr	r2, [pc, #216]	@ (800103c <Intro+0x8f8>)
 8000f64:	2178      	movs	r1, #120	@ 0x78
 8000f66:	203c      	movs	r0, #60	@ 0x3c
 8000f68:	f001 ffb4 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "TOUCHSCREEN", &light_theme_text);
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd8 <Intro+0x894>)
 8000f6e:	4a34      	ldr	r2, [pc, #208]	@ (8001040 <Intro+0x8fc>)
 8000f70:	21a0      	movs	r1, #160	@ 0xa0
 8000f72:	203c      	movs	r0, #60	@ 0x3c
 8000f74:	f001 ffae 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&choose_theme_text);
 8000f78:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <Intro+0x884>)
 8000f7a:	f001 fb13 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&dark_theme_text);
 8000f7e:	4814      	ldr	r0, [pc, #80]	@ (8000fd0 <Intro+0x88c>)
 8000f80:	f001 fb10 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 8000f84:	4814      	ldr	r0, [pc, #80]	@ (8000fd8 <Intro+0x894>)
 8000f86:	f001 fb0d 	bl	80025a4 <GFX_display_text_object>
			OBJ_init_text_small(230, 120, "->", &text_selector);
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <Intro+0x89c>)
 8000f8c:	4a15      	ldr	r2, [pc, #84]	@ (8000fe4 <Intro+0x8a0>)
 8000f8e:	2178      	movs	r1, #120	@ 0x78
 8000f90:	20e6      	movs	r0, #230	@ 0xe6
 8000f92:	f001 ff9f 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&text_selector);
 8000f96:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <Intro+0x89c>)
 8000f98:	f001 fb04 	bl	80025a4 <GFX_display_text_object>
			previous_selected_play_style = selected_play_style;
 8000f9c:	4b29      	ldr	r3, [pc, #164]	@ (8001044 <Intro+0x900>)
 8000f9e:	6822      	ldr	r2, [r4, #0]
 8000fa0:	601a      	str	r2, [r3, #0]
			play_style_menu_initialized = 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	7033      	strb	r3, [r6, #0]
		if (previous_selected_play_style != selected_play_style) {
 8000fa6:	e572      	b.n	8000a8e <Intro+0x34a>
 8000fa8:	20000a7c 	.word	0x20000a7c
 8000fac:	20000110 	.word	0x20000110
 8000fb0:	2000081c 	.word	0x2000081c
 8000fb4:	20000580 	.word	0x20000580
 8000fb8:	20000608 	.word	0x20000608
 8000fbc:	20000998 	.word	0x20000998
 8000fc0:	200007d0 	.word	0x200007d0
 8000fc4:	20000784 	.word	0x20000784
 8000fc8:	20000540 	.word	0x20000540
 8000fcc:	08009734 	.word	0x08009734
 8000fd0:	2000043c 	.word	0x2000043c
 8000fd4:	08009744 	.word	0x08009744
 8000fd8:	20000428 	.word	0x20000428
 8000fdc:	0800974c 	.word	0x0800974c
 8000fe0:	20000504 	.word	0x20000504
 8000fe4:	08009730 	.word	0x08009730
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	20000868 	.word	0x20000868
 8000ff0:	200004f0 	.word	0x200004f0
 8000ff4:	08009754 	.word	0x08009754
 8000ff8:	08009764 	.word	0x08009764
 8000ffc:	200004dc 	.word	0x200004dc
 8001000:	08009768 	.word	0x08009768
 8001004:	20000478 	.word	0x20000478
 8001008:	200004c8 	.word	0x200004c8
 800100c:	0800976c 	.word	0x0800976c
 8001010:	20000464 	.word	0x20000464
 8001014:	200004b4 	.word	0x200004b4
 8001018:	08009770 	.word	0x08009770
 800101c:	20000450 	.word	0x20000450
 8001020:	200004a0 	.word	0x200004a0
 8001024:	08009774 	.word	0x08009774
 8001028:	20000128 	.word	0x20000128
 800102c:	200006ec 	.word	0x200006ec
 8001030:	200006a0 	.word	0x200006a0
 8001034:	20000654 	.word	0x20000654
 8001038:	08009790 	.word	0x08009790
 800103c:	0800979c 	.word	0x0800979c
 8001040:	080097a4 	.word	0x080097a4
 8001044:	2000000c 	.word	0x2000000c
			GFX_draw_gfx_object(&background);
 8001048:	4856      	ldr	r0, [pc, #344]	@ (80011a4 <Intro+0xa60>)
 800104a:	f000 fd73 	bl	8001b34 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 800104e:	210a      	movs	r1, #10
 8001050:	2014      	movs	r0, #20
 8001052:	f001 fe7f 	bl	8002d54 <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8001056:	4953      	ldr	r1, [pc, #332]	@ (80011a4 <Intro+0xa60>)
 8001058:	4853      	ldr	r0, [pc, #332]	@ (80011a8 <Intro+0xa64>)
 800105a:	f001 f98f 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 800105e:	2116      	movs	r1, #22
 8001060:	201e      	movs	r0, #30
 8001062:	f001 ff0f 	bl	8002e84 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 8001066:	4851      	ldr	r0, [pc, #324]	@ (80011ac <Intro+0xa68>)
 8001068:	f001 fa9c 	bl	80025a4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko2, 240, 22);
 800106c:	2216      	movs	r2, #22
 800106e:	21f0      	movs	r1, #240	@ 0xf0
 8001070:	484f      	ldr	r0, [pc, #316]	@ (80011b0 <Intro+0xa6c>)
 8001072:	f000 fe51 	bl	8001d18 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko2, &background);
 8001076:	494b      	ldr	r1, [pc, #300]	@ (80011a4 <Intro+0xa60>)
 8001078:	484d      	ldr	r0, [pc, #308]	@ (80011b0 <Intro+0xa6c>)
 800107a:	f001 f97f 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&start_game_sprite, 50, 70);
 800107e:	484d      	ldr	r0, [pc, #308]	@ (80011b4 <Intro+0xa70>)
 8001080:	2246      	movs	r2, #70	@ 0x46
 8001082:	2132      	movs	r1, #50	@ 0x32
 8001084:	f001 fe44 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&choose_theme_sprite, 50, 110);
 8001088:	484b      	ldr	r0, [pc, #300]	@ (80011b8 <Intro+0xa74>)
 800108a:	226e      	movs	r2, #110	@ 0x6e
 800108c:	2132      	movs	r1, #50	@ 0x32
 800108e:	f001 fe3f 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&high_scores_sprite, 50, 150);
 8001092:	484a      	ldr	r0, [pc, #296]	@ (80011bc <Intro+0xa78>)
 8001094:	2296      	movs	r2, #150	@ 0x96
 8001096:	2132      	movs	r1, #50	@ 0x32
 8001098:	f001 fe3a 	bl	8002d10 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&finger_or_button_sprite, 50, 190);
 800109c:	22be      	movs	r2, #190	@ 0xbe
 800109e:	4848      	ldr	r0, [pc, #288]	@ (80011c0 <Intro+0xa7c>)
 80010a0:	2132      	movs	r1, #50	@ 0x32
 80010a2:	f001 fe35 	bl	8002d10 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&start_game_sprite, &background);
 80010a6:	493f      	ldr	r1, [pc, #252]	@ (80011a4 <Intro+0xa60>)
 80010a8:	4842      	ldr	r0, [pc, #264]	@ (80011b4 <Intro+0xa70>)
 80010aa:	f001 f967 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&choose_theme_sprite,&background);
 80010ae:	493d      	ldr	r1, [pc, #244]	@ (80011a4 <Intro+0xa60>)
 80010b0:	4841      	ldr	r0, [pc, #260]	@ (80011b8 <Intro+0xa74>)
 80010b2:	f001 f963 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&high_scores_sprite, &background);
 80010b6:	493b      	ldr	r1, [pc, #236]	@ (80011a4 <Intro+0xa60>)
 80010b8:	4840      	ldr	r0, [pc, #256]	@ (80011bc <Intro+0xa78>)
 80010ba:	f001 f95f 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&finger_or_button_sprite, &background);
 80010be:	4939      	ldr	r1, [pc, #228]	@ (80011a4 <Intro+0xa60>)
 80010c0:	483f      	ldr	r0, [pc, #252]	@ (80011c0 <Intro+0xa7c>)
 80010c2:	f001 f95b 	bl	800237c <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "START GAME", &start_game_text);
 80010c6:	4b3f      	ldr	r3, [pc, #252]	@ (80011c4 <Intro+0xa80>)
 80010c8:	4a3f      	ldr	r2, [pc, #252]	@ (80011c8 <Intro+0xa84>)
 80010ca:	2150      	movs	r1, #80	@ 0x50
 80010cc:	203c      	movs	r0, #60	@ 0x3c
 80010ce:	f001 ff01 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "CHOOSE THEME", &choose_theme_text);
 80010d2:	4b3e      	ldr	r3, [pc, #248]	@ (80011cc <Intro+0xa88>)
 80010d4:	4a3e      	ldr	r2, [pc, #248]	@ (80011d0 <Intro+0xa8c>)
 80010d6:	2178      	movs	r1, #120	@ 0x78
 80010d8:	203c      	movs	r0, #60	@ 0x3c
 80010da:	f001 fefb 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "HIGH SCORES", &high_scores_text);
 80010de:	4b3d      	ldr	r3, [pc, #244]	@ (80011d4 <Intro+0xa90>)
 80010e0:	4a3d      	ldr	r2, [pc, #244]	@ (80011d8 <Intro+0xa94>)
 80010e2:	21a0      	movs	r1, #160	@ 0xa0
 80010e4:	203c      	movs	r0, #60	@ 0x3c
 80010e6:	f001 fef5 	bl	8002ed4 <OBJ_init_text_small>
			OBJ_init_text_small(60, 200, "PLAY WITH", &touch_or_button_text);
 80010ea:	4b3c      	ldr	r3, [pc, #240]	@ (80011dc <Intro+0xa98>)
 80010ec:	4a3c      	ldr	r2, [pc, #240]	@ (80011e0 <Intro+0xa9c>)
 80010ee:	21c8      	movs	r1, #200	@ 0xc8
 80010f0:	203c      	movs	r0, #60	@ 0x3c
 80010f2:	f001 feef 	bl	8002ed4 <OBJ_init_text_small>
			GFX_display_text_object(&start_game_text);
 80010f6:	4833      	ldr	r0, [pc, #204]	@ (80011c4 <Intro+0xa80>)
 80010f8:	f001 fa54 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&choose_theme_text);
 80010fc:	4833      	ldr	r0, [pc, #204]	@ (80011cc <Intro+0xa88>)
 80010fe:	f001 fa51 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&high_scores_text);
 8001102:	4834      	ldr	r0, [pc, #208]	@ (80011d4 <Intro+0xa90>)
 8001104:	f001 fa4e 	bl	80025a4 <GFX_display_text_object>
			GFX_display_text_object(&touch_or_button_text);
 8001108:	4834      	ldr	r0, [pc, #208]	@ (80011dc <Intro+0xa98>)
 800110a:	f001 fa4b 	bl	80025a4 <GFX_display_text_object>
			menu_initialized = 1;
 800110e:	2301      	movs	r3, #1
 8001110:	703b      	strb	r3, [r7, #0]
 8001112:	f7ff bbcb 	b.w	80008ac <Intro+0x168>
					loading_state++;
 8001116:	2604      	movs	r6, #4
 8001118:	e4fa      	b.n	8000b10 <Intro+0x3cc>
						loading_direction = -1;
 800111a:	f04f 39ff 	mov.w	r9, #4294967295
					loading_state++;
 800111e:	2603      	movs	r6, #3
 8001120:	e4f6      	b.n	8000b10 <Intro+0x3cc>
				press_enable = 1;
 8001122:	4b30      	ldr	r3, [pc, #192]	@ (80011e4 <Intro+0xaa0>)
		if (key != BTN_NONE) {
 8001124:	7820      	ldrb	r0, [r4, #0]
				press_enable = 1;
 8001126:	2201      	movs	r2, #1
 8001128:	701a      	strb	r2, [r3, #0]
 800112a:	f7ff bb26 	b.w	800077a <Intro+0x36>
				XPT2046_touch_get_coordinates(&x, &y);
 800112e:	a901      	add	r1, sp, #4
 8001130:	4668      	mov	r0, sp
 8001132:	f006 fa15 	bl	8007560 <XPT2046_touch_get_coordinates>
				if (y < 240 && press_enable == 1) {
 8001136:	9b01      	ldr	r3, [sp, #4]
 8001138:	2bef      	cmp	r3, #239	@ 0xef
 800113a:	f73f adcd 	bgt.w	8000cd8 <Intro+0x594>
 800113e:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <Intro+0xaa0>)
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	2a00      	cmp	r2, #0
 8001144:	f43f adc8 	beq.w	8000cd8 <Intro+0x594>
					key = BTN_OK;
 8001148:	2104      	movs	r1, #4
					press_enable = 0;
 800114a:	2200      	movs	r2, #0
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800114c:	4826      	ldr	r0, [pc, #152]	@ (80011e8 <Intro+0xaa4>)
					key = BTN_OK;
 800114e:	7021      	strb	r1, [r4, #0]
					press_enable = 0;
 8001150:	701a      	strb	r2, [r3, #0]
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001152:	f006 fd53 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
 8001156:	e5bf      	b.n	8000cd8 <Intro+0x594>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 8001158:	4824      	ldr	r0, [pc, #144]	@ (80011ec <Intro+0xaa8>)
 800115a:	f006 fd4f 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800115e:	4822      	ldr	r0, [pc, #136]	@ (80011e8 <Intro+0xaa4>)
 8001160:	f006 fd4c 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 8001164:	703e      	strb	r6, [r7, #0]
 8001166:	e5b0      	b.n	8000cca <Intro+0x586>
=======
 8000a7a:	f000 836c 	beq.w	8001156 <Intro+0xa12>
		if (previous_selected_play_style != selected_play_style) {
 8000a7e:	4fae      	ldr	r7, [pc, #696]	@ (8000d38 <Intro+0x5f4>)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	4cae      	ldr	r4, [pc, #696]	@ (8000d3c <Intro+0x5f8>)
 8000a84:	6822      	ldr	r2, [r4, #0]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d019      	beq.n	8000abe <Intro+0x37a>
			GFX_draw_one_gfx_object_on_background(&buttons_sprite, &background);
 8000a8a:	49ad      	ldr	r1, [pc, #692]	@ (8000d40 <Intro+0x5fc>)
 8000a8c:	48ad      	ldr	r0, [pc, #692]	@ (8000d44 <Intro+0x600>)
 8000a8e:	f001 fe0d 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&touchscreen_sprite, &background);
 8000a92:	49ab      	ldr	r1, [pc, #684]	@ (8000d40 <Intro+0x5fc>)
 8000a94:	48ac      	ldr	r0, [pc, #688]	@ (8000d48 <Intro+0x604>)
 8000a96:	f001 fe09 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_display_text_object(&dark_theme_text);
 8000a9a:	48ac      	ldr	r0, [pc, #688]	@ (8000d4c <Intro+0x608>)
 8000a9c:	f001 ff1a 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 8000aa0:	48ab      	ldr	r0, [pc, #684]	@ (8000d50 <Intro+0x60c>)
 8000aa2:	f001 ff17 	bl	80028d4 <GFX_display_text_object>
			switch (selected_play_style) {
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	f000 80f7 	beq.w	8000c9c <Intro+0x558>
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	f000 80e6 	beq.w	8000c80 <Intro+0x53c>
			GFX_display_text_object(&text_selector);
 8000ab4:	48a7      	ldr	r0, [pc, #668]	@ (8000d54 <Intro+0x610>)
 8000ab6:	f001 ff0d 	bl	80028d4 <GFX_display_text_object>
			previous_selected_play_style = selected_play_style;
 8000aba:	6823      	ldr	r3, [r4, #0]
 8000abc:	603b      	str	r3, [r7, #0]
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8000abe:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 8000d88 <Intro+0x644>
 8000ac2:	f898 7000 	ldrb.w	r7, [r8]
 8000ac6:	2f01      	cmp	r7, #1
 8000ac8:	f000 8183 	beq.w	8000dd2 <Intro+0x68e>
		key = KBD_get_pressed_key();
 8000acc:	f006 fff4 	bl	8007ab8 <KBD_get_pressed_key>
 8000ad0:	4ba1      	ldr	r3, [pc, #644]	@ (8000d58 <Intro+0x614>)
		if (key == BTN_UP || key == BTN_DOWN) {
 8000ad2:	2801      	cmp	r0, #1
		key = KBD_get_pressed_key();
 8000ad4:	7018      	strb	r0, [r3, #0]
		if (key == BTN_UP || key == BTN_DOWN) {
 8000ad6:	f240 80a9 	bls.w	8000c2c <Intro+0x4e8>
		} else if (key == BTN_OK || key == BTN_ESC) {
 8000ada:	1f03      	subs	r3, r0, #4
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	f63f ae4f 	bhi.w	8000780 <Intro+0x3c>
			if (key == BTN_OK) {
 8000ae2:	2804      	cmp	r0, #4
 8000ae4:	f47f af52 	bne.w	800098c <Intro+0x248>
				if (selected_play_style == 0) {
 8000ae8:	6823      	ldr	r3, [r4, #0]
 8000aea:	b103      	cbz	r3, 8000aee <Intro+0x3aa>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					current_input_mode = INPUT_TOUCHSCREEN;
 8000aec:	2301      	movs	r3, #1
 8000aee:	f888 3000 	strb.w	r3, [r8]
 8000af2:	e74b      	b.n	800098c <Intro+0x248>
					OBJ_init_loading_text(96, 196, "LOADING...");
 8000af4:	4a99      	ldr	r2, [pc, #612]	@ (8000d5c <Intro+0x618>)
 8000af6:	21c4      	movs	r1, #196	@ 0xc4
 8000af8:	2060      	movs	r0, #96	@ 0x60
 8000afa:	f002 fb11 	bl	8003120 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000afe:	4898      	ldr	r0, [pc, #608]	@ (8000d60 <Intro+0x61c>)
 8000b00:	f001 fee8 	bl	80028d4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000b04:	4897      	ldr	r0, [pc, #604]	@ (8000d64 <Intro+0x620>)
 8000b06:	f001 fee5 	bl	80028d4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000b0a:	f1b9 0f01 	cmp.w	r9, #1
 8000b0e:	f000 837a 	beq.w	8001206 <Intro+0xac2>
				} else if (loading_direction == -1) {
<<<<<<< HEAD
 800117e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001182:	f47f acc5 	bne.w	8000b10 <Intro+0x3cc>
					loading_state--;
 8001186:	3e01      	subs	r6, #1
					if (loading_state == 0) {
 8001188:	e4c2      	b.n	8000b10 <Intro+0x3cc>
		printf("Intro(): Error - unknown state (%d)", intro_state);
 800118a:	481a      	ldr	r0, [pc, #104]	@ (80011f4 <Intro+0xab0>)
 800118c:	f007 f9ce 	bl	800852c <iprintf>
		HAL_Delay(5000);
 8001190:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001194:	f002 fcba 	bl	8003b0c <HAL_Delay>
		intro_state = INTRO_INIT;
 8001198:	2300      	movs	r3, #0
 800119a:	702b      	strb	r3, [r5, #0]
		break;
 800119c:	f7ff baf0 	b.w	8000780 <Intro+0x3c>
=======
 8000b12:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000b16:	d119      	bne.n	8000b4c <Intro+0x408>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					loading_state++;
 8000b18:	2602      	movs	r6, #2
 8000b1a:	e017      	b.n	8000b4c <Intro+0x408>
					GFX_draw_one_gfx_object_on_background(&loading_sprite, &background);
 8000b1c:	4988      	ldr	r1, [pc, #544]	@ (8000d40 <Intro+0x5fc>)
 8000b1e:	4892      	ldr	r0, [pc, #584]	@ (8000d68 <Intro+0x624>)
 8000b20:	f001 fdc4 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
					OBJ_init_loading_text(96, 196, "LOADING");
 8000b24:	4a91      	ldr	r2, [pc, #580]	@ (8000d6c <Intro+0x628>)
 8000b26:	21c4      	movs	r1, #196	@ 0xc4
 8000b28:	2060      	movs	r0, #96	@ 0x60
 8000b2a:	f002 faf9 	bl	8003120 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000b2e:	488c      	ldr	r0, [pc, #560]	@ (8000d60 <Intro+0x61c>)
 8000b30:	f001 fed0 	bl	80028d4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000b34:	488b      	ldr	r0, [pc, #556]	@ (8000d64 <Intro+0x620>)
 8000b36:	f001 fecd 	bl	80028d4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000b3a:	f1b9 0f01 	cmp.w	r9, #1
 8000b3e:	d03d      	beq.n	8000bbc <Intro+0x478>
				} else if (loading_direction == -1) {
 8000b40:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000b44:	f04f 36ff 	mov.w	r6, #4294967295
 8000b48:	bf18      	it	ne
 8000b4a:	2600      	movne	r6, #0
			LEDs_write(a);
 8000b4c:	b2e0      	uxtb	r0, r4
 8000b4e:	f006 fd8f 	bl	8007670 <LEDs_write>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch_leds, 100)) {
 8000b52:	4887      	ldr	r0, [pc, #540]	@ (8000d70 <Intro+0x62c>)
 8000b54:	2164      	movs	r1, #100	@ 0x64
 8000b56:	f007 f99d 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000b5a:	2800      	cmp	r0, #0
 8000b5c:	f43f ae5c 	beq.w	8000818 <Intro+0xd4>
				a = a << 1;
 8000b60:	0064      	lsls	r4, r4, #1
					a = 0x01;
 8000b62:	2c81      	cmp	r4, #129	@ 0x81
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000b64:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000b68:	4638      	mov	r0, r7
					a = 0x01;
 8000b6a:	bfa8      	it	ge
 8000b6c:	2401      	movge	r4, #1
			if (TIMUT_stopwatch_has_X_ms_passed(&update_stopwatch_intro_exit, 4000)) {
 8000b6e:	f007 f983 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000b72:	2800      	cmp	r0, #0
 8000b74:	f43f ae58 	beq.w	8000828 <Intro+0xe4>
		LEDs_off(0xFF);
 8000b78:	20ff      	movs	r0, #255	@ 0xff
 8000b7a:	f006 fd45 	bl	8007608 <LEDs_off>
		GFX_clear_gfx_object_on_background(&misko, &background);
 8000b7e:	4970      	ldr	r1, [pc, #448]	@ (8000d40 <Intro+0x5fc>)
 8000b80:	487c      	ldr	r0, [pc, #496]	@ (8000d74 <Intro+0x630>)
 8000b82:	f001 fe13 	bl	80027ac <GFX_clear_gfx_object_on_background>
		GFX_clear_gfx_object_on_background(&big_sprite, &background);
 8000b86:	496e      	ldr	r1, [pc, #440]	@ (8000d40 <Intro+0x5fc>)
 8000b88:	487b      	ldr	r0, [pc, #492]	@ (8000d78 <Intro+0x634>)
 8000b8a:	f001 fe0f 	bl	80027ac <GFX_clear_gfx_object_on_background>
		KBD_flush();
 8000b8e:	f006 ffa7 	bl	8007ae0 <KBD_flush>
		intro_state = INTRO_MAIN_MENU;
 8000b92:	2302      	movs	r3, #2
 8000b94:	702b      	strb	r3, [r5, #0]
		break;
 8000b96:	e5f3      	b.n	8000780 <Intro+0x3c>
					OBJ_init_loading_text(96, 196, "LOADING..");
 8000b98:	4a78      	ldr	r2, [pc, #480]	@ (8000d7c <Intro+0x638>)
 8000b9a:	21c4      	movs	r1, #196	@ 0xc4
 8000b9c:	2060      	movs	r0, #96	@ 0x60
 8000b9e:	f002 fabf 	bl	8003120 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000ba2:	486f      	ldr	r0, [pc, #444]	@ (8000d60 <Intro+0x61c>)
 8000ba4:	f001 fe96 	bl	80028d4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000ba8:	486e      	ldr	r0, [pc, #440]	@ (8000d64 <Intro+0x620>)
 8000baa:	f001 fe93 	bl	80028d4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000bae:	f1b9 0f01 	cmp.w	r9, #1
 8000bb2:	f000 832a 	beq.w	800120a <Intro+0xac6>
				} else if (loading_direction == -1) {
 8000bb6:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000bba:	d1ad      	bne.n	8000b18 <Intro+0x3d4>
					loading_state++;
 8000bbc:	2601      	movs	r6, #1
 8000bbe:	e7c5      	b.n	8000b4c <Intro+0x408>
					OBJ_init_loading_text(96, 196, "LOADING.");
 8000bc0:	4a6f      	ldr	r2, [pc, #444]	@ (8000d80 <Intro+0x63c>)
 8000bc2:	21c4      	movs	r1, #196	@ 0xc4
 8000bc4:	2060      	movs	r0, #96	@ 0x60
 8000bc6:	f002 faab 	bl	8003120 <OBJ_init_loading_text>
					GFX_display_text_object(&loading_text);
 8000bca:	4865      	ldr	r0, [pc, #404]	@ (8000d60 <Intro+0x61c>)
 8000bcc:	f001 fe82 	bl	80028d4 <GFX_display_text_object>
				GFX_display_text_object(&flappy_misko_text);
 8000bd0:	4864      	ldr	r0, [pc, #400]	@ (8000d64 <Intro+0x620>)
 8000bd2:	f001 fe7f 	bl	80028d4 <GFX_display_text_object>
				if (loading_direction == 1) {
 8000bd6:	f1b9 0f01 	cmp.w	r9, #1
 8000bda:	d09d      	beq.n	8000b18 <Intro+0x3d4>
				} else if (loading_direction == -1) {
 8000bdc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8000be0:	d1ec      	bne.n	8000bbc <Intro+0x478>
						loading_direction = 1;
 8000be2:	46b1      	mov	r9, r6
					loading_state--;
 8000be4:	2600      	movs	r6, #0
 8000be6:	e7b1      	b.n	8000b4c <Intro+0x408>
				GFX_update_moving_gfx_object_location(&misko);
 8000be8:	4650      	mov	r0, sl
 8000bea:	f001 fb39 	bl	8002260 <GFX_update_moving_gfx_object_location>
				GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000bee:	4954      	ldr	r1, [pc, #336]	@ (8000d40 <Intro+0x5fc>)
 8000bf0:	4650      	mov	r0, sl
 8000bf2:	f001 fd5b 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
 8000bf6:	e61e      	b.n	8000836 <Intro+0xf2>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000bf8:	4b56      	ldr	r3, [pc, #344]	@ (8000d54 <Intro+0x610>)
 8000bfa:	4a62      	ldr	r2, [pc, #392]	@ (8000d84 <Intro+0x640>)
 8000bfc:	21a0      	movs	r1, #160	@ 0xa0
 8000bfe:	20e6      	movs	r0, #230	@ 0xe6
 8000c00:	f002 faa0 	bl	8003144 <OBJ_init_text_small>
			GFX_display_text_object(&text_selector);
 8000c04:	4853      	ldr	r0, [pc, #332]	@ (8000d54 <Intro+0x610>)
 8000c06:	f001 fe65 	bl	80028d4 <GFX_display_text_object>
			previous_selected_item = selected_menu_item;
 8000c0a:	7823      	ldrb	r3, [r4, #0]
 8000c0c:	6033      	str	r3, [r6, #0]
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8000c0e:	4b5e      	ldr	r3, [pc, #376]	@ (8000d88 <Intro+0x644>)
 8000c10:	781e      	ldrb	r6, [r3, #0]
 8000c12:	2e01      	cmp	r6, #1
 8000c14:	f000 80c4 	beq.w	8000da0 <Intro+0x65c>
		key = KBD_get_pressed_key();
 8000c18:	f006 ff4e 	bl	8007ab8 <KBD_get_pressed_key>
 8000c1c:	4b4e      	ldr	r3, [pc, #312]	@ (8000d58 <Intro+0x614>)
 8000c1e:	7018      	strb	r0, [r3, #0]
		if (key == BTN_UP) {
 8000c20:	b950      	cbnz	r0, 8000c38 <Intro+0x4f4>
			if (selected_menu_item == 0) {
 8000c22:	7823      	ldrb	r3, [r4, #0]
 8000c24:	bb13      	cbnz	r3, 8000c6c <Intro+0x528>
				selected_menu_item = MENU_ITEMS_COUNT - 1;
 8000c26:	2303      	movs	r3, #3
 8000c28:	7023      	strb	r3, [r4, #0]
 8000c2a:	e5a9      	b.n	8000780 <Intro+0x3c>
			selected_play_style = !selected_play_style;
 8000c2c:	6823      	ldr	r3, [r4, #0]
 8000c2e:	fab3 f383 	clz	r3, r3
 8000c32:	095b      	lsrs	r3, r3, #5
 8000c34:	6023      	str	r3, [r4, #0]
 8000c36:	e5a3      	b.n	8000780 <Intro+0x3c>
		} else if (key == BTN_DOWN) {
 8000c38:	2801      	cmp	r0, #1
 8000c3a:	d028      	beq.n	8000c8e <Intro+0x54a>
		} else if (key == BTN_OK) {
 8000c3c:	2804      	cmp	r0, #4
 8000c3e:	f47f ad9f 	bne.w	8000780 <Intro+0x3c>
			switch (selected_menu_item) {
 8000c42:	7823      	ldrb	r3, [r4, #0]
 8000c44:	2b03      	cmp	r3, #3
 8000c46:	f63f ad9b 	bhi.w	8000780 <Intro+0x3c>
 8000c4a:	e8df f003 	tbb	[pc, r3]
 8000c4e:	5459      	.short	0x5459
 8000c50:	4a4f      	.short	0x4a4f
			intro_state = INTRO_INIT;
 8000c52:	2400      	movs	r4, #0
			GFX_draw_gfx_object(&background);
 8000c54:	483a      	ldr	r0, [pc, #232]	@ (8000d40 <Intro+0x5fc>)
			intro_state = INTRO_INIT;
 8000c56:	702c      	strb	r4, [r5, #0]
			GFX_draw_gfx_object(&background);
 8000c58:	f001 f904 	bl	8001e64 <GFX_draw_gfx_object>
			touch_init = 0;  
 8000c5c:	494b      	ldr	r1, [pc, #300]	@ (8000d8c <Intro+0x648>)
			press_enable = 1;  
 8000c5e:	4a4c      	ldr	r2, [pc, #304]	@ (8000d90 <Intro+0x64c>)
			touch_initialized = 0; 
 8000c60:	4b4c      	ldr	r3, [pc, #304]	@ (8000d94 <Intro+0x650>)
			touch_init = 0;  
 8000c62:	700c      	strb	r4, [r1, #0]
			press_enable = 1;  
 8000c64:	2001      	movs	r0, #1
 8000c66:	7010      	strb	r0, [r2, #0]
			touch_initialized = 0; 
 8000c68:	601c      	str	r4, [r3, #0]
 8000c6a:	e58a      	b.n	8000782 <Intro+0x3e>
				selected_menu_item--;
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	7023      	strb	r3, [r4, #0]
 8000c70:	e586      	b.n	8000780 <Intro+0x3c>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000c72:	4b38      	ldr	r3, [pc, #224]	@ (8000d54 <Intro+0x610>)
 8000c74:	4a43      	ldr	r2, [pc, #268]	@ (8000d84 <Intro+0x640>)
 8000c76:	21a0      	movs	r1, #160	@ 0xa0
 8000c78:	20e6      	movs	r0, #230	@ 0xe6
 8000c7a:	f002 fa63 	bl	8003144 <OBJ_init_text_small>
				break;
 8000c7e:	e670      	b.n	8000962 <Intro+0x21e>
				OBJ_init_text_small(230, 160, "->", &text_selector);
 8000c80:	4b34      	ldr	r3, [pc, #208]	@ (8000d54 <Intro+0x610>)
 8000c82:	4a40      	ldr	r2, [pc, #256]	@ (8000d84 <Intro+0x640>)
 8000c84:	21a0      	movs	r1, #160	@ 0xa0
 8000c86:	20e6      	movs	r0, #230	@ 0xe6
 8000c88:	f002 fa5c 	bl	8003144 <OBJ_init_text_small>
				break;
 8000c8c:	e712      	b.n	8000ab4 <Intro+0x370>
			if (selected_menu_item == MENU_ITEMS_COUNT - 1) {
 8000c8e:	7823      	ldrb	r3, [r4, #0]
 8000c90:	2b03      	cmp	r3, #3
				selected_menu_item = 0;
 8000c92:	bf0c      	ite	eq
 8000c94:	2300      	moveq	r3, #0
				selected_menu_item++;
 8000c96:	3301      	addne	r3, #1
 8000c98:	7023      	strb	r3, [r4, #0]
 8000c9a:	e571      	b.n	8000780 <Intro+0x3c>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <Intro+0x610>)
 8000c9e:	4a39      	ldr	r2, [pc, #228]	@ (8000d84 <Intro+0x640>)
 8000ca0:	2178      	movs	r1, #120	@ 0x78
 8000ca2:	20e6      	movs	r0, #230	@ 0xe6
 8000ca4:	f002 fa4e 	bl	8003144 <OBJ_init_text_small>
				break;
 8000ca8:	e704      	b.n	8000ab4 <Intro+0x370>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000caa:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <Intro+0x610>)
 8000cac:	4a35      	ldr	r2, [pc, #212]	@ (8000d84 <Intro+0x640>)
 8000cae:	2178      	movs	r1, #120	@ 0x78
 8000cb0:	20e6      	movs	r0, #230	@ 0xe6
 8000cb2:	f002 fa47 	bl	8003144 <OBJ_init_text_small>
				break;
 8000cb6:	e654      	b.n	8000962 <Intro+0x21e>
				OBJ_init_text_small(230, 200, "->", &text_selector);
 8000cb8:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <Intro+0x610>)
 8000cba:	4a32      	ldr	r2, [pc, #200]	@ (8000d84 <Intro+0x640>)
 8000cbc:	21c8      	movs	r1, #200	@ 0xc8
 8000cbe:	20e6      	movs	r0, #230	@ 0xe6
 8000cc0:	f002 fa40 	bl	8003144 <OBJ_init_text_small>
				break;
 8000cc4:	e79e      	b.n	8000c04 <Intro+0x4c0>
				OBJ_init_text_small(230, 120, "->", &text_selector);
 8000cc6:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <Intro+0x610>)
 8000cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8000d84 <Intro+0x640>)
 8000cca:	2178      	movs	r1, #120	@ 0x78
 8000ccc:	20e6      	movs	r0, #230	@ 0xe6
 8000cce:	f002 fa39 	bl	8003144 <OBJ_init_text_small>
				break;
 8000cd2:	e797      	b.n	8000c04 <Intro+0x4c0>
				OBJ_init_text_small(230, 80, "->", &text_selector);
 8000cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d54 <Intro+0x610>)
 8000cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8000d84 <Intro+0x640>)
 8000cd8:	2150      	movs	r1, #80	@ 0x50
 8000cda:	20e6      	movs	r0, #230	@ 0xe6
 8000cdc:	f002 fa32 	bl	8003144 <OBJ_init_text_small>
				break;
 8000ce0:	e790      	b.n	8000c04 <Intro+0x4c0>
				intro_state = INTRO_PLAY_WITH;
 8000ce2:	2206      	movs	r2, #6
				menu_initialized = 0;
 8000ce4:	2300      	movs	r3, #0
				intro_state = INTRO_PLAY_WITH;
 8000ce6:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000ce8:	703b      	strb	r3, [r7, #0]
				break;
 8000cea:	e549      	b.n	8000780 <Intro+0x3c>
				intro_state = INTRO_HIGH_SCORES;
 8000cec:	2205      	movs	r2, #5
				menu_initialized = 0;
 8000cee:	2300      	movs	r3, #0
				intro_state = INTRO_HIGH_SCORES;
 8000cf0:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000cf2:	703b      	strb	r3, [r7, #0]
				break;
 8000cf4:	e544      	b.n	8000780 <Intro+0x3c>
				intro_state = INTRO_CHOOSE_THEME;
 8000cf6:	2204      	movs	r2, #4
				menu_initialized = 0;
 8000cf8:	2300      	movs	r3, #0
				intro_state = INTRO_CHOOSE_THEME;
 8000cfa:	702a      	strb	r2, [r5, #0]
				menu_initialized = 0;
 8000cfc:	703b      	strb	r3, [r7, #0]
				break;
 8000cfe:	e53f      	b.n	8000780 <Intro+0x3c>
				menu_initialized = 0;
 8000d00:	2200      	movs	r2, #0
				intro_state = INTRO_PRESS_ANY_KEY;
 8000d02:	2301      	movs	r3, #1
				menu_initialized = 0;
 8000d04:	703a      	strb	r2, [r7, #0]
				intro_state = INTRO_PRESS_ANY_KEY;
 8000d06:	702b      	strb	r3, [r5, #0]
				break;
 8000d08:	e53a      	b.n	8000780 <Intro+0x3c>
			if (!touch_init) {
 8000d0a:	4f20      	ldr	r7, [pc, #128]	@ (8000d8c <Intro+0x648>)
 8000d0c:	783b      	ldrb	r3, [r7, #0]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f000 82d1 	beq.w	80012b6 <Intro+0xb72>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8000d14:	4820      	ldr	r0, [pc, #128]	@ (8000d98 <Intro+0x654>)
 8000d16:	2164      	movs	r1, #100	@ 0x64
 8000d18:	f007 f8bc 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000d1c:	2800      	cmp	r0, #0
 8000d1e:	f040 82b4 	bne.w	800128a <Intro+0xb46>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8000d22:	481e      	ldr	r0, [pc, #120]	@ (8000d9c <Intro+0x658>)
 8000d24:	2164      	movs	r1, #100	@ 0x64
 8000d26:	f007 f8a7 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	f040 8271 	bne.w	8001212 <Intro+0xace>
		if (key != BTN_NONE) {
 8000d30:	7820      	ldrb	r0, [r4, #0]
 8000d32:	e522      	b.n	800077a <Intro+0x36>
 8000d34:	20000134 	.word	0x20000134
 8000d38:	20000008 	.word	0x20000008
 8000d3c:	20000130 	.word	0x20000130
 8000d40:	20000a40 	.word	0x20000a40
 8000d44:	20000664 	.word	0x20000664
 8000d48:	20000618 	.word	0x20000618
 8000d4c:	2000044c 	.word	0x2000044c
 8000d50:	20000438 	.word	0x20000438
 8000d54:	20000514 	.word	0x20000514
 8000d58:	2000036c 	.word	0x2000036c
 8000d5c:	08009960 	.word	0x08009960
 8000d60:	20000578 	.word	0x20000578
 8000d64:	20000590 	.word	0x20000590
 8000d68:	20000878 	.word	0x20000878
 8000d6c:	08009940 	.word	0x08009940
 8000d70:	20000364 	.word	0x20000364
 8000d74:	200005cc 	.word	0x200005cc
 8000d78:	200007e0 	.word	0x200007e0
 8000d7c:	08009954 	.word	0x08009954
 8000d80:	08009948 	.word	0x08009948
 8000d84:	080099a0 	.word	0x080099a0
 8000d88:	2000037d 	.word	0x2000037d
 8000d8c:	2000012d 	.word	0x2000012d
 8000d90:	20000004 	.word	0x20000004
 8000d94:	20000118 	.word	0x20000118
 8000d98:	20000104 	.word	0x20000104
 8000d9c:	200000fc 	.word	0x200000fc
			if (!touch_init) {
 8000da0:	f8df 8260 	ldr.w	r8, [pc, #608]	@ 8001004 <Intro+0x8c0>
 8000da4:	f898 3000 	ldrb.w	r3, [r8]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f000 835f 	beq.w	800146c <Intro+0xd28>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8000dae:	4892      	ldr	r0, [pc, #584]	@ (8000ff8 <Intro+0x8b4>)
 8000db0:	2164      	movs	r1, #100	@ 0x64
 8000db2:	f007 f86f 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000db6:	2800      	cmp	r0, #0
 8000db8:	f040 832a 	bne.w	8001410 <Intro+0xccc>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8000dbc:	488f      	ldr	r0, [pc, #572]	@ (8000ffc <Intro+0x8b8>)
 8000dbe:	2164      	movs	r1, #100	@ 0x64
 8000dc0:	f007 f85a 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000dc4:	2800      	cmp	r0, #0
 8000dc6:	f43f af27 	beq.w	8000c18 <Intro+0x4d4>
				press_enable = 1;
 8000dca:	4b8d      	ldr	r3, [pc, #564]	@ (8001000 <Intro+0x8bc>)
 8000dcc:	2201      	movs	r2, #1
 8000dce:	701a      	strb	r2, [r3, #0]
 8000dd0:	e722      	b.n	8000c18 <Intro+0x4d4>
			if (!touch_init) {
 8000dd2:	f8df 9230 	ldr.w	r9, [pc, #560]	@ 8001004 <Intro+0x8c0>
 8000dd6:	f899 3000 	ldrb.w	r3, [r9]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	f000 82ca 	beq.w	8001374 <Intro+0xc30>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8000de0:	4885      	ldr	r0, [pc, #532]	@ (8000ff8 <Intro+0x8b4>)
 8000de2:	2164      	movs	r1, #100	@ 0x64
 8000de4:	f007 f856 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000de8:	2800      	cmp	r0, #0
 8000dea:	f040 8294 	bne.w	8001316 <Intro+0xbd2>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8000dee:	4883      	ldr	r0, [pc, #524]	@ (8000ffc <Intro+0x8b8>)
 8000df0:	2164      	movs	r1, #100	@ 0x64
 8000df2:	f007 f841 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000df6:	2800      	cmp	r0, #0
 8000df8:	f43f ae68 	beq.w	8000acc <Intro+0x388>
				press_enable = 1;
 8000dfc:	4b80      	ldr	r3, [pc, #512]	@ (8001000 <Intro+0x8bc>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	701a      	strb	r2, [r3, #0]
 8000e02:	e663      	b.n	8000acc <Intro+0x388>
			if (!touch_init) {
 8000e04:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 8001004 <Intro+0x8c0>
 8000e08:	f898 3000 	ldrb.w	r3, [r8]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f000 8233 	beq.w	8001278 <Intro+0xb34>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8000e12:	4879      	ldr	r0, [pc, #484]	@ (8000ff8 <Intro+0x8b4>)
 8000e14:	2164      	movs	r1, #100	@ 0x64
 8000e16:	f007 f83d 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000e1a:	2800      	cmp	r0, #0
 8000e1c:	f040 81ff 	bne.w	800121e <Intro+0xada>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8000e20:	4876      	ldr	r0, [pc, #472]	@ (8000ffc <Intro+0x8b8>)
 8000e22:	2164      	movs	r1, #100	@ 0x64
 8000e24:	f007 f828 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000e28:	2800      	cmp	r0, #0
 8000e2a:	f43f ada4 	beq.w	8000976 <Intro+0x232>
				press_enable = 1;
 8000e2e:	4b74      	ldr	r3, [pc, #464]	@ (8001000 <Intro+0x8bc>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	e59f      	b.n	8000976 <Intro+0x232>
			if (!touch_init) {
 8000e36:	4f73      	ldr	r7, [pc, #460]	@ (8001004 <Intro+0x8c0>)
 8000e38:	783b      	ldrb	r3, [r7, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	f000 8263 	beq.w	8001306 <Intro+0xbc2>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8000e40:	486d      	ldr	r0, [pc, #436]	@ (8000ff8 <Intro+0x8b4>)
 8000e42:	2164      	movs	r1, #100	@ 0x64
 8000e44:	f007 f826 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8000e48:	2800      	cmp	r0, #0
 8000e4a:	f040 823c 	bne.w	80012c6 <Intro+0xb82>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8000e4e:	486b      	ldr	r0, [pc, #428]	@ (8000ffc <Intro+0x8b8>)
 8000e50:	2164      	movs	r1, #100	@ 0x64
 8000e52:	f007 f811 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8000e56:	2800      	cmp	r0, #0
 8000e58:	f43f adad 	beq.w	80009b6 <Intro+0x272>
				press_enable = 1;
 8000e5c:	4b68      	ldr	r3, [pc, #416]	@ (8001000 <Intro+0x8bc>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	e5a8      	b.n	80009b6 <Intro+0x272>
			GFX_draw_gfx_object(&background);
 8000e64:	4868      	ldr	r0, [pc, #416]	@ (8001008 <Intro+0x8c4>)
 8000e66:	f000 fffd 	bl	8001e64 <GFX_draw_gfx_object>
			OBJ_init_high_score_sprite_large(30, 30);
 8000e6a:	211e      	movs	r1, #30
 8000e6c:	4608      	mov	r0, r1
 8000e6e:	f002 f8e3 	bl	8003038 <OBJ_init_high_score_sprite_large>
			GFX_draw_one_gfx_object_on_background(&high_score_sprite_large,&background);
 8000e72:	4965      	ldr	r1, [pc, #404]	@ (8001008 <Intro+0x8c4>)
 8000e74:	4865      	ldr	r0, [pc, #404]	@ (800100c <Intro+0x8c8>)
 8000e76:	f001 fc19 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			uint16_t *high_scores = Get_High_Scores();
 8000e7a:	f7ff fc55 	bl	8000728 <Get_High_Scores>
			OBJ_init_text_big(67, 40, "HIGH SCORES:", &high_scores_menu_text);
 8000e7e:	4b64      	ldr	r3, [pc, #400]	@ (8001010 <Intro+0x8cc>)
 8000e80:	4a64      	ldr	r2, [pc, #400]	@ (8001014 <Intro+0x8d0>)
			uint16_t *high_scores = Get_High_Scores();
 8000e82:	4606      	mov	r6, r0
			OBJ_init_text_big(67, 40, "HIGH SCORES:", &high_scores_menu_text);
 8000e84:	2128      	movs	r1, #40	@ 0x28
 8000e86:	2043      	movs	r0, #67	@ 0x43
 8000e88:	f002 f96c 	bl	8003164 <OBJ_init_text_big>
			GFX_display_text_object(&high_scores_menu_text);
 8000e8c:	4860      	ldr	r0, [pc, #384]	@ (8001010 <Intro+0x8cc>)
 8000e8e:	f001 fd21 	bl	80028d4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[0]);
 8000e92:	8832      	ldrh	r2, [r6, #0]
 8000e94:	4960      	ldr	r1, [pc, #384]	@ (8001018 <Intro+0x8d4>)
 8000e96:	a801      	add	r0, sp, #4
 8000e98:	f007 fd46 	bl	8008928 <siprintf>
			OBJ_init_text_big(50, 75, "1.", &high_score1_text);
 8000e9c:	4b5f      	ldr	r3, [pc, #380]	@ (800101c <Intro+0x8d8>)
 8000e9e:	4a60      	ldr	r2, [pc, #384]	@ (8001020 <Intro+0x8dc>)
 8000ea0:	214b      	movs	r1, #75	@ 0x4b
 8000ea2:	2032      	movs	r0, #50	@ 0x32
 8000ea4:	f002 f95e 	bl	8003164 <OBJ_init_text_big>
			OBJ_init_text_big(95, 75, score_text, &high_score1_text_value);
 8000ea8:	4b5e      	ldr	r3, [pc, #376]	@ (8001024 <Intro+0x8e0>)
 8000eaa:	aa01      	add	r2, sp, #4
 8000eac:	214b      	movs	r1, #75	@ 0x4b
 8000eae:	205f      	movs	r0, #95	@ 0x5f
 8000eb0:	f002 f958 	bl	8003164 <OBJ_init_text_big>
			GFX_display_text_object(&high_score1_text);
 8000eb4:	4859      	ldr	r0, [pc, #356]	@ (800101c <Intro+0x8d8>)
 8000eb6:	f001 fd0d 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&high_score1_text_value);
 8000eba:	485a      	ldr	r0, [pc, #360]	@ (8001024 <Intro+0x8e0>)
 8000ebc:	f001 fd0a 	bl	80028d4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[1]);
 8000ec0:	8872      	ldrh	r2, [r6, #2]
 8000ec2:	4955      	ldr	r1, [pc, #340]	@ (8001018 <Intro+0x8d4>)
 8000ec4:	a801      	add	r0, sp, #4
 8000ec6:	f007 fd2f 	bl	8008928 <siprintf>
			OBJ_init_text_big(50, 110, "2.", &high_score2_text);
 8000eca:	4b57      	ldr	r3, [pc, #348]	@ (8001028 <Intro+0x8e4>)
 8000ecc:	4a57      	ldr	r2, [pc, #348]	@ (800102c <Intro+0x8e8>)
 8000ece:	216e      	movs	r1, #110	@ 0x6e
 8000ed0:	2032      	movs	r0, #50	@ 0x32
 8000ed2:	f002 f947 	bl	8003164 <OBJ_init_text_big>
			OBJ_init_text_big(95, 110, score_text, &high_score2_text_value);
 8000ed6:	4b56      	ldr	r3, [pc, #344]	@ (8001030 <Intro+0x8ec>)
 8000ed8:	aa01      	add	r2, sp, #4
 8000eda:	216e      	movs	r1, #110	@ 0x6e
 8000edc:	205f      	movs	r0, #95	@ 0x5f
 8000ede:	f002 f941 	bl	8003164 <OBJ_init_text_big>
			GFX_display_text_object(&high_score2_text);
 8000ee2:	4851      	ldr	r0, [pc, #324]	@ (8001028 <Intro+0x8e4>)
 8000ee4:	f001 fcf6 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&high_score2_text_value);
 8000ee8:	4851      	ldr	r0, [pc, #324]	@ (8001030 <Intro+0x8ec>)
 8000eea:	f001 fcf3 	bl	80028d4 <GFX_display_text_object>
			sprintf(score_text, "%d", high_scores[2]);
 8000eee:	88b2      	ldrh	r2, [r6, #4]
 8000ef0:	4949      	ldr	r1, [pc, #292]	@ (8001018 <Intro+0x8d4>)
 8000ef2:	a801      	add	r0, sp, #4
 8000ef4:	f007 fd18 	bl	8008928 <siprintf>
			OBJ_init_text_big(50, 145, "3.", &high_score3_text);
 8000ef8:	4b4e      	ldr	r3, [pc, #312]	@ (8001034 <Intro+0x8f0>)
 8000efa:	4a4f      	ldr	r2, [pc, #316]	@ (8001038 <Intro+0x8f4>)
 8000efc:	2191      	movs	r1, #145	@ 0x91
 8000efe:	2032      	movs	r0, #50	@ 0x32
 8000f00:	f002 f930 	bl	8003164 <OBJ_init_text_big>
			OBJ_init_text_big(95, 145, score_text, &high_score3_text_value);
 8000f04:	4b4d      	ldr	r3, [pc, #308]	@ (800103c <Intro+0x8f8>)
 8000f06:	aa01      	add	r2, sp, #4
 8000f08:	2191      	movs	r1, #145	@ 0x91
 8000f0a:	205f      	movs	r0, #95	@ 0x5f
 8000f0c:	f002 f92a 	bl	8003164 <OBJ_init_text_big>
			GFX_display_text_object(&high_score3_text);
 8000f10:	4848      	ldr	r0, [pc, #288]	@ (8001034 <Intro+0x8f0>)
 8000f12:	f001 fcdf 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&high_score3_text_value);
 8000f16:	4849      	ldr	r0, [pc, #292]	@ (800103c <Intro+0x8f8>)
 8000f18:	f001 fcdc 	bl	80028d4 <GFX_display_text_object>
			OBJ_init_text_tiny(50, 185, "PRESS ANY KEY TO GO BACK", &press_to_go_back_text);
 8000f1c:	4b48      	ldr	r3, [pc, #288]	@ (8001040 <Intro+0x8fc>)
 8000f1e:	4a49      	ldr	r2, [pc, #292]	@ (8001044 <Intro+0x900>)
 8000f20:	21b9      	movs	r1, #185	@ 0xb9
 8000f22:	2032      	movs	r0, #50	@ 0x32
 8000f24:	f002 f92e 	bl	8003184 <OBJ_init_text_tiny>
			GFX_display_text_object(&press_to_go_back_text);
 8000f28:	4845      	ldr	r0, [pc, #276]	@ (8001040 <Intro+0x8fc>)
 8000f2a:	f001 fcd3 	bl	80028d4 <GFX_display_text_object>
			high_scores_initialized = 1;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	7023      	strb	r3, [r4, #0]
 8000f32:	e53b      	b.n	80009ac <Intro+0x268>
			GFX_draw_gfx_object(&background);
 8000f34:	4834      	ldr	r0, [pc, #208]	@ (8001008 <Intro+0x8c4>)
			previous_selected_theme = selected_theme;
 8000f36:	4c44      	ldr	r4, [pc, #272]	@ (8001048 <Intro+0x904>)
			GFX_draw_gfx_object(&background);
 8000f38:	f000 ff94 	bl	8001e64 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 8000f3c:	210a      	movs	r1, #10
 8000f3e:	2014      	movs	r0, #20
 8000f40:	f002 f854 	bl	8002fec <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8000f44:	4930      	ldr	r1, [pc, #192]	@ (8001008 <Intro+0x8c4>)
 8000f46:	4841      	ldr	r0, [pc, #260]	@ (800104c <Intro+0x908>)
 8000f48:	f001 fbb0 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 8000f4c:	2116      	movs	r1, #22
 8000f4e:	201e      	movs	r0, #30
 8000f50:	f002 f8d0 	bl	80030f4 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 8000f54:	483e      	ldr	r0, [pc, #248]	@ (8001050 <Intro+0x90c>)
 8000f56:	f001 fcbd 	bl	80028d4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko, 240, 22);
 8000f5a:	2216      	movs	r2, #22
 8000f5c:	21f0      	movs	r1, #240	@ 0xf0
 8000f5e:	483d      	ldr	r0, [pc, #244]	@ (8001054 <Intro+0x910>)
 8000f60:	f001 f872 	bl	8002048 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko, &background);
 8000f64:	4928      	ldr	r1, [pc, #160]	@ (8001008 <Intro+0x8c4>)
 8000f66:	483b      	ldr	r0, [pc, #236]	@ (8001054 <Intro+0x910>)
 8000f68:	f001 fba0 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&choose_theme_sprite, 50, 70);
 8000f6c:	483a      	ldr	r0, [pc, #232]	@ (8001058 <Intro+0x914>)
 8000f6e:	2246      	movs	r2, #70	@ 0x46
 8000f70:	2132      	movs	r1, #50	@ 0x32
 8000f72:	f002 f819 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&dark_theme_sprite, 50, 110);
 8000f76:	4839      	ldr	r0, [pc, #228]	@ (800105c <Intro+0x918>)
 8000f78:	226e      	movs	r2, #110	@ 0x6e
 8000f7a:	2132      	movs	r1, #50	@ 0x32
 8000f7c:	f002 f814 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&light_theme_sprite, 50, 150);
 8000f80:	2296      	movs	r2, #150	@ 0x96
 8000f82:	4837      	ldr	r0, [pc, #220]	@ (8001060 <Intro+0x91c>)
 8000f84:	2132      	movs	r1, #50	@ 0x32
 8000f86:	f002 f80f 	bl	8002fa8 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&choose_theme_sprite, &background);
 8000f8a:	491f      	ldr	r1, [pc, #124]	@ (8001008 <Intro+0x8c4>)
 8000f8c:	4832      	ldr	r0, [pc, #200]	@ (8001058 <Intro+0x914>)
 8000f8e:	f001 fb8d 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&dark_theme_sprite, &background);
 8000f92:	491d      	ldr	r1, [pc, #116]	@ (8001008 <Intro+0x8c4>)
 8000f94:	4831      	ldr	r0, [pc, #196]	@ (800105c <Intro+0x918>)
 8000f96:	f001 fb89 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&light_theme_sprite, &background);
 8000f9a:	491b      	ldr	r1, [pc, #108]	@ (8001008 <Intro+0x8c4>)
 8000f9c:	4830      	ldr	r0, [pc, #192]	@ (8001060 <Intro+0x91c>)
 8000f9e:	f001 fb85 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "CHOOSE THEME:", &choose_theme_text);
 8000fa2:	4b30      	ldr	r3, [pc, #192]	@ (8001064 <Intro+0x920>)
 8000fa4:	4a30      	ldr	r2, [pc, #192]	@ (8001068 <Intro+0x924>)
 8000fa6:	2150      	movs	r1, #80	@ 0x50
 8000fa8:	203c      	movs	r0, #60	@ 0x3c
 8000faa:	f002 f8cb 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "DARK", &dark_theme_text);
 8000fae:	4b2f      	ldr	r3, [pc, #188]	@ (800106c <Intro+0x928>)
 8000fb0:	4a2f      	ldr	r2, [pc, #188]	@ (8001070 <Intro+0x92c>)
 8000fb2:	2178      	movs	r1, #120	@ 0x78
 8000fb4:	203c      	movs	r0, #60	@ 0x3c
 8000fb6:	f002 f8c5 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "LIGHT", &light_theme_text);
 8000fba:	4b2e      	ldr	r3, [pc, #184]	@ (8001074 <Intro+0x930>)
 8000fbc:	4a2e      	ldr	r2, [pc, #184]	@ (8001078 <Intro+0x934>)
 8000fbe:	21a0      	movs	r1, #160	@ 0xa0
 8000fc0:	203c      	movs	r0, #60	@ 0x3c
 8000fc2:	f002 f8bf 	bl	8003144 <OBJ_init_text_small>
			GFX_display_text_object(&choose_theme_text);
 8000fc6:	4827      	ldr	r0, [pc, #156]	@ (8001064 <Intro+0x920>)
 8000fc8:	f001 fc84 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&dark_theme_text);
 8000fcc:	4827      	ldr	r0, [pc, #156]	@ (800106c <Intro+0x928>)
 8000fce:	f001 fc81 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 8000fd2:	4828      	ldr	r0, [pc, #160]	@ (8001074 <Intro+0x930>)
 8000fd4:	f001 fc7e 	bl	80028d4 <GFX_display_text_object>
			OBJ_init_text_small(230, 120, "->", &text_selector);
 8000fd8:	4b28      	ldr	r3, [pc, #160]	@ (800107c <Intro+0x938>)
 8000fda:	4a29      	ldr	r2, [pc, #164]	@ (8001080 <Intro+0x93c>)
 8000fdc:	2178      	movs	r1, #120	@ 0x78
 8000fde:	20e6      	movs	r0, #230	@ 0xe6
 8000fe0:	f002 f8b0 	bl	8003144 <OBJ_init_text_small>
			GFX_display_text_object(&text_selector);
 8000fe4:	4825      	ldr	r0, [pc, #148]	@ (800107c <Intro+0x938>)
 8000fe6:	f001 fc75 	bl	80028d4 <GFX_display_text_object>
			previous_selected_theme = selected_theme;
 8000fea:	4b26      	ldr	r3, [pc, #152]	@ (8001084 <Intro+0x940>)
 8000fec:	6822      	ldr	r2, [r4, #0]
 8000fee:	601a      	str	r2, [r3, #0]
			theme_menu_initialized = 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	7033      	strb	r3, [r6, #0]
		if (previous_selected_theme != selected_theme) {
 8000ff4:	e4ba      	b.n	800096c <Intro+0x228>
 8000ff6:	bf00      	nop
 8000ff8:	20000124 	.word	0x20000124
 8000ffc:	2000011c 	.word	0x2000011c
 8001000:	20000004 	.word	0x20000004
 8001004:	2000012d 	.word	0x2000012d
 8001008:	20000a40 	.word	0x20000a40
 800100c:	2000082c 	.word	0x2000082c
 8001010:	20000500 	.word	0x20000500
 8001014:	080099c4 	.word	0x080099c4
 8001018:	080099d4 	.word	0x080099d4
 800101c:	200004ec 	.word	0x200004ec
 8001020:	080099d8 	.word	0x080099d8
 8001024:	20000488 	.word	0x20000488
 8001028:	200004d8 	.word	0x200004d8
 800102c:	080099dc 	.word	0x080099dc
 8001030:	20000474 	.word	0x20000474
 8001034:	200004c4 	.word	0x200004c4
 8001038:	080099e0 	.word	0x080099e0
 800103c:	20000460 	.word	0x20000460
 8001040:	200004b0 	.word	0x200004b0
 8001044:	080099e4 	.word	0x080099e4
 8001048:	20000110 	.word	0x20000110
 800104c:	200007e0 	.word	0x200007e0
 8001050:	20000590 	.word	0x20000590
 8001054:	200005cc 	.word	0x200005cc
 8001058:	2000095c 	.word	0x2000095c
 800105c:	20000794 	.word	0x20000794
 8001060:	20000748 	.word	0x20000748
 8001064:	20000550 	.word	0x20000550
 8001068:	080099a4 	.word	0x080099a4
 800106c:	2000044c 	.word	0x2000044c
 8001070:	080099b4 	.word	0x080099b4
 8001074:	20000438 	.word	0x20000438
 8001078:	080099bc 	.word	0x080099bc
 800107c:	20000514 	.word	0x20000514
 8001080:	080099a0 	.word	0x080099a0
 8001084:	20000000 	.word	0x20000000
			GFX_draw_gfx_object(&background);
 8001088:	48bf      	ldr	r0, [pc, #764]	@ (8001388 <Intro+0xc44>)
 800108a:	f000 feeb 	bl	8001e64 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 800108e:	210a      	movs	r1, #10
 8001090:	2014      	movs	r0, #20
 8001092:	f001 ffab 	bl	8002fec <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8001096:	49bc      	ldr	r1, [pc, #752]	@ (8001388 <Intro+0xc44>)
 8001098:	48bc      	ldr	r0, [pc, #752]	@ (800138c <Intro+0xc48>)
 800109a:	f001 fb07 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 800109e:	2116      	movs	r1, #22
 80010a0:	201e      	movs	r0, #30
 80010a2:	f002 f827 	bl	80030f4 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 80010a6:	48ba      	ldr	r0, [pc, #744]	@ (8001390 <Intro+0xc4c>)
 80010a8:	f001 fc14 	bl	80028d4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko, 240, 22);
 80010ac:	2216      	movs	r2, #22
 80010ae:	21f0      	movs	r1, #240	@ 0xf0
 80010b0:	48b8      	ldr	r0, [pc, #736]	@ (8001394 <Intro+0xc50>)
 80010b2:	f000 ffc9 	bl	8002048 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko, &background);
 80010b6:	49b4      	ldr	r1, [pc, #720]	@ (8001388 <Intro+0xc44>)
 80010b8:	48b6      	ldr	r0, [pc, #728]	@ (8001394 <Intro+0xc50>)
 80010ba:	f001 faf7 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&start_game_sprite, 50, 70);
 80010be:	48b6      	ldr	r0, [pc, #728]	@ (8001398 <Intro+0xc54>)
 80010c0:	2246      	movs	r2, #70	@ 0x46
 80010c2:	2132      	movs	r1, #50	@ 0x32
 80010c4:	f001 ff70 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&choose_theme_sprite, 50, 110);
 80010c8:	48b4      	ldr	r0, [pc, #720]	@ (800139c <Intro+0xc58>)
 80010ca:	226e      	movs	r2, #110	@ 0x6e
 80010cc:	2132      	movs	r1, #50	@ 0x32
 80010ce:	f001 ff6b 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&high_scores_sprite, 50, 150);
 80010d2:	48b3      	ldr	r0, [pc, #716]	@ (80013a0 <Intro+0xc5c>)
 80010d4:	2296      	movs	r2, #150	@ 0x96
 80010d6:	2132      	movs	r1, #50	@ 0x32
 80010d8:	f001 ff66 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&finger_or_button_sprite, 50, 190);
 80010dc:	22be      	movs	r2, #190	@ 0xbe
 80010de:	48b1      	ldr	r0, [pc, #708]	@ (80013a4 <Intro+0xc60>)
 80010e0:	2132      	movs	r1, #50	@ 0x32
 80010e2:	f001 ff61 	bl	8002fa8 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&start_game_sprite, &background);
 80010e6:	49a8      	ldr	r1, [pc, #672]	@ (8001388 <Intro+0xc44>)
 80010e8:	48ab      	ldr	r0, [pc, #684]	@ (8001398 <Intro+0xc54>)
 80010ea:	f001 fadf 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&choose_theme_sprite,&background);
 80010ee:	49a6      	ldr	r1, [pc, #664]	@ (8001388 <Intro+0xc44>)
 80010f0:	48aa      	ldr	r0, [pc, #680]	@ (800139c <Intro+0xc58>)
 80010f2:	f001 fadb 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&high_scores_sprite, &background);
 80010f6:	49a4      	ldr	r1, [pc, #656]	@ (8001388 <Intro+0xc44>)
 80010f8:	48a9      	ldr	r0, [pc, #676]	@ (80013a0 <Intro+0xc5c>)
 80010fa:	f001 fad7 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&finger_or_button_sprite, &background);
 80010fe:	49a2      	ldr	r1, [pc, #648]	@ (8001388 <Intro+0xc44>)
 8001100:	48a8      	ldr	r0, [pc, #672]	@ (80013a4 <Intro+0xc60>)
 8001102:	f001 fad3 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "START GAME", &start_game_text);
 8001106:	4ba8      	ldr	r3, [pc, #672]	@ (80013a8 <Intro+0xc64>)
 8001108:	4aa8      	ldr	r2, [pc, #672]	@ (80013ac <Intro+0xc68>)
 800110a:	2150      	movs	r1, #80	@ 0x50
 800110c:	203c      	movs	r0, #60	@ 0x3c
 800110e:	f002 f819 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "CHOOSE THEME", &choose_theme_text);
 8001112:	4ba7      	ldr	r3, [pc, #668]	@ (80013b0 <Intro+0xc6c>)
 8001114:	4aa7      	ldr	r2, [pc, #668]	@ (80013b4 <Intro+0xc70>)
 8001116:	2178      	movs	r1, #120	@ 0x78
 8001118:	203c      	movs	r0, #60	@ 0x3c
 800111a:	f002 f813 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "HIGH SCORES", &high_scores_text);
 800111e:	4ba6      	ldr	r3, [pc, #664]	@ (80013b8 <Intro+0xc74>)
 8001120:	4aa6      	ldr	r2, [pc, #664]	@ (80013bc <Intro+0xc78>)
 8001122:	21a0      	movs	r1, #160	@ 0xa0
 8001124:	203c      	movs	r0, #60	@ 0x3c
 8001126:	f002 f80d 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 200, "PLAY WITH", &touch_or_button_text);
 800112a:	4ba5      	ldr	r3, [pc, #660]	@ (80013c0 <Intro+0xc7c>)
 800112c:	4aa5      	ldr	r2, [pc, #660]	@ (80013c4 <Intro+0xc80>)
 800112e:	21c8      	movs	r1, #200	@ 0xc8
 8001130:	203c      	movs	r0, #60	@ 0x3c
 8001132:	f002 f807 	bl	8003144 <OBJ_init_text_small>
			GFX_display_text_object(&start_game_text);
 8001136:	489c      	ldr	r0, [pc, #624]	@ (80013a8 <Intro+0xc64>)
 8001138:	f001 fbcc 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&choose_theme_text);
 800113c:	489c      	ldr	r0, [pc, #624]	@ (80013b0 <Intro+0xc6c>)
 800113e:	f001 fbc9 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&high_scores_text);
 8001142:	489d      	ldr	r0, [pc, #628]	@ (80013b8 <Intro+0xc74>)
 8001144:	f001 fbc6 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&touch_or_button_text);
 8001148:	489d      	ldr	r0, [pc, #628]	@ (80013c0 <Intro+0xc7c>)
 800114a:	f001 fbc3 	bl	80028d4 <GFX_display_text_object>
			menu_initialized = 1;
 800114e:	2301      	movs	r3, #1
 8001150:	703b      	strb	r3, [r7, #0]
 8001152:	f7ff bbb9 	b.w	80008c8 <Intro+0x184>
			GFX_draw_gfx_object(&background);
 8001156:	488c      	ldr	r0, [pc, #560]	@ (8001388 <Intro+0xc44>)
			previous_selected_play_style = -1;
 8001158:	4f9b      	ldr	r7, [pc, #620]	@ (80013c8 <Intro+0xc84>)
			GFX_draw_gfx_object(&background);
 800115a:	f000 fe83 	bl	8001e64 <GFX_draw_gfx_object>
			OBJ_init_big_sprite(20, 10);
 800115e:	210a      	movs	r1, #10
 8001160:	2014      	movs	r0, #20
 8001162:	f001 ff43 	bl	8002fec <OBJ_init_big_sprite>
			GFX_draw_one_gfx_object_on_background(&big_sprite, &background);
 8001166:	4988      	ldr	r1, [pc, #544]	@ (8001388 <Intro+0xc44>)
 8001168:	4888      	ldr	r0, [pc, #544]	@ (800138c <Intro+0xc48>)
 800116a:	f001 fa9f 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_flappy_misko_text(30, 22);
 800116e:	2116      	movs	r1, #22
 8001170:	201e      	movs	r0, #30
 8001172:	f001 ffbf 	bl	80030f4 <OBJ_init_flappy_misko_text>
			GFX_display_text_object(&flappy_misko_text);
 8001176:	4886      	ldr	r0, [pc, #536]	@ (8001390 <Intro+0xc4c>)
 8001178:	f001 fbac 	bl	80028d4 <GFX_display_text_object>
			GFX_set_gfx_object_location(&misko, 240, 22);
 800117c:	2216      	movs	r2, #22
 800117e:	21f0      	movs	r1, #240	@ 0xf0
 8001180:	4884      	ldr	r0, [pc, #528]	@ (8001394 <Intro+0xc50>)
 8001182:	f000 ff61 	bl	8002048 <GFX_set_gfx_object_location>
			GFX_draw_one_gfx_object_on_background(&misko, &background);
 8001186:	4980      	ldr	r1, [pc, #512]	@ (8001388 <Intro+0xc44>)
 8001188:	4882      	ldr	r0, [pc, #520]	@ (8001394 <Intro+0xc50>)
 800118a:	f001 fa8f 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_small_sprite_object(&play_with_sprite, 50, 70);
 800118e:	488f      	ldr	r0, [pc, #572]	@ (80013cc <Intro+0xc88>)
 8001190:	2246      	movs	r2, #70	@ 0x46
 8001192:	2132      	movs	r1, #50	@ 0x32
 8001194:	f001 ff08 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&buttons_sprite, 50, 110);
 8001198:	488d      	ldr	r0, [pc, #564]	@ (80013d0 <Intro+0xc8c>)
 800119a:	226e      	movs	r2, #110	@ 0x6e
 800119c:	2132      	movs	r1, #50	@ 0x32
 800119e:	f001 ff03 	bl	8002fa8 <OBJ_init_small_sprite_object>
			OBJ_init_small_sprite_object(&touchscreen_sprite, 50, 150);
 80011a2:	2296      	movs	r2, #150	@ 0x96
 80011a4:	488b      	ldr	r0, [pc, #556]	@ (80013d4 <Intro+0xc90>)
 80011a6:	2132      	movs	r1, #50	@ 0x32
 80011a8:	f001 fefe 	bl	8002fa8 <OBJ_init_small_sprite_object>
			GFX_draw_one_gfx_object_on_background(&play_with_sprite, &background);
 80011ac:	4976      	ldr	r1, [pc, #472]	@ (8001388 <Intro+0xc44>)
 80011ae:	4887      	ldr	r0, [pc, #540]	@ (80013cc <Intro+0xc88>)
 80011b0:	f001 fa7c 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&buttons_sprite, &background);
 80011b4:	4974      	ldr	r1, [pc, #464]	@ (8001388 <Intro+0xc44>)
 80011b6:	4886      	ldr	r0, [pc, #536]	@ (80013d0 <Intro+0xc8c>)
 80011b8:	f001 fa78 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			GFX_draw_one_gfx_object_on_background(&touchscreen_sprite, &background);
 80011bc:	4972      	ldr	r1, [pc, #456]	@ (8001388 <Intro+0xc44>)
 80011be:	4885      	ldr	r0, [pc, #532]	@ (80013d4 <Intro+0xc90>)
 80011c0:	f001 fa74 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
			OBJ_init_text_small(60, 80, "PLAY WITH:", &choose_theme_text);
 80011c4:	4b7a      	ldr	r3, [pc, #488]	@ (80013b0 <Intro+0xc6c>)
 80011c6:	4a84      	ldr	r2, [pc, #528]	@ (80013d8 <Intro+0xc94>)
 80011c8:	2150      	movs	r1, #80	@ 0x50
 80011ca:	203c      	movs	r0, #60	@ 0x3c
 80011cc:	f001 ffba 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 120, "BUTTONS", &dark_theme_text);
 80011d0:	4b82      	ldr	r3, [pc, #520]	@ (80013dc <Intro+0xc98>)
 80011d2:	4a83      	ldr	r2, [pc, #524]	@ (80013e0 <Intro+0xc9c>)
 80011d4:	2178      	movs	r1, #120	@ 0x78
 80011d6:	203c      	movs	r0, #60	@ 0x3c
 80011d8:	f001 ffb4 	bl	8003144 <OBJ_init_text_small>
			OBJ_init_text_small(60, 160, "TOUCHSCREEN", &light_theme_text);
 80011dc:	4b81      	ldr	r3, [pc, #516]	@ (80013e4 <Intro+0xca0>)
 80011de:	4a82      	ldr	r2, [pc, #520]	@ (80013e8 <Intro+0xca4>)
 80011e0:	21a0      	movs	r1, #160	@ 0xa0
 80011e2:	203c      	movs	r0, #60	@ 0x3c
 80011e4:	f001 ffae 	bl	8003144 <OBJ_init_text_small>
			GFX_display_text_object(&choose_theme_text);
 80011e8:	4871      	ldr	r0, [pc, #452]	@ (80013b0 <Intro+0xc6c>)
 80011ea:	f001 fb73 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&dark_theme_text);
 80011ee:	487b      	ldr	r0, [pc, #492]	@ (80013dc <Intro+0xc98>)
 80011f0:	f001 fb70 	bl	80028d4 <GFX_display_text_object>
			GFX_display_text_object(&light_theme_text);
 80011f4:	487b      	ldr	r0, [pc, #492]	@ (80013e4 <Intro+0xca0>)
 80011f6:	f001 fb6d 	bl	80028d4 <GFX_display_text_object>
			previous_selected_play_style = -1;
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
			play_style_menu_initialized = 1;
 80011fe:	2201      	movs	r2, #1
 8001200:	7032      	strb	r2, [r6, #0]
			previous_selected_play_style = -1;
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	e43d      	b.n	8000a82 <Intro+0x33e>
					loading_state++;
 8001206:	2604      	movs	r6, #4
 8001208:	e4a0      	b.n	8000b4c <Intro+0x408>
						loading_direction = -1;
 800120a:	f04f 39ff 	mov.w	r9, #4294967295
					loading_state++;
 800120e:	2603      	movs	r6, #3
 8001210:	e49c      	b.n	8000b4c <Intro+0x408>
				press_enable = 1;
 8001212:	4b76      	ldr	r3, [pc, #472]	@ (80013ec <Intro+0xca8>)
		if (key != BTN_NONE) {
 8001214:	7820      	ldrb	r0, [r4, #0]
				press_enable = 1;
 8001216:	2201      	movs	r2, #1
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	f7ff baae 	b.w	800077a <Intro+0x36>
				XPT2046_touch_get_coordinates(&x1, &y1);
 800121e:	f8df 81e4 	ldr.w	r8, [pc, #484]	@ 8001404 <Intro+0xcc0>
 8001222:	4f73      	ldr	r7, [pc, #460]	@ (80013f0 <Intro+0xcac>)
 8001224:	4641      	mov	r1, r8
 8001226:	4638      	mov	r0, r7
 8001228:	f006 fad2 	bl	80077d0 <XPT2046_touch_get_coordinates>
				if (press_enable == 1 && x1 >= 50 && x1 <= 230) {
 800122c:	4b6f      	ldr	r3, [pc, #444]	@ (80013ec <Intro+0xca8>)
 800122e:	781a      	ldrb	r2, [r3, #0]
 8001230:	2a00      	cmp	r2, #0
 8001232:	f43f adf5 	beq.w	8000e20 <Intro+0x6dc>
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	3a32      	subs	r2, #50	@ 0x32
 800123a:	2ab4      	cmp	r2, #180	@ 0xb4
 800123c:	f63f adf0 	bhi.w	8000e20 <Intro+0x6dc>
					if (y1 >= 110 && y1 <= 140) { // DARK theme
 8001240:	f8d8 2000 	ldr.w	r2, [r8]
 8001244:	f1a2 016e 	sub.w	r1, r2, #110	@ 0x6e
 8001248:	291e      	cmp	r1, #30
 800124a:	f240 8122 	bls.w	8001492 <Intro+0xd4e>
					else if (y1 >= 150 && y1 <= 180) { // LIGHT theme
 800124e:	3a96      	subs	r2, #150	@ 0x96
 8001250:	2a1e      	cmp	r2, #30
 8001252:	f63f ade5 	bhi.w	8000e20 <Intro+0x6dc>
						selected_theme = 1;
 8001256:	2201      	movs	r2, #1
 8001258:	6022      	str	r2, [r4, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800125a:	4866      	ldr	r0, [pc, #408]	@ (80013f4 <Intro+0xcb0>)
						theme_menu_initialized = 0;
 800125c:	2200      	movs	r2, #0
						press_enable = 0;
 800125e:	701a      	strb	r2, [r3, #0]
						menu_initialized = 0;
 8001260:	4b65      	ldr	r3, [pc, #404]	@ (80013f8 <Intro+0xcb4>)
						theme_menu_initialized = 0;
 8001262:	7032      	strb	r2, [r6, #0]
						menu_initialized = 0;
 8001264:	701a      	strb	r2, [r3, #0]
						previous_selected_item = -1;
 8001266:	4b65      	ldr	r3, [pc, #404]	@ (80013fc <Intro+0xcb8>)
						intro_state = INTRO_MAIN_MENU;
 8001268:	2202      	movs	r2, #2
 800126a:	702a      	strb	r2, [r5, #0]
						previous_selected_item = -1;
 800126c:	f04f 32ff 	mov.w	r2, #4294967295
 8001270:	601a      	str	r2, [r3, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001272:	f006 fdfb 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001276:	e5d3      	b.n	8000e20 <Intro+0x6dc>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 8001278:	4861      	ldr	r0, [pc, #388]	@ (8001400 <Intro+0xcbc>)
 800127a:	f006 fdf7 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800127e:	485d      	ldr	r0, [pc, #372]	@ (80013f4 <Intro+0xcb0>)
 8001280:	f006 fdf4 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 8001284:	f888 7000 	strb.w	r7, [r8]
 8001288:	e5c3      	b.n	8000e12 <Intro+0x6ce>
				XPT2046_touch_get_coordinates(&x1, &y1);
 800128a:	4e5e      	ldr	r6, [pc, #376]	@ (8001404 <Intro+0xcc0>)
 800128c:	4858      	ldr	r0, [pc, #352]	@ (80013f0 <Intro+0xcac>)
 800128e:	4631      	mov	r1, r6
 8001290:	f006 fa9e 	bl	80077d0 <XPT2046_touch_get_coordinates>
				if (y1 < 240 && press_enable == 1) {
 8001294:	6833      	ldr	r3, [r6, #0]
 8001296:	2bef      	cmp	r3, #239	@ 0xef
 8001298:	f73f ad43 	bgt.w	8000d22 <Intro+0x5de>
 800129c:	4b53      	ldr	r3, [pc, #332]	@ (80013ec <Intro+0xca8>)
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	2a00      	cmp	r2, #0
 80012a2:	f43f ad3e 	beq.w	8000d22 <Intro+0x5de>
					key = BTN_OK;  
 80012a6:	2104      	movs	r1, #4
					press_enable = 0;
 80012a8:	2200      	movs	r2, #0
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 80012aa:	4857      	ldr	r0, [pc, #348]	@ (8001408 <Intro+0xcc4>)
					key = BTN_OK;  
 80012ac:	7021      	strb	r1, [r4, #0]
					press_enable = 0;
 80012ae:	701a      	strb	r2, [r3, #0]
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 80012b0:	f006 fddc 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 80012b4:	e535      	b.n	8000d22 <Intro+0x5de>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 80012b6:	4855      	ldr	r0, [pc, #340]	@ (800140c <Intro+0xcc8>)
 80012b8:	f006 fdd8 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 80012bc:	4852      	ldr	r0, [pc, #328]	@ (8001408 <Intro+0xcc4>)
 80012be:	f006 fdd5 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 80012c2:	703e      	strb	r6, [r7, #0]
 80012c4:	e526      	b.n	8000d14 <Intro+0x5d0>
				XPT2046_touch_get_coordinates(&x1, &y1);
 80012c6:	4e4f      	ldr	r6, [pc, #316]	@ (8001404 <Intro+0xcc0>)
				if (press_enable == 1 && y1 < 240) { // Any touch on screen goes back
 80012c8:	4f48      	ldr	r7, [pc, #288]	@ (80013ec <Intro+0xca8>)
				XPT2046_touch_get_coordinates(&x1, &y1);
 80012ca:	4849      	ldr	r0, [pc, #292]	@ (80013f0 <Intro+0xcac>)
 80012cc:	4631      	mov	r1, r6
 80012ce:	f006 fa7f 	bl	80077d0 <XPT2046_touch_get_coordinates>
				if (press_enable == 1 && y1 < 240) { // Any touch on screen goes back
 80012d2:	783b      	ldrb	r3, [r7, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f43f adba 	beq.w	8000e4e <Intro+0x70a>
 80012da:	6833      	ldr	r3, [r6, #0]
 80012dc:	2bef      	cmp	r3, #239	@ 0xef
 80012de:	f73f adb6 	bgt.w	8000e4e <Intro+0x70a>
					menu_initialized = 0;
 80012e2:	4a45      	ldr	r2, [pc, #276]	@ (80013f8 <Intro+0xcb4>)
					previous_selected_item = -1;
 80012e4:	4b45      	ldr	r3, [pc, #276]	@ (80013fc <Intro+0xcb8>)
					GFX_draw_gfx_object(&background);
 80012e6:	4828      	ldr	r0, [pc, #160]	@ (8001388 <Intro+0xc44>)
					high_scores_initialized = 0;
 80012e8:	2600      	movs	r6, #0
					menu_initialized = 0;
 80012ea:	7016      	strb	r6, [r2, #0]
					intro_state = INTRO_MAIN_MENU;
 80012ec:	2202      	movs	r2, #2
 80012ee:	702a      	strb	r2, [r5, #0]
					previous_selected_item = -1;
 80012f0:	f04f 32ff 	mov.w	r2, #4294967295
					high_scores_initialized = 0;
 80012f4:	7026      	strb	r6, [r4, #0]
					previous_selected_item = -1;
 80012f6:	601a      	str	r2, [r3, #0]
					GFX_draw_gfx_object(&background);
 80012f8:	f000 fdb4 	bl	8001e64 <GFX_draw_gfx_object>
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 80012fc:	483d      	ldr	r0, [pc, #244]	@ (80013f4 <Intro+0xcb0>)
					press_enable = 0;
 80012fe:	703e      	strb	r6, [r7, #0]
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001300:	f006 fdb4 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001304:	e5a3      	b.n	8000e4e <Intro+0x70a>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 8001306:	483e      	ldr	r0, [pc, #248]	@ (8001400 <Intro+0xcbc>)
 8001308:	f006 fdb0 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800130c:	4839      	ldr	r0, [pc, #228]	@ (80013f4 <Intro+0xcb0>)
 800130e:	f006 fdad 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 8001312:	703e      	strb	r6, [r7, #0]
 8001314:	e594      	b.n	8000e40 <Intro+0x6fc>
				XPT2046_touch_get_coordinates(&x1, &y1);
 8001316:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8001404 <Intro+0xcc0>
 800131a:	4f35      	ldr	r7, [pc, #212]	@ (80013f0 <Intro+0xcac>)
 800131c:	4649      	mov	r1, r9
 800131e:	4638      	mov	r0, r7
 8001320:	f006 fa56 	bl	80077d0 <XPT2046_touch_get_coordinates>
				if (press_enable == 1 && x1 >= 50 && x1 <= 230) {
 8001324:	4b31      	ldr	r3, [pc, #196]	@ (80013ec <Intro+0xca8>)
 8001326:	781a      	ldrb	r2, [r3, #0]
 8001328:	2a00      	cmp	r2, #0
 800132a:	f43f ad60 	beq.w	8000dee <Intro+0x6aa>
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	3a32      	subs	r2, #50	@ 0x32
 8001332:	2ab4      	cmp	r2, #180	@ 0xb4
 8001334:	f63f ad5b 	bhi.w	8000dee <Intro+0x6aa>
					if (y1 >= 110 && y1 <= 140) { // BUTTONS
 8001338:	f8d9 2000 	ldr.w	r2, [r9]
 800133c:	f1a2 016e 	sub.w	r1, r2, #110	@ 0x6e
 8001340:	291e      	cmp	r1, #30
 8001342:	f240 80ab 	bls.w	800149c <Intro+0xd58>
					else if (y1 >= 150 && y1 <= 180) { // TOUCHSCREEN
 8001346:	3a96      	subs	r2, #150	@ 0x96
 8001348:	2a1e      	cmp	r2, #30
 800134a:	f63f ad50 	bhi.w	8000dee <Intro+0x6aa>
						play_style_menu_initialized = 0;
 800134e:	2200      	movs	r2, #0
						menu_initialized = 0;
 8001350:	4829      	ldr	r0, [pc, #164]	@ (80013f8 <Intro+0xcb4>)
						press_enable = 0;
 8001352:	701a      	strb	r2, [r3, #0]
						previous_selected_item = -1;
 8001354:	4929      	ldr	r1, [pc, #164]	@ (80013fc <Intro+0xcb8>)
						menu_initialized = 0;
 8001356:	7002      	strb	r2, [r0, #0]
						selected_play_style = 1;
 8001358:	2301      	movs	r3, #1
						play_style_menu_initialized = 0;
 800135a:	7032      	strb	r2, [r6, #0]
						selected_play_style = 1;
 800135c:	6023      	str	r3, [r4, #0]
						current_input_mode = INPUT_TOUCHSCREEN;
 800135e:	f888 3000 	strb.w	r3, [r8]
						intro_state = INTRO_MAIN_MENU;
 8001362:	2302      	movs	r3, #2
 8001364:	702b      	strb	r3, [r5, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001366:	4823      	ldr	r0, [pc, #140]	@ (80013f4 <Intro+0xcb0>)
						previous_selected_item = -1;
 8001368:	f04f 33ff 	mov.w	r3, #4294967295
 800136c:	600b      	str	r3, [r1, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800136e:	f006 fd7d 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001372:	e53c      	b.n	8000dee <Intro+0x6aa>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 8001374:	4822      	ldr	r0, [pc, #136]	@ (8001400 <Intro+0xcbc>)
 8001376:	f006 fd79 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800137a:	481e      	ldr	r0, [pc, #120]	@ (80013f4 <Intro+0xcb0>)
 800137c:	f006 fd76 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 8001380:	f889 7000 	strb.w	r7, [r9]
 8001384:	e52c      	b.n	8000de0 <Intro+0x69c>
 8001386:	bf00      	nop
 8001388:	20000a40 	.word	0x20000a40
 800138c:	200007e0 	.word	0x200007e0
 8001390:	20000590 	.word	0x20000590
 8001394:	200005cc 	.word	0x200005cc
 8001398:	200009a8 	.word	0x200009a8
 800139c:	2000095c 	.word	0x2000095c
 80013a0:	20000910 	.word	0x20000910
 80013a4:	200008c4 	.word	0x200008c4
 80013a8:	20000564 	.word	0x20000564
 80013ac:	0800996c 	.word	0x0800996c
 80013b0:	20000550 	.word	0x20000550
 80013b4:	08009978 	.word	0x08009978
 80013b8:	2000053c 	.word	0x2000053c
 80013bc:	08009988 	.word	0x08009988
 80013c0:	20000528 	.word	0x20000528
 80013c4:	08009994 	.word	0x08009994
 80013c8:	20000008 	.word	0x20000008
 80013cc:	200006b0 	.word	0x200006b0
 80013d0:	20000664 	.word	0x20000664
 80013d4:	20000618 	.word	0x20000618
 80013d8:	08009a00 	.word	0x08009a00
 80013dc:	2000044c 	.word	0x2000044c
 80013e0:	08009a0c 	.word	0x08009a0c
 80013e4:	20000438 	.word	0x20000438
 80013e8:	08009a14 	.word	0x08009a14
 80013ec:	20000004 	.word	0x20000004
 80013f0:	20000148 	.word	0x20000148
 80013f4:	2000011c 	.word	0x2000011c
 80013f8:	20000135 	.word	0x20000135
 80013fc:	2000000c 	.word	0x2000000c
 8001400:	20000124 	.word	0x20000124
 8001404:	20000144 	.word	0x20000144
 8001408:	200000fc 	.word	0x200000fc
 800140c:	20000104 	.word	0x20000104
				XPT2046_touch_get_coordinates(&x1, &y1);
 8001410:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 8001518 <Intro+0xdd4>
 8001414:	4e38      	ldr	r6, [pc, #224]	@ (80014f8 <Intro+0xdb4>)
 8001416:	4641      	mov	r1, r8
 8001418:	4630      	mov	r0, r6
 800141a:	f006 f9d9 	bl	80077d0 <XPT2046_touch_get_coordinates>
				if (press_enable == 1 && x1 >= 50 && x1 <= 230) {
 800141e:	4b37      	ldr	r3, [pc, #220]	@ (80014fc <Intro+0xdb8>)
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	2a00      	cmp	r2, #0
 8001424:	f43f acca 	beq.w	8000dbc <Intro+0x678>
 8001428:	6832      	ldr	r2, [r6, #0]
 800142a:	3a32      	subs	r2, #50	@ 0x32
 800142c:	2ab4      	cmp	r2, #180	@ 0xb4
 800142e:	f63f acc5 	bhi.w	8000dbc <Intro+0x678>
					if (y1 >= 70 && y1 <= 100) { // START GAME zone
 8001432:	f8d8 2000 	ldr.w	r2, [r8]
 8001436:	f1a2 0146 	sub.w	r1, r2, #70	@ 0x46
 800143a:	291e      	cmp	r1, #30
 800143c:	d91f      	bls.n	800147e <Intro+0xd3a>
					else if (y1 >= 110 && y1 <= 140) { // CHOOSE THEME zone
 800143e:	f1a2 016e 	sub.w	r1, r2, #110	@ 0x6e
 8001442:	291e      	cmp	r1, #30
 8001444:	d934      	bls.n	80014b0 <Intro+0xd6c>
					else if (y1 >= 150 && y1 <= 180) { // HIGH SCORES zone
 8001446:	f1a2 0196 	sub.w	r1, r2, #150	@ 0x96
 800144a:	291e      	cmp	r1, #30
 800144c:	d934      	bls.n	80014b8 <Intro+0xd74>
					else if (y1 >= 190 && y1 <= 220) { // PLAY WITH zone
 800144e:	3abe      	subs	r2, #190	@ 0xbe
 8001450:	2a1e      	cmp	r2, #30
 8001452:	f63f acb3 	bhi.w	8000dbc <Intro+0x678>
						selected_menu_item = MENU_PLAY_WITH;
 8001456:	2203      	movs	r2, #3
 8001458:	7022      	strb	r2, [r4, #0]
						intro_state = INTRO_PLAY_WITH;
 800145a:	2206      	movs	r2, #6
 800145c:	702a      	strb	r2, [r5, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800145e:	4828      	ldr	r0, [pc, #160]	@ (8001500 <Intro+0xdbc>)
						menu_initialized = 0;
 8001460:	2200      	movs	r2, #0
 8001462:	703a      	strb	r2, [r7, #0]
						press_enable = 0;
 8001464:	701a      	strb	r2, [r3, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001466:	f006 fd01 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 800146a:	e4a7      	b.n	8000dbc <Intro+0x678>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
 800146c:	4825      	ldr	r0, [pc, #148]	@ (8001504 <Intro+0xdc0>)
 800146e:	f006 fcfd 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001472:	4823      	ldr	r0, [pc, #140]	@ (8001500 <Intro+0xdbc>)
 8001474:	f006 fcfa 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				touch_init = 1;
 8001478:	f888 6000 	strb.w	r6, [r8]
 800147c:	e497      	b.n	8000dae <Intro+0x66a>
						selected_menu_item = MENU_START_GAME;
 800147e:	2200      	movs	r2, #0
						press_enable = 0;
 8001480:	701a      	strb	r2, [r3, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001482:	481f      	ldr	r0, [pc, #124]	@ (8001500 <Intro+0xdbc>)
						selected_menu_item = MENU_START_GAME;
 8001484:	7022      	strb	r2, [r4, #0]
						intro_state = INTRO_PRESS_ANY_KEY;
 8001486:	2301      	movs	r3, #1
						menu_initialized = 0;
 8001488:	703a      	strb	r2, [r7, #0]
						intro_state = INTRO_PRESS_ANY_KEY;
 800148a:	702b      	strb	r3, [r5, #0]
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 800148c:	f006 fcee 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001490:	e494      	b.n	8000dbc <Intro+0x678>
						selected_theme = 0;
 8001492:	2200      	movs	r2, #0
						TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001494:	481a      	ldr	r0, [pc, #104]	@ (8001500 <Intro+0xdbc>)
						press_enable = 0;
 8001496:	701a      	strb	r2, [r3, #0]
						selected_theme = 0;
 8001498:	6022      	str	r2, [r4, #0]
						theme_menu_initialized = 0;
 800149a:	e6e1      	b.n	8001260 <Intro+0xb1c>
						menu_initialized = 0;
 800149c:	481a      	ldr	r0, [pc, #104]	@ (8001508 <Intro+0xdc4>)
						previous_selected_item = -1;
 800149e:	491b      	ldr	r1, [pc, #108]	@ (800150c <Intro+0xdc8>)
						selected_play_style = 0;
 80014a0:	2200      	movs	r2, #0
						menu_initialized = 0;
 80014a2:	7002      	strb	r2, [r0, #0]
						press_enable = 0;
 80014a4:	701a      	strb	r2, [r3, #0]
						selected_play_style = 0;
 80014a6:	6022      	str	r2, [r4, #0]
						current_input_mode = INPUT_BUTTONS;
 80014a8:	f888 2000 	strb.w	r2, [r8]
						play_style_menu_initialized = 0;
 80014ac:	7032      	strb	r2, [r6, #0]
						intro_state = INTRO_MAIN_MENU;
 80014ae:	e758      	b.n	8001362 <Intro+0xc1e>
						selected_menu_item = MENU_CHOOSE_THEME;
 80014b0:	2201      	movs	r2, #1
 80014b2:	7022      	strb	r2, [r4, #0]
						intro_state = INTRO_CHOOSE_THEME;
 80014b4:	2204      	movs	r2, #4
 80014b6:	e7d1      	b.n	800145c <Intro+0xd18>
						selected_menu_item = MENU_HIGH_SCORES;
 80014b8:	2202      	movs	r2, #2
 80014ba:	7022      	strb	r2, [r4, #0]
						intro_state = INTRO_HIGH_SCORES;
 80014bc:	2205      	movs	r2, #5
 80014be:	e7cd      	b.n	800145c <Intro+0xd18>
		printf("Intro(): Error - unknown state (%d)", intro_state);
 80014c0:	4813      	ldr	r0, [pc, #76]	@ (8001510 <Intro+0xdcc>)
 80014c2:	f007 f96b 	bl	800879c <iprintf>
		HAL_Delay(5000);
 80014c6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80014ca:	f002 fc57 	bl	8003d7c <HAL_Delay>
		intro_state = INTRO_INIT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	702b      	strb	r3, [r5, #0]
		break;
 80014d2:	f7ff b955 	b.w	8000780 <Intro+0x3c>
				GFX_display_text_object(&flappy_misko_text);
 80014d6:	480f      	ldr	r0, [pc, #60]	@ (8001514 <Intro+0xdd0>)
 80014d8:	f001 f9fc 	bl	80028d4 <GFX_display_text_object>
				if (loading_direction == 1) {
 80014dc:	f1b9 0f01 	cmp.w	r9, #1
 80014e0:	d006      	beq.n	80014f0 <Intro+0xdac>
				} else if (loading_direction == -1) {
 80014e2:	f1b9 3fff 	cmp.w	r9, #4294967295
 80014e6:	f47f ab31 	bne.w	8000b4c <Intro+0x408>
					loading_state--;
 80014ea:	3e01      	subs	r6, #1
					if (loading_state == 0) {
 80014ec:	f7ff bb2e 	b.w	8000b4c <Intro+0x408>
					loading_state++;
 80014f0:	3601      	adds	r6, #1
					if (loading_state == 3) {
<<<<<<< HEAD
 80011a2:	e4b5      	b.n	8000b10 <Intro+0x3cc>
 80011a4:	20000a7c 	.word	0x20000a7c
 80011a8:	2000081c 	.word	0x2000081c
 80011ac:	20000580 	.word	0x20000580
 80011b0:	200005bc 	.word	0x200005bc
 80011b4:	200009e4 	.word	0x200009e4
 80011b8:	20000998 	.word	0x20000998
 80011bc:	2000094c 	.word	0x2000094c
 80011c0:	20000900 	.word	0x20000900
 80011c4:	20000554 	.word	0x20000554
 80011c8:	080096fc 	.word	0x080096fc
 80011cc:	20000540 	.word	0x20000540
 80011d0:	08009708 	.word	0x08009708
 80011d4:	2000052c 	.word	0x2000052c
 80011d8:	08009718 	.word	0x08009718
 80011dc:	20000518 	.word	0x20000518
 80011e0:	08009724 	.word	0x08009724
 80011e4:	20000000 	.word	0x20000000
 80011e8:	200000fc 	.word	0x200000fc
 80011ec:	20000104 	.word	0x20000104
 80011f0:	2000036d 	.word	0x2000036d
 80011f4:	080097c8 	.word	0x080097c8
=======
 80014f2:	f7ff bb2b 	b.w	8000b4c <Intro+0x408>
 80014f6:	bf00      	nop
 80014f8:	20000148 	.word	0x20000148
 80014fc:	20000004 	.word	0x20000004
 8001500:	2000011c 	.word	0x2000011c
 8001504:	20000124 	.word	0x20000124
 8001508:	20000135 	.word	0x20000135
 800150c:	2000000c 	.word	0x2000000c
 8001510:	08009a38 	.word	0x08009a38
 8001514:	20000590 	.word	0x20000590
 8001518:	20000144 	.word	0x20000144
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

0800151c <GamePlay_UpdateChanges>:

void GamePlay_UpdateChanges(void) {
 800151c:	b510      	push	{r4, lr}
	static stopwatch_handle_t update_stopwatch_misko;
	static uint8_t timers_initialized = 0;

	if (!timers_initialized) {
 800151e:	4c20      	ldr	r4, [pc, #128]	@ (80015a0 <GamePlay_UpdateChanges+0x84>)
 8001520:	7823      	ldrb	r3, [r4, #0]
 8001522:	b33b      	cbz	r3, 8001574 <GamePlay_UpdateChanges+0x58>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_misko);
		timers_initialized = 1;
	}

	GFX_display_text_object(&score_text);
 8001524:	481f      	ldr	r0, [pc, #124]	@ (80015a4 <GamePlay_UpdateChanges+0x88>)
 8001526:	f001 f9d5 	bl	80028d4 <GFX_display_text_object>
	GFX_display_text_object(&score_box_title);
 800152a:	481f      	ldr	r0, [pc, #124]	@ (80015a8 <GamePlay_UpdateChanges+0x8c>)
 800152c:	f001 f9d2 	bl	80028d4 <GFX_display_text_object>

	if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_misko, 10)) {
<<<<<<< HEAD
 800120c:	481e      	ldr	r0, [pc, #120]	@ (8001288 <GamePlay_UpdateChanges+0x90>)
 800120e:	210a      	movs	r1, #10
 8001210:	f006 fd08 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 8001214:	b900      	cbnz	r0, 8001218 <GamePlay_UpdateChanges+0x20>
=======
 8001530:	481e      	ldr	r0, [pc, #120]	@ (80015ac <GamePlay_UpdateChanges+0x90>)
 8001532:	210a      	movs	r1, #10
 8001534:	f006 fcae 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8001538:	b900      	cbnz	r0, 800153c <GamePlay_UpdateChanges+0x20>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			GFX_draw_obstacle_pair_on_background(&obstacle_pair3, &background);
		}

	}

}
 800153a:	bd10      	pop	{r4, pc}
		GFX_update_moving_gfx_object_location(&misko);
 800153c:	481c      	ldr	r0, [pc, #112]	@ (80015b0 <GamePlay_UpdateChanges+0x94>)
 800153e:	f000 fe8f 	bl	8002260 <GFX_update_moving_gfx_object_location>
		GFX_draw_one_gfx_object_on_background(&misko, &background);
 8001542:	491c      	ldr	r1, [pc, #112]	@ (80015b4 <GamePlay_UpdateChanges+0x98>)
 8001544:	481a      	ldr	r0, [pc, #104]	@ (80015b0 <GamePlay_UpdateChanges+0x94>)
 8001546:	f001 f8b1 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
		if (obstacle_pair1_spawned == 1) {
 800154a:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <GamePlay_UpdateChanges+0x9c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d01e      	beq.n	8001590 <GamePlay_UpdateChanges+0x74>
		if (obstacle_pair2_spawned == 1) {
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <GamePlay_UpdateChanges+0xa0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d012      	beq.n	8001580 <GamePlay_UpdateChanges+0x64>
		if (obstacle_pair3_spawned == 1) {
 800155a:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <GamePlay_UpdateChanges+0xa4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d1eb      	bne.n	800153a <GamePlay_UpdateChanges+0x1e>
			GFX_update_obstacle_pair_location(&obstacle_pair3);
 8001562:	4818      	ldr	r0, [pc, #96]	@ (80015c4 <GamePlay_UpdateChanges+0xa8>)
 8001564:	f001 fad8 	bl	8002b18 <GFX_update_obstacle_pair_location>
}
 8001568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			GFX_draw_obstacle_pair_on_background(&obstacle_pair3, &background);
 800156c:	4911      	ldr	r1, [pc, #68]	@ (80015b4 <GamePlay_UpdateChanges+0x98>)
 800156e:	4815      	ldr	r0, [pc, #84]	@ (80015c4 <GamePlay_UpdateChanges+0xa8>)
 8001570:	f001 bbe6 	b.w	8002d40 <GFX_draw_obstacle_pair_on_background>
		TIMUT_stopwatch_set_time_mark(&update_stopwatch_misko);
<<<<<<< HEAD
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <GamePlay_UpdateChanges+0x90>)
 8001252:	f006 fcd3 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 8001574:	480d      	ldr	r0, [pc, #52]	@ (80015ac <GamePlay_UpdateChanges+0x90>)
 8001576:	f006 fc79 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		timers_initialized = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	7023      	strb	r3, [r4, #0]
 800157e:	e7d1      	b.n	8001524 <GamePlay_UpdateChanges+0x8>
			GFX_update_obstacle_pair_location(&obstacle_pair2);
 8001580:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <GamePlay_UpdateChanges+0xac>)
 8001582:	f001 fac9 	bl	8002b18 <GFX_update_obstacle_pair_location>
			GFX_draw_obstacle_pair_on_background(&obstacle_pair2, &background);
 8001586:	490b      	ldr	r1, [pc, #44]	@ (80015b4 <GamePlay_UpdateChanges+0x98>)
 8001588:	480f      	ldr	r0, [pc, #60]	@ (80015c8 <GamePlay_UpdateChanges+0xac>)
 800158a:	f001 fbd9 	bl	8002d40 <GFX_draw_obstacle_pair_on_background>
 800158e:	e7e4      	b.n	800155a <GamePlay_UpdateChanges+0x3e>
			GFX_update_obstacle_pair_location(&obstacle_pair1);
 8001590:	480e      	ldr	r0, [pc, #56]	@ (80015cc <GamePlay_UpdateChanges+0xb0>)
 8001592:	f001 fac1 	bl	8002b18 <GFX_update_obstacle_pair_location>
			GFX_draw_obstacle_pair_on_background(&obstacle_pair1, &background);
 8001596:	4907      	ldr	r1, [pc, #28]	@ (80015b4 <GamePlay_UpdateChanges+0x98>)
 8001598:	480c      	ldr	r0, [pc, #48]	@ (80015cc <GamePlay_UpdateChanges+0xb0>)
 800159a:	f001 fbd1 	bl	8002d40 <GFX_draw_obstacle_pair_on_background>
 800159e:	e7d8      	b.n	8001552 <GamePlay_UpdateChanges+0x36>
 80015a0:	200000f8 	.word	0x200000f8
 80015a4:	200005a4 	.word	0x200005a4
 80015a8:	200005b8 	.word	0x200005b8
 80015ac:	200000f0 	.word	0x200000f0
 80015b0:	200005cc 	.word	0x200005cc
 80015b4:	20000a40 	.word	0x20000a40
 80015b8:	2000016c 	.word	0x2000016c
 80015bc:	20000168 	.word	0x20000168
 80015c0:	20000164 	.word	0x20000164
 80015c4:	20000170 	.word	0x20000170
 80015c8:	20000208 	.word	0x20000208
 80015cc:	200002a0 	.word	0x200002a0

080015d0 <GamePlay>:

uint8_t GamePlay() {
 80015d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static GAMEPLAY_states_t gameplay_state = GAMEPLAY_INIT;
	uint8_t exit_value = 0;

	switch (gameplay_state) {
 80015d4:	4ca5      	ldr	r4, [pc, #660]	@ (800186c <GamePlay+0x29c>)
 80015d6:	7825      	ldrb	r5, [r4, #0]
uint8_t GamePlay() {
 80015d8:	b085      	sub	sp, #20
	switch (gameplay_state) {
 80015da:	b195      	cbz	r5, 8001602 <GamePlay+0x32>
 80015dc:	2d01      	cmp	r5, #1
 80015de:	f04f 0800 	mov.w	r8, #0
 80015e2:	d048      	beq.n	8001676 <GamePlay+0xa6>
		}

		break;

	default:
		printf("GamePlay(): Error - unknown state (%d)", gameplay_state);
<<<<<<< HEAD
 80012c0:	48a2      	ldr	r0, [pc, #648]	@ (800154c <GamePlay+0x2a0>)
 80012c2:	4629      	mov	r1, r5
 80012c4:	f007 f932 	bl	800852c <iprintf>
		HAL_Delay(5000);
 80012c8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80012cc:	f002 fc1e 	bl	8003b0c <HAL_Delay>
=======
 80015e4:	48a2      	ldr	r0, [pc, #648]	@ (8001870 <GamePlay+0x2a0>)
 80015e6:	4629      	mov	r1, r5
 80015e8:	f007 f8d8 	bl	800879c <iprintf>
		HAL_Delay(5000);
 80015ec:	f241 3088 	movw	r0, #5000	@ 0x1388
 80015f0:	f002 fbc4 	bl	8003d7c <HAL_Delay>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		gameplay_state = GAMEPLAY_INIT;
 80015f4:	f884 8000 	strb.w	r8, [r4]
    exit_value = 0;
 80015f8:	2500      	movs	r5, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 80015fa:	4628      	mov	r0, r5
 80015fc:	b005      	add	sp, #20
 80015fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    OBJ_init();
<<<<<<< HEAD
 80012de:	f001 fc81 	bl	8002be4 <OBJ_init>
=======
 8001602:	f001 fc3b 	bl	8002e7c <OBJ_init>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    game_status.score = 0;
 8001606:	4b9b      	ldr	r3, [pc, #620]	@ (8001874 <GamePlay+0x2a4>)
    OBJ_set_score_text_value(game_status.score);
 8001608:	4628      	mov	r0, r5
    game_status.score = 0;
 800160a:	801d      	strh	r5, [r3, #0]
    OBJ_set_score_text_value(game_status.score);
<<<<<<< HEAD
 80012e8:	f001 fdbc 	bl	8002e64 <OBJ_set_score_text_value>
=======
 800160c:	f001 fd62 	bl	80030d4 <OBJ_set_score_text_value>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    GFX_display_text_object(&score_box_title);
 8001610:	4899      	ldr	r0, [pc, #612]	@ (8001878 <GamePlay+0x2a8>)
 8001612:	f001 f95f 	bl	80028d4 <GFX_display_text_object>
    GFX_display_text_object(&score_text);
 8001616:	4899      	ldr	r0, [pc, #612]	@ (800187c <GamePlay+0x2ac>)
 8001618:	f001 f95c 	bl	80028d4 <GFX_display_text_object>
    time_mark = 0;
 800161c:	4b98      	ldr	r3, [pc, #608]	@ (8001880 <GamePlay+0x2b0>)
    moving_obstacles = 0;
 800161e:	4999      	ldr	r1, [pc, #612]	@ (8001884 <GamePlay+0x2b4>)
    time_mark = 0;
 8001620:	601d      	str	r5, [r3, #0]
    obstacle_pair1_spawned = 0;
 8001622:	4b99      	ldr	r3, [pc, #612]	@ (8001888 <GamePlay+0x2b8>)
    obstacle_number = 0;
 8001624:	4a99      	ldr	r2, [pc, #612]	@ (800188c <GamePlay+0x2bc>)
    obstacle_pair1_spawned = 0;
 8001626:	601d      	str	r5, [r3, #0]
    obstacle_pair3_spawned = 0;
 8001628:	4b99      	ldr	r3, [pc, #612]	@ (8001890 <GamePlay+0x2c0>)
    moving_obstacles = 0;
 800162a:	600d      	str	r5, [r1, #0]
    obstacle_pair3_spawned = 0;
 800162c:	601d      	str	r5, [r3, #0]
    obstacle_pair2_cleaned = 0;
 800162e:	4b99      	ldr	r3, [pc, #612]	@ (8001894 <GamePlay+0x2c4>)
    obstacle_pair2_spawned = 0;
 8001630:	4999      	ldr	r1, [pc, #612]	@ (8001898 <GamePlay+0x2c8>)
    obstacle_number = 0;
 8001632:	6015      	str	r5, [r2, #0]
    obstacle_pair2_cleaned = 0;
 8001634:	601d      	str	r5, [r3, #0]
    obstacle_pair1_cleaned = 0;
 8001636:	4a99      	ldr	r2, [pc, #612]	@ (800189c <GamePlay+0x2cc>)
    obstacle_pair1_scored = 0;
 8001638:	4b99      	ldr	r3, [pc, #612]	@ (80018a0 <GamePlay+0x2d0>)
    obstacle_pair2_spawned = 0;
 800163a:	600d      	str	r5, [r1, #0]
    obstacle_pair3_cleaned = 0;
 800163c:	4999      	ldr	r1, [pc, #612]	@ (80018a4 <GamePlay+0x2d4>)
    obstacle_pair1_cleaned = 0;
 800163e:	6015      	str	r5, [r2, #0]
    obstacle_pair1_scored = 0;
 8001640:	601d      	str	r5, [r3, #0]
    obstacle_pair2_scored = 0;
 8001642:	4a99      	ldr	r2, [pc, #612]	@ (80018a8 <GamePlay+0x2d8>)
    obstacle_pair3_scored = 0;
 8001644:	4b99      	ldr	r3, [pc, #612]	@ (80018ac <GamePlay+0x2dc>)
    GFX_clear_gfx_object_on_background(&misko, &background);
 8001646:	489a      	ldr	r0, [pc, #616]	@ (80018b0 <GamePlay+0x2e0>)
    obstacle_pair3_cleaned = 0;
 8001648:	600d      	str	r5, [r1, #0]
    GFX_clear_gfx_object_on_background(&misko, &background);
 800164a:	499a      	ldr	r1, [pc, #616]	@ (80018b4 <GamePlay+0x2e4>)
    obstacle_pair3_scored = 0;
 800164c:	601d      	str	r5, [r3, #0]
    obstacle_pair2_scored = 0;
 800164e:	6015      	str	r5, [r2, #0]
    GFX_clear_gfx_object_on_background(&misko, &background);
 8001650:	f001 f8ac 	bl	80027ac <GFX_clear_gfx_object_on_background>
    GFX_set_gfx_object_location(&misko, 80, 120);  
 8001654:	2278      	movs	r2, #120	@ 0x78
 8001656:	2150      	movs	r1, #80	@ 0x50
 8001658:	4895      	ldr	r0, [pc, #596]	@ (80018b0 <GamePlay+0x2e0>)
 800165a:	f000 fcf5 	bl	8002048 <GFX_set_gfx_object_location>
    GFX_set_gfx_object_velocity(&misko, 0, 0);
 800165e:	4894      	ldr	r0, [pc, #592]	@ (80018b0 <GamePlay+0x2e0>)
 8001660:	462a      	mov	r2, r5
 8001662:	4629      	mov	r1, r5
 8001664:	f000 fd50 	bl	8002108 <GFX_set_gfx_object_velocity>
    GFX_draw_one_gfx_object_on_background(&misko, &background);
 8001668:	4992      	ldr	r1, [pc, #584]	@ (80018b4 <GamePlay+0x2e4>)
 800166a:	4891      	ldr	r0, [pc, #580]	@ (80018b0 <GamePlay+0x2e0>)
 800166c:	f001 f81e 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
    break;
 8001670:	f04f 0801 	mov.w	r8, #1
 8001674:	e7be      	b.n	80015f4 <GamePlay+0x24>
		if (!touch_initialized) {
 8001676:	4c90      	ldr	r4, [pc, #576]	@ (80018b8 <GamePlay+0x2e8>)
		KBD_flush();
<<<<<<< HEAD
 8001354:	f006 fa8c 	bl	8007870 <KBD_flush>
=======
 8001678:	f006 fa32 	bl	8007ae0 <KBD_flush>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 800167c:	498d      	ldr	r1, [pc, #564]	@ (80018b4 <GamePlay+0x2e4>)
 800167e:	488f      	ldr	r0, [pc, #572]	@ (80018bc <GamePlay+0x2ec>)
 8001680:	f001 f894 	bl	80027ac <GFX_clear_gfx_object_on_background>
		if (!touch_initialized) {
 8001684:	6823      	ldr	r3, [r4, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f000 821d 	beq.w	8001ac6 <GamePlay+0x4f6>
 800168c:	f8df 925c 	ldr.w	r9, [pc, #604]	@ 80018ec <GamePlay+0x31c>
 8001690:	f8df b23c 	ldr.w	fp, [pc, #572]	@ 80018d0 <GamePlay+0x300>
 8001694:	4c86      	ldr	r4, [pc, #536]	@ (80018b0 <GamePlay+0x2e0>)
				TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
 8001696:	f8df a258 	ldr.w	sl, [pc, #600]	@ 80018f0 <GamePlay+0x320>
					TIMUT_stopwatch_set_time_mark(&stopwatch_obstacles);
 800169a:	9500      	str	r5, [sp, #0]
			KBD_scan();
<<<<<<< HEAD
 8001378:	f006 fa3c 	bl	80077f4 <KBD_scan>
			pressed_button = KBD_get_pressed_key();
 800137c:	f006 fa64 	bl	8007848 <KBD_get_pressed_key>
=======
 800169c:	f006 f9e2 	bl	8007a64 <KBD_scan>
			pressed_button = KBD_get_pressed_key();
 80016a0:	f006 fa0a 	bl	8007ab8 <KBD_get_pressed_key>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 60)) {
 80016a4:	213c      	movs	r1, #60	@ 0x3c
			pressed_button = KBD_get_pressed_key();
 80016a6:	4603      	mov	r3, r0
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 60)) {
 80016a8:	4885      	ldr	r0, [pc, #532]	@ (80018c0 <GamePlay+0x2f0>)
			pressed_button = KBD_get_pressed_key();
 80016aa:	f889 3000 	strb.w	r3, [r9]
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 60)) {
<<<<<<< HEAD
 800138a:	f006 fc4b 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 800138e:	b120      	cbz	r0, 800139a <GamePlay+0xee>
=======
 80016ae:	f006 fbf1 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 80016b2:	b120      	cbz	r0, 80016be <GamePlay+0xee>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				if (current_input_mode == INPUT_TOUCHSCREEN) {  
 80016b4:	4b83      	ldr	r3, [pc, #524]	@ (80018c4 <GamePlay+0x2f4>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	f000 8188 	beq.w	80019ce <GamePlay+0x3fe>
			if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_touchscreen, 60)) {
<<<<<<< HEAD
 800139a:	4882      	ldr	r0, [pc, #520]	@ (80015a4 <GamePlay+0x2f8>)
 800139c:	213c      	movs	r1, #60	@ 0x3c
 800139e:	f006 fc33 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
=======
 80016be:	4882      	ldr	r0, [pc, #520]	@ (80018c8 <GamePlay+0x2f8>)
 80016c0:	213c      	movs	r1, #60	@ 0x3c
 80016c2:	f006 fbd9 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			if (pressed_button == BTN_OK) {
 80016c6:	f899 3000 	ldrb.w	r3, [r9]
				press_enable = 1;
 80016ca:	2800      	cmp	r0, #0
 80016cc:	bf18      	it	ne
 80016ce:	f04f 0801 	movne.w	r8, #1
			if (pressed_button == BTN_OK) {
 80016d2:	2b04      	cmp	r3, #4
 80016d4:	f000 80ae 	beq.w	8001834 <GamePlay+0x264>
			if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
<<<<<<< HEAD
 80013b4:	21c8      	movs	r1, #200	@ 0xc8
 80013b6:	4650      	mov	r0, sl
 80013b8:	f006 fc26 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
 80013bc:	2800      	cmp	r0, #0
 80013be:	f040 80bb 	bne.w	8001538 <GamePlay+0x28c>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch_obstacles,
 80013c2:	4879      	ldr	r0, [pc, #484]	@ (80015a8 <GamePlay+0x2fc>)
 80013c4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80013c8:	f006 fc2c 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 80013cc:	b150      	cbz	r0, 80013e4 <GamePlay+0x138>
=======
 80016d8:	21c8      	movs	r1, #200	@ 0xc8
 80016da:	4650      	mov	r0, sl
 80016dc:	f006 fbcc 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 80016e0:	2800      	cmp	r0, #0
 80016e2:	f040 80bb 	bne.w	800185c <GamePlay+0x28c>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&stopwatch_obstacles,
 80016e6:	4879      	ldr	r0, [pc, #484]	@ (80018cc <GamePlay+0x2fc>)
 80016e8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80016ec:	f006 fbd2 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 80016f0:	b150      	cbz	r0, 8001708 <GamePlay+0x138>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				if (obstacle_number == 1) {
 80016f2:	4e66      	ldr	r6, [pc, #408]	@ (800188c <GamePlay+0x2bc>)
 80016f4:	6835      	ldr	r5, [r6, #0]
 80016f6:	2d01      	cmp	r5, #1
 80016f8:	f000 8177 	beq.w	80019ea <GamePlay+0x41a>
				} else if (obstacle_number == 2) {
 80016fc:	2d02      	cmp	r5, #2
 80016fe:	f000 8191 	beq.w	8001a24 <GamePlay+0x454>
				} else if (obstacle_number == 3) {
 8001702:	2d03      	cmp	r5, #3
 8001704:	f000 81c2 	beq.w	8001a8c <GamePlay+0x4bc>
			GamePlay_UpdateChanges();
 8001708:	f7ff ff08 	bl	800151c <GamePlay_UpdateChanges>
			GFX_get_object_movement_area(&misko, &movement_area);
 800170c:	4970      	ldr	r1, [pc, #448]	@ (80018d0 <GamePlay+0x300>)
 800170e:	4620      	mov	r0, r4
 8001710:	f000 fe32 	bl	8002378 <GFX_get_object_movement_area>
			if (movement_area.y_max == 239) {
 8001714:	f9bb 3006 	ldrsh.w	r3, [fp, #6]
 8001718:	2bef      	cmp	r3, #239	@ 0xef
 800171a:	f000 81d9 	beq.w	8001ad0 <GamePlay+0x500>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair1,
 800171e:	4d6d      	ldr	r5, [pc, #436]	@ (80018d4 <GamePlay+0x304>)
 8001720:	496b      	ldr	r1, [pc, #428]	@ (80018d0 <GamePlay+0x300>)
 8001722:	4628      	mov	r0, r5
 8001724:	f001 fb18 	bl	8002d58 <GFX_get_obstacle_pair_movement_area>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair2,
 8001728:	4969      	ldr	r1, [pc, #420]	@ (80018d0 <GamePlay+0x300>)
 800172a:	486b      	ldr	r0, [pc, #428]	@ (80018d8 <GamePlay+0x308>)
 800172c:	f001 fb14 	bl	8002d58 <GFX_get_obstacle_pair_movement_area>
			GFX_get_obstacle_pair_movement_area(&obstacle_pair3,
 8001730:	4967      	ldr	r1, [pc, #412]	@ (80018d0 <GamePlay+0x300>)
 8001732:	486a      	ldr	r0, [pc, #424]	@ (80018dc <GamePlay+0x30c>)
 8001734:	f001 fb10 	bl	8002d58 <GFX_get_obstacle_pair_movement_area>
			if (obstacle_pair1.bottom.location.x_min == 1
 8001738:	f9b5 3058 	ldrsh.w	r3, [r5, #88]	@ 0x58
 800173c:	2b01      	cmp	r3, #1
 800173e:	f000 80d9 	beq.w	80018f4 <GamePlay+0x324>
			if (obstacle_pair2.bottom.location.x_min == 1
 8001742:	4f65      	ldr	r7, [pc, #404]	@ (80018d8 <GamePlay+0x308>)
 8001744:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8001748:	2b01      	cmp	r3, #1
 800174a:	f000 80e7 	beq.w	800191c <GamePlay+0x34c>
			if (obstacle_pair3.bottom.location.x_min == 1
 800174e:	4e63      	ldr	r6, [pc, #396]	@ (80018dc <GamePlay+0x30c>)
 8001750:	f9b6 3058 	ldrsh.w	r3, [r6, #88]	@ 0x58
 8001754:	2b01      	cmp	r3, #1
 8001756:	f000 80f5 	beq.w	8001944 <GamePlay+0x374>
			if ((GFX_are_gfx_objects_overlapping(&misko, &obstacle_pair1.top)
 800175a:	495e      	ldr	r1, [pc, #376]	@ (80018d4 <GamePlay+0x304>)
 800175c:	4620      	mov	r0, r4
 800175e:	f000 fe43 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 8001762:	b120      	cbz	r0, 800176e <GamePlay+0x19e>
					&& obstacle_pair1_spawned == 1)
 8001764:	4b48      	ldr	r3, [pc, #288]	@ (8001888 <GamePlay+0x2b8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b01      	cmp	r3, #1
 800176a:	f000 8179 	beq.w	8001a60 <GamePlay+0x490>
					|| (GFX_are_gfx_objects_overlapping(&misko,
 800176e:	495c      	ldr	r1, [pc, #368]	@ (80018e0 <GamePlay+0x310>)
 8001770:	4620      	mov	r0, r4
 8001772:	f000 fe39 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 8001776:	b120      	cbz	r0, 8001782 <GamePlay+0x1b2>
							&& obstacle_pair1_spawned == 1)
 8001778:	4b43      	ldr	r3, [pc, #268]	@ (8001888 <GamePlay+0x2b8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b01      	cmp	r3, #1
 800177e:	f000 816f 	beq.w	8001a60 <GamePlay+0x490>
					|| (GFX_are_gfx_objects_overlapping(&misko,
 8001782:	4955      	ldr	r1, [pc, #340]	@ (80018d8 <GamePlay+0x308>)
 8001784:	4620      	mov	r0, r4
 8001786:	f000 fe2f 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 800178a:	b120      	cbz	r0, 8001796 <GamePlay+0x1c6>
							&obstacle_pair2.top) && obstacle_pair2_spawned == 1)
 800178c:	4b42      	ldr	r3, [pc, #264]	@ (8001898 <GamePlay+0x2c8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b01      	cmp	r3, #1
 8001792:	f000 8165 	beq.w	8001a60 <GamePlay+0x490>
					|| (GFX_are_gfx_objects_overlapping(&misko,
 8001796:	4953      	ldr	r1, [pc, #332]	@ (80018e4 <GamePlay+0x314>)
 8001798:	4620      	mov	r0, r4
 800179a:	f000 fe25 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 800179e:	b120      	cbz	r0, 80017aa <GamePlay+0x1da>
							&& obstacle_pair2_spawned == 1)
 80017a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001898 <GamePlay+0x2c8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	f000 815b 	beq.w	8001a60 <GamePlay+0x490>
					|| (GFX_are_gfx_objects_overlapping(&misko,
 80017aa:	494c      	ldr	r1, [pc, #304]	@ (80018dc <GamePlay+0x30c>)
 80017ac:	4620      	mov	r0, r4
 80017ae:	f000 fe1b 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 80017b2:	b120      	cbz	r0, 80017be <GamePlay+0x1ee>
							&obstacle_pair3.top) && obstacle_pair3_spawned == 1)
 80017b4:	4b36      	ldr	r3, [pc, #216]	@ (8001890 <GamePlay+0x2c0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	f000 8151 	beq.w	8001a60 <GamePlay+0x490>
					|| (GFX_are_gfx_objects_overlapping(&misko,
 80017be:	494a      	ldr	r1, [pc, #296]	@ (80018e8 <GamePlay+0x318>)
 80017c0:	4620      	mov	r0, r4
 80017c2:	f000 fe11 	bl	80023e8 <GFX_are_gfx_objects_overlapping>
 80017c6:	b120      	cbz	r0, 80017d2 <GamePlay+0x202>
							&& obstacle_pair3_spawned == 1)) {
 80017c8:	4b31      	ldr	r3, [pc, #196]	@ (8001890 <GamePlay+0x2c0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	f000 8147 	beq.w	8001a60 <GamePlay+0x490>
			if (misko.location.x_center > obstacle_pair1.top.location.x_min
 80017d2:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
 80017d6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
 80017da:	429a      	cmp	r2, r3
 80017dc:	da04      	bge.n	80017e8 <GamePlay+0x218>
					&& obstacle_pair1_spawned == 1 && !obstacle_pair1_scored) {
 80017de:	4a2a      	ldr	r2, [pc, #168]	@ (8001888 <GamePlay+0x2b8>)
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	2a01      	cmp	r2, #1
 80017e4:	f000 80bd 	beq.w	8001962 <GamePlay+0x392>
			if (misko.location.x_center > obstacle_pair2.top.location.x_min
 80017e8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	da04      	bge.n	80017fa <GamePlay+0x22a>
					&& obstacle_pair2_spawned == 1 && !obstacle_pair2_scored) {
 80017f0:	4a29      	ldr	r2, [pc, #164]	@ (8001898 <GamePlay+0x2c8>)
 80017f2:	6815      	ldr	r5, [r2, #0]
 80017f4:	2d01      	cmp	r5, #1
 80017f6:	f000 80cc 	beq.w	8001992 <GamePlay+0x3c2>
			if (misko.location.x_center > obstacle_pair3.top.location.x_min
 80017fa:	f9b6 200c 	ldrsh.w	r2, [r6, #12]
 80017fe:	429a      	cmp	r2, r3
 8001800:	f6bf af4c 	bge.w	800169c <GamePlay+0xcc>
					&& obstacle_pair3_spawned == 1 && !obstacle_pair3_scored) {
 8001804:	4a22      	ldr	r2, [pc, #136]	@ (8001890 <GamePlay+0x2c0>)
 8001806:	6815      	ldr	r5, [r2, #0]
 8001808:	2d01      	cmp	r5, #1
 800180a:	f47f af47 	bne.w	800169c <GamePlay+0xcc>
 800180e:	4f27      	ldr	r7, [pc, #156]	@ (80018ac <GamePlay+0x2dc>)
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	2a00      	cmp	r2, #0
 8001814:	f47f af42 	bne.w	800169c <GamePlay+0xcc>
				if (misko.location.x_center
 8001818:	f9b6 2014 	ldrsh.w	r2, [r6, #20]
 800181c:	429a      	cmp	r2, r3
 800181e:	f6bf af3d 	bge.w	800169c <GamePlay+0xcc>
					game_status.score += 1;
 8001822:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <GamePlay+0x2a4>)
 8001824:	8818      	ldrh	r0, [r3, #0]
 8001826:	3001      	adds	r0, #1
 8001828:	b200      	sxth	r0, r0
 800182a:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
<<<<<<< HEAD
 8001508:	f001 fcac 	bl	8002e64 <OBJ_set_score_text_value>
=======
 800182c:	f001 fc52 	bl	80030d4 <OBJ_set_score_text_value>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					obstacle_pair3_scored = 1;
 8001830:	603d      	str	r5, [r7, #0]
 8001832:	e733      	b.n	800169c <GamePlay+0xcc>
				if (moving_obstacles == 0) {
 8001834:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <GamePlay+0x2b4>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2a00      	cmp	r2, #0
 800183a:	f000 80c0 	beq.w	80019be <GamePlay+0x3ee>
				TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
<<<<<<< HEAD
 800151a:	4650      	mov	r0, sl
 800151c:	f006 fb6e 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 800183e:	4650      	mov	r0, sl
 8001840:	f006 fb14 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				GFX_set_gfx_object_velocity(&misko, 0, 2);
 8001844:	2100      	movs	r1, #0
 8001846:	4620      	mov	r0, r4
 8001848:	2202      	movs	r2, #2
 800184a:	f000 fc5d 	bl	8002108 <GFX_set_gfx_object_velocity>
			if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
<<<<<<< HEAD
 800152a:	21c8      	movs	r1, #200	@ 0xc8
 800152c:	4650      	mov	r0, sl
 800152e:	f006 fb6b 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
 8001532:	2800      	cmp	r0, #0
 8001534:	f43f af45 	beq.w	80013c2 <GamePlay+0x116>
				GFX_set_gfx_object_velocity(&misko, 0, -2);
 8001538:	f06f 0201 	mvn.w	r2, #1
 800153c:	2100      	movs	r1, #0
 800153e:	4620      	mov	r0, r4
 8001540:	f000 fc4a 	bl	8001dd8 <GFX_set_gfx_object_velocity>
 8001544:	e73d      	b.n	80013c2 <GamePlay+0x116>
 8001546:	bf00      	nop
 8001548:	200000ed 	.word	0x200000ed
 800154c:	08009810 	.word	0x08009810
 8001550:	20000b38 	.word	0x20000b38
 8001554:	200005a8 	.word	0x200005a8
 8001558:	20000594 	.word	0x20000594
 800155c:	20000134 	.word	0x20000134
 8001560:	20000138 	.word	0x20000138
 8001564:	2000015c 	.word	0x2000015c
 8001568:	20000130 	.word	0x20000130
 800156c:	20000154 	.word	0x20000154
 8001570:	2000014c 	.word	0x2000014c
 8001574:	20000158 	.word	0x20000158
 8001578:	20000150 	.word	0x20000150
 800157c:	20000144 	.word	0x20000144
 8001580:	20000148 	.word	0x20000148
 8001584:	20000140 	.word	0x20000140
 8001588:	2000013c 	.word	0x2000013c
 800158c:	20000608 	.word	0x20000608
 8001590:	20000a7c 	.word	0x20000a7c
 8001594:	20000118 	.word	0x20000118
 8001598:	20000a30 	.word	0x20000a30
 800159c:	2000011c 	.word	0x2000011c
 80015a0:	2000036d 	.word	0x2000036d
 80015a4:	2000032c 	.word	0x2000032c
 80015a8:	20000334 	.word	0x20000334
 80015ac:	20000360 	.word	0x20000360
 80015b0:	20000290 	.word	0x20000290
 80015b4:	200001f8 	.word	0x200001f8
 80015b8:	20000160 	.word	0x20000160
 80015bc:	200002dc 	.word	0x200002dc
 80015c0:	20000244 	.word	0x20000244
 80015c4:	200001ac 	.word	0x200001ac
 80015c8:	20000014 	.word	0x20000014
 80015cc:	2000034c 	.word	0x2000034c
=======
 800184e:	21c8      	movs	r1, #200	@ 0xc8
 8001850:	4650      	mov	r0, sl
 8001852:	f006 fb11 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8001856:	2800      	cmp	r0, #0
 8001858:	f43f af45 	beq.w	80016e6 <GamePlay+0x116>
				GFX_set_gfx_object_velocity(&misko, 0, -2);
 800185c:	f06f 0201 	mvn.w	r2, #1
 8001860:	2100      	movs	r1, #0
 8001862:	4620      	mov	r0, r4
 8001864:	f000 fc50 	bl	8002108 <GFX_set_gfx_object_velocity>
 8001868:	e73d      	b.n	80016e6 <GamePlay+0x116>
 800186a:	bf00      	nop
 800186c:	200000ed 	.word	0x200000ed
 8001870:	08009a80 	.word	0x08009a80
 8001874:	20000afc 	.word	0x20000afc
 8001878:	200005b8 	.word	0x200005b8
 800187c:	200005a4 	.word	0x200005a4
 8001880:	2000013c 	.word	0x2000013c
 8001884:	20000140 	.word	0x20000140
 8001888:	2000016c 	.word	0x2000016c
 800188c:	20000138 	.word	0x20000138
 8001890:	20000164 	.word	0x20000164
 8001894:	2000015c 	.word	0x2000015c
 8001898:	20000168 	.word	0x20000168
 800189c:	20000160 	.word	0x20000160
 80018a0:	20000154 	.word	0x20000154
 80018a4:	20000158 	.word	0x20000158
 80018a8:	20000150 	.word	0x20000150
 80018ac:	2000014c 	.word	0x2000014c
 80018b0:	200005cc 	.word	0x200005cc
 80018b4:	20000a40 	.word	0x20000a40
 80018b8:	20000118 	.word	0x20000118
 80018bc:	200009f4 	.word	0x200009f4
 80018c0:	20000124 	.word	0x20000124
 80018c4:	2000037d 	.word	0x2000037d
 80018c8:	2000033c 	.word	0x2000033c
 80018cc:	20000344 	.word	0x20000344
 80018d0:	20000370 	.word	0x20000370
 80018d4:	200002a0 	.word	0x200002a0
 80018d8:	20000208 	.word	0x20000208
 80018dc:	20000170 	.word	0x20000170
 80018e0:	200002ec 	.word	0x200002ec
 80018e4:	20000254 	.word	0x20000254
 80018e8:	200001bc 	.word	0x200001bc
 80018ec:	20000010 	.word	0x20000010
 80018f0:	2000035c 	.word	0x2000035c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					&& obstacle_pair1_cleaned == 0) {
 80018f4:	497d      	ldr	r1, [pc, #500]	@ (8001aec <GamePlay+0x51c>)
 80018f6:	680a      	ldr	r2, [r1, #0]
 80018f8:	2a00      	cmp	r2, #0
 80018fa:	f47f af22 	bne.w	8001742 <GamePlay+0x172>
				obstacle_pair1_cleaned = 1;
 80018fe:	600b      	str	r3, [r1, #0]
				obstacle_pair1_spawned = 0;
 8001900:	4b7b      	ldr	r3, [pc, #492]	@ (8001af0 <GamePlay+0x520>)
			if (obstacle_pair2.bottom.location.x_min == 1
 8001902:	4f7c      	ldr	r7, [pc, #496]	@ (8001af4 <GamePlay+0x524>)
				obstacle_pair1_spawned = 0;
 8001904:	601a      	str	r2, [r3, #0]
				obstacle_pair1_scored = 0;
 8001906:	4b7c      	ldr	r3, [pc, #496]	@ (8001af8 <GamePlay+0x528>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair1,
 8001908:	497c      	ldr	r1, [pc, #496]	@ (8001afc <GamePlay+0x52c>)
				obstacle_pair1_scored = 0;
 800190a:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair1,
 800190c:	4628      	mov	r0, r5
 800190e:	f001 fa83 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
			if (obstacle_pair2.bottom.location.x_min == 1
 8001912:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8001916:	2b01      	cmp	r3, #1
 8001918:	f47f af19 	bne.w	800174e <GamePlay+0x17e>
					&& obstacle_pair2_cleaned == 0) {
 800191c:	4978      	ldr	r1, [pc, #480]	@ (8001b00 <GamePlay+0x530>)
 800191e:	680a      	ldr	r2, [r1, #0]
 8001920:	2a00      	cmp	r2, #0
 8001922:	f47f af14 	bne.w	800174e <GamePlay+0x17e>
				obstacle_pair2_cleaned = 1;
 8001926:	600b      	str	r3, [r1, #0]
				obstacle_pair2_spawned = 0;
 8001928:	4b76      	ldr	r3, [pc, #472]	@ (8001b04 <GamePlay+0x534>)
			if (obstacle_pair3.bottom.location.x_min == 1
 800192a:	4e77      	ldr	r6, [pc, #476]	@ (8001b08 <GamePlay+0x538>)
				obstacle_pair2_spawned = 0;
 800192c:	601a      	str	r2, [r3, #0]
				obstacle_pair2_scored = 0;
 800192e:	4b77      	ldr	r3, [pc, #476]	@ (8001b0c <GamePlay+0x53c>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair2,
 8001930:	4972      	ldr	r1, [pc, #456]	@ (8001afc <GamePlay+0x52c>)
				obstacle_pair2_scored = 0;
 8001932:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair2,
 8001934:	4638      	mov	r0, r7
 8001936:	f001 fa6f 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
			if (obstacle_pair3.bottom.location.x_min == 1
 800193a:	f9b6 3058 	ldrsh.w	r3, [r6, #88]	@ 0x58
 800193e:	2b01      	cmp	r3, #1
 8001940:	f47f af0b 	bne.w	800175a <GamePlay+0x18a>
					&& obstacle_pair3_cleaned == 0) {
 8001944:	4972      	ldr	r1, [pc, #456]	@ (8001b10 <GamePlay+0x540>)
 8001946:	680a      	ldr	r2, [r1, #0]
 8001948:	2a00      	cmp	r2, #0
 800194a:	f47f af06 	bne.w	800175a <GamePlay+0x18a>
				obstacle_pair3_cleaned = 1;
 800194e:	600b      	str	r3, [r1, #0]
				obstacle_pair3_spawned = 0;
 8001950:	4b70      	ldr	r3, [pc, #448]	@ (8001b14 <GamePlay+0x544>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3,
 8001952:	496a      	ldr	r1, [pc, #424]	@ (8001afc <GamePlay+0x52c>)
				obstacle_pair3_spawned = 0;
 8001954:	601a      	str	r2, [r3, #0]
				obstacle_pair3_scored = 0;
 8001956:	4b70      	ldr	r3, [pc, #448]	@ (8001b18 <GamePlay+0x548>)
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3,
 8001958:	4630      	mov	r0, r6
				obstacle_pair3_scored = 0;
 800195a:	601a      	str	r2, [r3, #0]
				GFX_clear_obstacle_pair_on_background(&obstacle_pair3,
 800195c:	f001 fa5c 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
 8001960:	e6fb      	b.n	800175a <GamePlay+0x18a>
					&& obstacle_pair1_spawned == 1 && !obstacle_pair1_scored) {
 8001962:	4965      	ldr	r1, [pc, #404]	@ (8001af8 <GamePlay+0x528>)
 8001964:	6808      	ldr	r0, [r1, #0]
 8001966:	2800      	cmp	r0, #0
 8001968:	f47f af3e 	bne.w	80017e8 <GamePlay+0x218>
				if (misko.location.x_center
 800196c:	f9b5 0014 	ldrsh.w	r0, [r5, #20]
 8001970:	4298      	cmp	r0, r3
 8001972:	f6bf af39 	bge.w	80017e8 <GamePlay+0x218>
					game_status.score += 1;
 8001976:	4b69      	ldr	r3, [pc, #420]	@ (8001b1c <GamePlay+0x54c>)
 8001978:	9201      	str	r2, [sp, #4]
 800197a:	8818      	ldrh	r0, [r3, #0]
 800197c:	3001      	adds	r0, #1
 800197e:	b200      	sxth	r0, r0
 8001980:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
<<<<<<< HEAD
 800165e:	f001 fc01 	bl	8002e64 <OBJ_set_score_text_value>
=======
 8001982:	f001 fba7 	bl	80030d4 <OBJ_set_score_text_value>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					obstacle_pair1_scored = 1;
 8001986:	495c      	ldr	r1, [pc, #368]	@ (8001af8 <GamePlay+0x528>)
 8001988:	9a01      	ldr	r2, [sp, #4]
			if (misko.location.x_center > obstacle_pair2.top.location.x_min
 800198a:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
					obstacle_pair1_scored = 1;
 800198e:	600a      	str	r2, [r1, #0]
 8001990:	e72a      	b.n	80017e8 <GamePlay+0x218>
					&& obstacle_pair2_spawned == 1 && !obstacle_pair2_scored) {
 8001992:	4a5e      	ldr	r2, [pc, #376]	@ (8001b0c <GamePlay+0x53c>)
 8001994:	6811      	ldr	r1, [r2, #0]
 8001996:	2900      	cmp	r1, #0
 8001998:	f47f af2f 	bne.w	80017fa <GamePlay+0x22a>
				if (misko.location.x_center
 800199c:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 80019a0:	4299      	cmp	r1, r3
 80019a2:	f6bf af2a 	bge.w	80017fa <GamePlay+0x22a>
					game_status.score += 1;
 80019a6:	4b5d      	ldr	r3, [pc, #372]	@ (8001b1c <GamePlay+0x54c>)
 80019a8:	8818      	ldrh	r0, [r3, #0]
 80019aa:	3001      	adds	r0, #1
 80019ac:	b200      	sxth	r0, r0
 80019ae:	8018      	strh	r0, [r3, #0]
					OBJ_set_score_text_value(game_status.score);
<<<<<<< HEAD
 800168c:	f001 fbea 	bl	8002e64 <OBJ_set_score_text_value>
=======
 80019b0:	f001 fb90 	bl	80030d4 <OBJ_set_score_text_value>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					obstacle_pair2_scored = 1;
 80019b4:	4a55      	ldr	r2, [pc, #340]	@ (8001b0c <GamePlay+0x53c>)
			if (misko.location.x_center > obstacle_pair3.top.location.x_min
 80019b6:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
					obstacle_pair2_scored = 1;
 80019ba:	6015      	str	r5, [r2, #0]
 80019bc:	e71d      	b.n	80017fa <GamePlay+0x22a>
					moving_obstacles = 1;
 80019be:	2501      	movs	r5, #1
					TIMUT_stopwatch_set_time_mark(&stopwatch_obstacles);
 80019c0:	4857      	ldr	r0, [pc, #348]	@ (8001b20 <GamePlay+0x550>)
					moving_obstacles = 1;
 80019c2:	601d      	str	r5, [r3, #0]
					TIMUT_stopwatch_set_time_mark(&stopwatch_obstacles);
<<<<<<< HEAD
 80016a0:	f006 faac 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 80019c4:	f006 fa52 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					obstacle_number = 1;
 80019c8:	4b56      	ldr	r3, [pc, #344]	@ (8001b24 <GamePlay+0x554>)
 80019ca:	601d      	str	r5, [r3, #0]
 80019cc:	e737      	b.n	800183e <GamePlay+0x26e>
					XPT2046_touch_get_coordinates(&x, &y);
<<<<<<< HEAD
 80016aa:	a903      	add	r1, sp, #12
 80016ac:	a802      	add	r0, sp, #8
 80016ae:	f005 ff57 	bl	8007560 <XPT2046_touch_get_coordinates>
=======
 80019ce:	a903      	add	r1, sp, #12
 80019d0:	a802      	add	r0, sp, #8
 80019d2:	f005 fefd 	bl	80077d0 <XPT2046_touch_get_coordinates>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					if (y < 240 && press_enable == 1) {
 80019d6:	9b03      	ldr	r3, [sp, #12]
 80019d8:	2bef      	cmp	r3, #239	@ 0xef
 80019da:	f73f ae70 	bgt.w	80016be <GamePlay+0xee>
 80019de:	f1b8 0f00 	cmp.w	r8, #0
 80019e2:	d17c      	bne.n	8001ade <GamePlay+0x50e>
uint8_t GamePlay() {
 80019e4:	f04f 0800 	mov.w	r8, #0
 80019e8:	e669      	b.n	80016be <GamePlay+0xee>
							MATH_randomise_distance_between_obstacles();
<<<<<<< HEAD
 80016c6:	f001 fa6b 	bl	8002ba0 <MATH_randomise_distance_between_obstacles>
 80016ca:	4f4e      	ldr	r7, [pc, #312]	@ (8001804 <GamePlay+0x558>)
 80016cc:	6038      	str	r0, [r7, #0]
					OBJ_init_obstacle_pair(&obstacle_pair1);
 80016ce:	484e      	ldr	r0, [pc, #312]	@ (8001808 <GamePlay+0x55c>)
 80016d0:	f001 fb90 	bl	8002df4 <OBJ_init_obstacle_pair>
=======
 80019ea:	f001 fa25 	bl	8002e38 <MATH_randomise_distance_between_obstacles>
 80019ee:	4f4e      	ldr	r7, [pc, #312]	@ (8001b28 <GamePlay+0x558>)
 80019f0:	6038      	str	r0, [r7, #0]
					OBJ_init_obstacle_pair(&obstacle_pair1);
 80019f2:	484e      	ldr	r0, [pc, #312]	@ (8001b2c <GamePlay+0x55c>)
 80019f4:	f001 fb4a 	bl	800308c <OBJ_init_obstacle_pair>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					GFX_init_obstacle_pair_location(&obstacle_pair1, 269,
 80019f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019fc:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001a00:	484a      	ldr	r0, [pc, #296]	@ (8001b2c <GamePlay+0x55c>)
 8001a02:	f240 110d 	movw	r1, #269	@ 0x10d
 8001a06:	f000 ff79 	bl	80028fc <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair1, -1);
 8001a0a:	4848      	ldr	r0, [pc, #288]	@ (8001b2c <GamePlay+0x55c>)
 8001a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a10:	f001 f878 	bl	8002b04 <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair1_spawned = 1;
 8001a14:	4b36      	ldr	r3, [pc, #216]	@ (8001af0 <GamePlay+0x520>)
 8001a16:	601d      	str	r5, [r3, #0]
					obstacle_pair1_cleaned = 0;
 8001a18:	4b34      	ldr	r3, [pc, #208]	@ (8001aec <GamePlay+0x51c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
					obstacle_number = 2;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	6033      	str	r3, [r6, #0]
 8001a22:	e671      	b.n	8001708 <GamePlay+0x138>
							MATH_randomise_distance_between_obstacles();
<<<<<<< HEAD
 8001700:	f001 fa4e 	bl	8002ba0 <MATH_randomise_distance_between_obstacles>
 8001704:	4d3f      	ldr	r5, [pc, #252]	@ (8001804 <GamePlay+0x558>)
 8001706:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair2);
 8001708:	4831      	ldr	r0, [pc, #196]	@ (80017d0 <GamePlay+0x524>)
 800170a:	f001 fb73 	bl	8002df4 <OBJ_init_obstacle_pair>
=======
 8001a24:	f001 fa08 	bl	8002e38 <MATH_randomise_distance_between_obstacles>
 8001a28:	4d3f      	ldr	r5, [pc, #252]	@ (8001b28 <GamePlay+0x558>)
 8001a2a:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair2);
 8001a2c:	4831      	ldr	r0, [pc, #196]	@ (8001af4 <GamePlay+0x524>)
 8001a2e:	f001 fb2d 	bl	800308c <OBJ_init_obstacle_pair>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					GFX_init_obstacle_pair_location(&obstacle_pair2, 269,
 8001a32:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8001a36:	f9b5 2000 	ldrsh.w	r2, [r5]
 8001a3a:	482e      	ldr	r0, [pc, #184]	@ (8001af4 <GamePlay+0x524>)
 8001a3c:	f240 110d 	movw	r1, #269	@ 0x10d
 8001a40:	f000 ff5c 	bl	80028fc <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair2, -1);
 8001a44:	f04f 31ff 	mov.w	r1, #4294967295
 8001a48:	482a      	ldr	r0, [pc, #168]	@ (8001af4 <GamePlay+0x524>)
 8001a4a:	f001 f85b 	bl	8002b04 <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair2_spawned = 1;
 8001a4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b04 <GamePlay+0x534>)
					obstacle_pair2_cleaned = 0;
 8001a50:	4b2b      	ldr	r3, [pc, #172]	@ (8001b00 <GamePlay+0x530>)
					obstacle_pair2_spawned = 1;
 8001a52:	2101      	movs	r1, #1
 8001a54:	6011      	str	r1, [r2, #0]
					obstacle_pair2_cleaned = 0;
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
					obstacle_number = 3;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	6033      	str	r3, [r6, #0]
 8001a5e:	e653      	b.n	8001708 <GamePlay+0x138>
				Update_High_Scores(game_status.score);
 8001a60:	4b2e      	ldr	r3, [pc, #184]	@ (8001b1c <GamePlay+0x54c>)
 8001a62:	9d00      	ldr	r5, [sp, #0]
 8001a64:	8818      	ldrh	r0, [r3, #0]
 8001a66:	f7fe fe07 	bl	8000678 <Update_High_Scores>
				uint16_t *high_scores = Get_High_Scores();
 8001a6a:	f7fe fe5d 	bl	8000728 <Get_High_Scores>
				printf("High Scores: 1. %d   2. %d   3. %d\n", high_scores[0],
<<<<<<< HEAD
 800174a:	8883      	ldrh	r3, [r0, #4]
 800174c:	8842      	ldrh	r2, [r0, #2]
 800174e:	8801      	ldrh	r1, [r0, #0]
 8001750:	482e      	ldr	r0, [pc, #184]	@ (800180c <GamePlay+0x560>)
 8001752:	f006 feeb 	bl	800852c <iprintf>
=======
 8001a6e:	8883      	ldrh	r3, [r0, #4]
 8001a70:	8842      	ldrh	r2, [r0, #2]
 8001a72:	8801      	ldrh	r1, [r0, #0]
 8001a74:	482e      	ldr	r0, [pc, #184]	@ (8001b30 <GamePlay+0x560>)
 8001a76:	f006 fe91 	bl	800879c <iprintf>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				GFX_set_gfx_object_velocity(&misko, 0, 0);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	482d      	ldr	r0, [pc, #180]	@ (8001b34 <GamePlay+0x564>)
 8001a7e:	4611      	mov	r1, r2
 8001a80:	f000 fb42 	bl	8002108 <GFX_set_gfx_object_velocity>
}
 8001a84:	4628      	mov	r0, r5
 8001a86:	b005      	add	sp, #20
 8001a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							MATH_randomise_distance_between_obstacles();
<<<<<<< HEAD
 8001768:	f001 fa1a 	bl	8002ba0 <MATH_randomise_distance_between_obstacles>
 800176c:	4d25      	ldr	r5, [pc, #148]	@ (8001804 <GamePlay+0x558>)
 800176e:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair3);
 8001770:	481c      	ldr	r0, [pc, #112]	@ (80017e4 <GamePlay+0x538>)
 8001772:	f001 fb3f 	bl	8002df4 <OBJ_init_obstacle_pair>
=======
 8001a8c:	f001 f9d4 	bl	8002e38 <MATH_randomise_distance_between_obstacles>
 8001a90:	4d25      	ldr	r5, [pc, #148]	@ (8001b28 <GamePlay+0x558>)
 8001a92:	6028      	str	r0, [r5, #0]
					OBJ_init_obstacle_pair(&obstacle_pair3);
 8001a94:	481c      	ldr	r0, [pc, #112]	@ (8001b08 <GamePlay+0x538>)
 8001a96:	f001 faf9 	bl	800308c <OBJ_init_obstacle_pair>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
					GFX_init_obstacle_pair_location(&obstacle_pair3, 269,
 8001a9a:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 8001a9e:	f9b5 2000 	ldrsh.w	r2, [r5]
 8001aa2:	4819      	ldr	r0, [pc, #100]	@ (8001b08 <GamePlay+0x538>)
 8001aa4:	f240 110d 	movw	r1, #269	@ 0x10d
 8001aa8:	f000 ff28 	bl	80028fc <GFX_init_obstacle_pair_location>
					GFX_set_obstacle_pair_x_axis_velocity(&obstacle_pair3, -1);
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab0:	4815      	ldr	r0, [pc, #84]	@ (8001b08 <GamePlay+0x538>)
 8001ab2:	f001 f827 	bl	8002b04 <GFX_set_obstacle_pair_x_axis_velocity>
					obstacle_pair3_spawned = 1;
 8001ab6:	4917      	ldr	r1, [pc, #92]	@ (8001b14 <GamePlay+0x544>)
					obstacle_pair3_cleaned = 0;
 8001ab8:	4a15      	ldr	r2, [pc, #84]	@ (8001b10 <GamePlay+0x540>)
					obstacle_pair3_spawned = 1;
 8001aba:	2301      	movs	r3, #1
 8001abc:	600b      	str	r3, [r1, #0]
					obstacle_number = 1;
 8001abe:	6033      	str	r3, [r6, #0]
					obstacle_pair3_cleaned = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	6013      	str	r3, [r2, #0]
					obstacle_number = 1;
 8001ac4:	e620      	b.n	8001708 <GamePlay+0x138>
			TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
<<<<<<< HEAD
 80017a2:	481c      	ldr	r0, [pc, #112]	@ (8001814 <GamePlay+0x568>)
 80017a4:	f006 fa2a 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 8001ac6:	481c      	ldr	r0, [pc, #112]	@ (8001b38 <GamePlay+0x568>)
 8001ac8:	f006 f9d0 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			touch_initialized = 1;
 8001acc:	6025      	str	r5, [r4, #0]
 8001ace:	e5dd      	b.n	800168c <GamePlay+0xbc>
				GFX_set_gfx_object_velocity(&misko, 0, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	4818      	ldr	r0, [pc, #96]	@ (8001b34 <GamePlay+0x564>)
 8001ad4:	9d00      	ldr	r5, [sp, #0]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	f000 fb16 	bl	8002108 <GFX_set_gfx_object_velocity>
				break;
 8001adc:	e58d      	b.n	80015fa <GamePlay+0x2a>
						pressed_button = BTN_OK;
 8001ade:	2304      	movs	r3, #4
						TIMUT_stopwatch_set_time_mark(&stopwatch_touchscreen);
 8001ae0:	4816      	ldr	r0, [pc, #88]	@ (8001b3c <GamePlay+0x56c>)
						pressed_button = BTN_OK;
 8001ae2:	f889 3000 	strb.w	r3, [r9]
						TIMUT_stopwatch_set_time_mark(&stopwatch_touchscreen);
<<<<<<< HEAD
 80017c2:	f006 fa1b 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
 80017c6:	e77b      	b.n	80016c0 <GamePlay+0x414>
 80017c8:	20000150 	.word	0x20000150
 80017cc:	2000015c 	.word	0x2000015c
 80017d0:	200001f8 	.word	0x200001f8
 80017d4:	20000144 	.word	0x20000144
 80017d8:	20000a7c 	.word	0x20000a7c
 80017dc:	2000014c 	.word	0x2000014c
 80017e0:	20000158 	.word	0x20000158
 80017e4:	20000160 	.word	0x20000160
 80017e8:	20000140 	.word	0x20000140
 80017ec:	20000148 	.word	0x20000148
 80017f0:	20000154 	.word	0x20000154
 80017f4:	2000013c 	.word	0x2000013c
 80017f8:	20000b38 	.word	0x20000b38
 80017fc:	20000334 	.word	0x20000334
 8001800:	20000130 	.word	0x20000130
 8001804:	20000328 	.word	0x20000328
 8001808:	20000290 	.word	0x20000290
 800180c:	080097ec 	.word	0x080097ec
 8001810:	20000608 	.word	0x20000608
 8001814:	2000011c 	.word	0x2000011c
 8001818:	2000032c 	.word	0x2000032c
=======
 8001ae6:	f006 f9c1 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001aea:	e77b      	b.n	80019e4 <GamePlay+0x414>
 8001aec:	20000160 	.word	0x20000160
 8001af0:	2000016c 	.word	0x2000016c
 8001af4:	20000208 	.word	0x20000208
 8001af8:	20000154 	.word	0x20000154
 8001afc:	20000a40 	.word	0x20000a40
 8001b00:	2000015c 	.word	0x2000015c
 8001b04:	20000168 	.word	0x20000168
 8001b08:	20000170 	.word	0x20000170
 8001b0c:	20000150 	.word	0x20000150
 8001b10:	20000158 	.word	0x20000158
 8001b14:	20000164 	.word	0x20000164
 8001b18:	2000014c 	.word	0x2000014c
 8001b1c:	20000afc 	.word	0x20000afc
 8001b20:	20000344 	.word	0x20000344
 8001b24:	20000138 	.word	0x20000138
 8001b28:	20000338 	.word	0x20000338
 8001b2c:	200002a0 	.word	0x200002a0
 8001b30:	08009a5c 	.word	0x08009a5c
 8001b34:	200005cc 	.word	0x200005cc
 8001b38:	20000124 	.word	0x20000124
 8001b3c:	2000033c 	.word	0x2000033c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08001b40 <GameOver>:

uint8_t GameOver() {
 8001b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    static GAMEOVER_states_t state = GAMEOVER_SCREEN;
    uint8_t exit_value = 0;

    switch (state) {
 8001b42:	4d7d      	ldr	r5, [pc, #500]	@ (8001d38 <GameOver+0x1f8>)
 8001b44:	782c      	ldrb	r4, [r5, #0]
uint8_t GameOver() {
 8001b46:	b087      	sub	sp, #28
    switch (state) {
 8001b48:	b144      	cbz	r4, 8001b5c <GameOver+0x1c>
 8001b4a:	2c01      	cmp	r4, #1
 8001b4c:	f000 8091 	beq.w	8001c72 <GameOver+0x132>
			touch_initialized = 0;  
		}
		break;

    default:
        state = GAMEOVER_SCREEN;
 8001b50:	2300      	movs	r3, #0
 8001b52:	702b      	strb	r3, [r5, #0]
        exit_value = 0;
 8001b54:	2400      	movs	r4, #0
        break;
    }

    return exit_value;
}
 8001b56:	4620      	mov	r0, r4
 8001b58:	b007      	add	sp, #28
 8001b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        KBD_flush();
<<<<<<< HEAD
 8001838:	f006 f81a 	bl	8007870 <KBD_flush>
        HAL_Delay(300);
 800183c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001840:	f002 f964 	bl	8003b0c <HAL_Delay>
=======
 8001b5c:	f005 ffc0 	bl	8007ae0 <KBD_flush>
        HAL_Delay(300);
 8001b60:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001b64:	f002 f90a 	bl	8003d7c <HAL_Delay>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        obstacle_pair2_spawned = 0;
 8001b68:	4b74      	ldr	r3, [pc, #464]	@ (8001d3c <GameOver+0x1fc>)
        obstacle_pair1_spawned = 0;
 8001b6a:	4975      	ldr	r1, [pc, #468]	@ (8001d40 <GameOver+0x200>)
        obstacle_pair2_spawned = 0;
 8001b6c:	601c      	str	r4, [r3, #0]
        obstacle_pair1_cleaned = 0;
 8001b6e:	4b75      	ldr	r3, [pc, #468]	@ (8001d44 <GameOver+0x204>)
        obstacle_pair3_spawned = 0;
 8001b70:	4a75      	ldr	r2, [pc, #468]	@ (8001d48 <GameOver+0x208>)
        obstacle_pair1_cleaned = 0;
 8001b72:	601c      	str	r4, [r3, #0]
        obstacle_pair3_cleaned = 0;
 8001b74:	4b75      	ldr	r3, [pc, #468]	@ (8001d4c <GameOver+0x20c>)
        obstacle_pair1_spawned = 0;
 8001b76:	600c      	str	r4, [r1, #0]
        obstacle_pair3_cleaned = 0;
 8001b78:	601c      	str	r4, [r3, #0]
        obstacle_pair2_scored = 0;
 8001b7a:	4b75      	ldr	r3, [pc, #468]	@ (8001d50 <GameOver+0x210>)
        obstacle_pair2_cleaned = 0;
 8001b7c:	4975      	ldr	r1, [pc, #468]	@ (8001d54 <GameOver+0x214>)
        obstacle_pair3_spawned = 0;
 8001b7e:	6014      	str	r4, [r2, #0]
        obstacle_pair2_scored = 0;
 8001b80:	601c      	str	r4, [r3, #0]
        obstacle_pair1_scored = 0;
 8001b82:	4a75      	ldr	r2, [pc, #468]	@ (8001d58 <GameOver+0x218>)
        moving_obstacles = 0;
 8001b84:	4b75      	ldr	r3, [pc, #468]	@ (8001d5c <GameOver+0x21c>)
        obstacle_pair2_cleaned = 0;
 8001b86:	600c      	str	r4, [r1, #0]
        obstacle_pair3_scored = 0;
 8001b88:	4975      	ldr	r1, [pc, #468]	@ (8001d60 <GameOver+0x220>)
        obstacle_pair1_scored = 0;
 8001b8a:	6014      	str	r4, [r2, #0]
        moving_obstacles = 0;
 8001b8c:	601c      	str	r4, [r3, #0]
        time_mark = 0;
 8001b8e:	4a75      	ldr	r2, [pc, #468]	@ (8001d64 <GameOver+0x224>)
        obstacle_number = 0;
 8001b90:	4b75      	ldr	r3, [pc, #468]	@ (8001d68 <GameOver+0x228>)
        GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8001b92:	4876      	ldr	r0, [pc, #472]	@ (8001d6c <GameOver+0x22c>)
        obstacle_pair3_scored = 0;
 8001b94:	600c      	str	r4, [r1, #0]
        GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8001b96:	4976      	ldr	r1, [pc, #472]	@ (8001d70 <GameOver+0x230>)
        time_mark = 0;
 8001b98:	6014      	str	r4, [r2, #0]
        obstacle_number = 0;
 8001b9a:	601c      	str	r4, [r3, #0]
        GFX_clear_obstacle_pair_on_background(&obstacle_pair1, &background);
 8001b9c:	f001 f93c 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
        GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8001ba0:	4973      	ldr	r1, [pc, #460]	@ (8001d70 <GameOver+0x230>)
 8001ba2:	4874      	ldr	r0, [pc, #464]	@ (8001d74 <GameOver+0x234>)
        sprintf(score_text_2, "%d", game_status.score);
 8001ba4:	4f74      	ldr	r7, [pc, #464]	@ (8001d78 <GameOver+0x238>)
        GFX_clear_obstacle_pair_on_background(&obstacle_pair2, &background);
 8001ba6:	f001 f937 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
        GFX_clear_obstacle_pair_on_background(&obstacle_pair3, &background);
 8001baa:	4971      	ldr	r1, [pc, #452]	@ (8001d70 <GameOver+0x230>)
 8001bac:	4873      	ldr	r0, [pc, #460]	@ (8001d7c <GameOver+0x23c>)
 8001bae:	f001 f933 	bl	8002e18 <GFX_clear_obstacle_pair_on_background>
        GFX_clear_gfx_object_on_background(&misko, &background);
 8001bb2:	496f      	ldr	r1, [pc, #444]	@ (8001d70 <GameOver+0x230>)
 8001bb4:	4872      	ldr	r0, [pc, #456]	@ (8001d80 <GameOver+0x240>)
 8001bb6:	f000 fdf9 	bl	80027ac <GFX_clear_gfx_object_on_background>
        GFX_draw_gfx_object(&background);
 8001bba:	486d      	ldr	r0, [pc, #436]	@ (8001d70 <GameOver+0x230>)
 8001bbc:	f000 f952 	bl	8001e64 <GFX_draw_gfx_object>
        OBJ_init_high_score_sprite_large(30, 30);
<<<<<<< HEAD
 800189c:	211e      	movs	r1, #30
 800189e:	4608      	mov	r0, r1
 80018a0:	f001 fa7e 	bl	8002da0 <OBJ_init_high_score_sprite_large>
=======
 8001bc0:	211e      	movs	r1, #30
 8001bc2:	4608      	mov	r0, r1
 8001bc4:	f001 fa38 	bl	8003038 <OBJ_init_high_score_sprite_large>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_draw_one_gfx_object_on_background(&high_score_sprite_large,&background);
 8001bc8:	4969      	ldr	r1, [pc, #420]	@ (8001d70 <GameOver+0x230>)
 8001bca:	486e      	ldr	r0, [pc, #440]	@ (8001d84 <GameOver+0x244>)
 8001bcc:	f000 fd6e 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
        uint16_t *high_scores_2 = Get_High_Scores();
 8001bd0:	f7fe fdaa 	bl	8000728 <Get_High_Scores>
        OBJ_init_text_big(75, 40, "GAME OVER!", &high_score_menu_text);
 8001bd4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d88 <GameOver+0x248>)
 8001bd6:	4a6d      	ldr	r2, [pc, #436]	@ (8001d8c <GameOver+0x24c>)
 8001bd8:	2128      	movs	r1, #40	@ 0x28
        uint16_t *high_scores_2 = Get_High_Scores();
 8001bda:	4606      	mov	r6, r0
        OBJ_init_text_big(75, 40, "GAME OVER!", &high_score_menu_text);
<<<<<<< HEAD
 80018b8:	204b      	movs	r0, #75	@ 0x4b
 80018ba:	f001 fb1b 	bl	8002ef4 <OBJ_init_text_big>
=======
 8001bdc:	204b      	movs	r0, #75	@ 0x4b
 8001bde:	f001 fac1 	bl	8003164 <OBJ_init_text_big>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&high_score_menu_text);
 8001be2:	4869      	ldr	r0, [pc, #420]	@ (8001d88 <GameOver+0x248>)
 8001be4:	f000 fe76 	bl	80028d4 <GFX_display_text_object>
        OBJ_init_text_small(50, 85, "YOUR SCORE:", &your_hs_text);
<<<<<<< HEAD
 80018c4:	4b67      	ldr	r3, [pc, #412]	@ (8001a64 <GameOver+0x248>)
 80018c6:	4a68      	ldr	r2, [pc, #416]	@ (8001a68 <GameOver+0x24c>)
 80018c8:	2155      	movs	r1, #85	@ 0x55
 80018ca:	2032      	movs	r0, #50	@ 0x32
 80018cc:	f001 fb02 	bl	8002ed4 <OBJ_init_text_small>
=======
 8001be8:	4b69      	ldr	r3, [pc, #420]	@ (8001d90 <GameOver+0x250>)
 8001bea:	4a6a      	ldr	r2, [pc, #424]	@ (8001d94 <GameOver+0x254>)
 8001bec:	2155      	movs	r1, #85	@ 0x55
 8001bee:	2032      	movs	r0, #50	@ 0x32
 8001bf0:	f001 faa8 	bl	8003144 <OBJ_init_text_small>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&your_hs_text);
 8001bf4:	4866      	ldr	r0, [pc, #408]	@ (8001d90 <GameOver+0x250>)
 8001bf6:	f000 fe6d 	bl	80028d4 <GFX_display_text_object>
        sprintf(score_text_2, "%d", game_status.score);
<<<<<<< HEAD
 80018d6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80018da:	4964      	ldr	r1, [pc, #400]	@ (8001a6c <GameOver+0x250>)
 80018dc:	a801      	add	r0, sp, #4
 80018de:	f006 feeb 	bl	80086b8 <siprintf>
        OBJ_init_text_small(195, 85, score_text_2, &your_hs_value_text);
 80018e2:	4b63      	ldr	r3, [pc, #396]	@ (8001a70 <GameOver+0x254>)
 80018e4:	aa01      	add	r2, sp, #4
 80018e6:	2155      	movs	r1, #85	@ 0x55
 80018e8:	20c3      	movs	r0, #195	@ 0xc3
 80018ea:	f001 faf3 	bl	8002ed4 <OBJ_init_text_small>
=======
 8001bfa:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001bfe:	4966      	ldr	r1, [pc, #408]	@ (8001d98 <GameOver+0x258>)
 8001c00:	a801      	add	r0, sp, #4
 8001c02:	f006 fe91 	bl	8008928 <siprintf>
        OBJ_init_text_small(195, 85, score_text_2, &your_hs_value_text);
 8001c06:	4b65      	ldr	r3, [pc, #404]	@ (8001d9c <GameOver+0x25c>)
 8001c08:	aa01      	add	r2, sp, #4
 8001c0a:	2155      	movs	r1, #85	@ 0x55
 8001c0c:	20c3      	movs	r0, #195	@ 0xc3
 8001c0e:	f001 fa99 	bl	8003144 <OBJ_init_text_small>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&your_hs_value_text);
 8001c12:	4862      	ldr	r0, [pc, #392]	@ (8001d9c <GameOver+0x25c>)
 8001c14:	f000 fe5e 	bl	80028d4 <GFX_display_text_object>
        OBJ_init_text_small(50, 115, "HIGHEST SCORE:", &biggest_hs_text); 
<<<<<<< HEAD
 80018f4:	4b5f      	ldr	r3, [pc, #380]	@ (8001a74 <GameOver+0x258>)
 80018f6:	4a60      	ldr	r2, [pc, #384]	@ (8001a78 <GameOver+0x25c>)
 80018f8:	2173      	movs	r1, #115	@ 0x73
 80018fa:	2032      	movs	r0, #50	@ 0x32
 80018fc:	f001 faea 	bl	8002ed4 <OBJ_init_text_small>
=======
 8001c18:	4b61      	ldr	r3, [pc, #388]	@ (8001da0 <GameOver+0x260>)
 8001c1a:	4a62      	ldr	r2, [pc, #392]	@ (8001da4 <GameOver+0x264>)
 8001c1c:	2173      	movs	r1, #115	@ 0x73
 8001c1e:	2032      	movs	r0, #50	@ 0x32
 8001c20:	f001 fa90 	bl	8003144 <OBJ_init_text_small>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&biggest_hs_text);
 8001c24:	485e      	ldr	r0, [pc, #376]	@ (8001da0 <GameOver+0x260>)
 8001c26:	f000 fe55 	bl	80028d4 <GFX_display_text_object>
        sprintf(score_text_2, "%d", high_scores_2[0]);
<<<<<<< HEAD
 8001906:	8832      	ldrh	r2, [r6, #0]
 8001908:	4958      	ldr	r1, [pc, #352]	@ (8001a6c <GameOver+0x250>)
 800190a:	a801      	add	r0, sp, #4
 800190c:	f006 fed4 	bl	80086b8 <siprintf>
        OBJ_init_text_small(233, 115, score_text_2, &high_score1_text_value);
 8001910:	4b5a      	ldr	r3, [pc, #360]	@ (8001a7c <GameOver+0x260>)
 8001912:	aa01      	add	r2, sp, #4
 8001914:	2173      	movs	r1, #115	@ 0x73
 8001916:	20e9      	movs	r0, #233	@ 0xe9
 8001918:	f001 fadc 	bl	8002ed4 <OBJ_init_text_small>
=======
 8001c2a:	8832      	ldrh	r2, [r6, #0]
 8001c2c:	495a      	ldr	r1, [pc, #360]	@ (8001d98 <GameOver+0x258>)
 8001c2e:	a801      	add	r0, sp, #4
 8001c30:	f006 fe7a 	bl	8008928 <siprintf>
        OBJ_init_text_small(233, 115, score_text_2, &high_score1_text_value);
 8001c34:	4b5c      	ldr	r3, [pc, #368]	@ (8001da8 <GameOver+0x268>)
 8001c36:	aa01      	add	r2, sp, #4
 8001c38:	2173      	movs	r1, #115	@ 0x73
 8001c3a:	20e9      	movs	r0, #233	@ 0xe9
 8001c3c:	f001 fa82 	bl	8003144 <OBJ_init_text_small>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&high_score1_text_value);
 8001c40:	4859      	ldr	r0, [pc, #356]	@ (8001da8 <GameOver+0x268>)
 8001c42:	f000 fe47 	bl	80028d4 <GFX_display_text_object>
        OBJ_init_text_tiny(43, 170, "PRESS OK TO RESTART OR ESC", &press_to_go_back_text);
<<<<<<< HEAD
 8001922:	4b57      	ldr	r3, [pc, #348]	@ (8001a80 <GameOver+0x264>)
 8001924:	4a57      	ldr	r2, [pc, #348]	@ (8001a84 <GameOver+0x268>)
 8001926:	21aa      	movs	r1, #170	@ 0xaa
 8001928:	202b      	movs	r0, #43	@ 0x2b
 800192a:	f001 faf3 	bl	8002f14 <OBJ_init_text_tiny>
=======
 8001c46:	4b59      	ldr	r3, [pc, #356]	@ (8001dac <GameOver+0x26c>)
 8001c48:	4a59      	ldr	r2, [pc, #356]	@ (8001db0 <GameOver+0x270>)
 8001c4a:	21aa      	movs	r1, #170	@ 0xaa
 8001c4c:	202b      	movs	r0, #43	@ 0x2b
 8001c4e:	f001 fa99 	bl	8003184 <OBJ_init_text_tiny>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&press_to_go_back_text);
 8001c52:	4856      	ldr	r0, [pc, #344]	@ (8001dac <GameOver+0x26c>)
 8001c54:	f000 fe3e 	bl	80028d4 <GFX_display_text_object>
        OBJ_init_text_tiny(43, 185, "TO GO BACK TO THE MAIN MENU", &press_to_go_back_text2);
<<<<<<< HEAD
 8001934:	4b54      	ldr	r3, [pc, #336]	@ (8001a88 <GameOver+0x26c>)
 8001936:	4a55      	ldr	r2, [pc, #340]	@ (8001a8c <GameOver+0x270>)
 8001938:	21b9      	movs	r1, #185	@ 0xb9
 800193a:	202b      	movs	r0, #43	@ 0x2b
 800193c:	f001 faea 	bl	8002f14 <OBJ_init_text_tiny>
=======
 8001c58:	4b56      	ldr	r3, [pc, #344]	@ (8001db4 <GameOver+0x274>)
 8001c5a:	4a57      	ldr	r2, [pc, #348]	@ (8001db8 <GameOver+0x278>)
 8001c5c:	21b9      	movs	r1, #185	@ 0xb9
 8001c5e:	202b      	movs	r0, #43	@ 0x2b
 8001c60:	f001 fa90 	bl	8003184 <OBJ_init_text_tiny>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        GFX_display_text_object(&press_to_go_back_text2);
 8001c64:	4853      	ldr	r0, [pc, #332]	@ (8001db4 <GameOver+0x274>)
 8001c66:	f000 fe35 	bl	80028d4 <GFX_display_text_object>
        state = GAMEOVER_WAIT_FOR_ANY_KEY;
 8001c6a:	2301      	movs	r3, #1
        game_status.score = 0;
 8001c6c:	803c      	strh	r4, [r7, #0]
        state = GAMEOVER_WAIT_FOR_ANY_KEY;
 8001c6e:	702b      	strb	r3, [r5, #0]
        break;
 8001c70:	e770      	b.n	8001b54 <GameOver+0x14>
        key = KBD_get_pressed_key();
<<<<<<< HEAD
 800194e:	f005 ff7b 	bl	8007848 <KBD_get_pressed_key>
=======
 8001c72:	f005 ff21 	bl	8007ab8 <KBD_get_pressed_key>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8001c76:	4b51      	ldr	r3, [pc, #324]	@ (8001dbc <GameOver+0x27c>)
        key = KBD_get_pressed_key();
 8001c78:	4e51      	ldr	r6, [pc, #324]	@ (8001dc0 <GameOver+0x280>)
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8001c7a:	781b      	ldrb	r3, [r3, #0]
        key = KBD_get_pressed_key();
 8001c7c:	7030      	strb	r0, [r6, #0]
		if (current_input_mode == INPUT_TOUCHSCREEN) {
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d029      	beq.n	8001cd6 <GameOver+0x196>
		if (key == BTN_OK || key == BTN_ESC) {
 8001c82:	3804      	subs	r0, #4
 8001c84:	b2c0      	uxtb	r0, r0
 8001c86:	2801      	cmp	r0, #1
 8001c88:	f63f af64 	bhi.w	8001b54 <GameOver+0x14>
			GFX_clear_gfx_object_on_background(&misko, &background);
 8001c8c:	4938      	ldr	r1, [pc, #224]	@ (8001d70 <GameOver+0x230>)
 8001c8e:	483c      	ldr	r0, [pc, #240]	@ (8001d80 <GameOver+0x240>)
 8001c90:	f000 fd8c 	bl	80027ac <GFX_clear_gfx_object_on_background>
			GFX_set_gfx_object_location(&misko, 80, 120);  
 8001c94:	2278      	movs	r2, #120	@ 0x78
 8001c96:	2150      	movs	r1, #80	@ 0x50
 8001c98:	4839      	ldr	r0, [pc, #228]	@ (8001d80 <GameOver+0x240>)
 8001c9a:	f000 f9d5 	bl	8002048 <GFX_set_gfx_object_location>
			GFX_set_gfx_object_velocity(&misko, 0, 0);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4837      	ldr	r0, [pc, #220]	@ (8001d80 <GameOver+0x240>)
 8001ca4:	f000 fa30 	bl	8002108 <GFX_set_gfx_object_velocity>
			game_status.score = 0;
 8001ca8:	2700      	movs	r7, #0
 8001caa:	4b33      	ldr	r3, [pc, #204]	@ (8001d78 <GameOver+0x238>)
			OBJ_set_score_text_value(game_status.score); 
 8001cac:	4638      	mov	r0, r7
			game_status.score = 0;
 8001cae:	801f      	strh	r7, [r3, #0]
			OBJ_set_score_text_value(game_status.score); 
<<<<<<< HEAD
 800198c:	f001 fa6a 	bl	8002e64 <OBJ_set_score_text_value>
=======
 8001cb0:	f001 fa10 	bl	80030d4 <OBJ_set_score_text_value>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			GFX_display_text_object(&score_text);        
 8001cb4:	4843      	ldr	r0, [pc, #268]	@ (8001dc4 <GameOver+0x284>)
 8001cb6:	f000 fe0d 	bl	80028d4 <GFX_display_text_object>
			exit_value = (key == BTN_ESC) ? 1 : 2;
 8001cba:	7832      	ldrb	r2, [r6, #0]
			touch_init = 0;  
 8001cbc:	4b42      	ldr	r3, [pc, #264]	@ (8001dc8 <GameOver+0x288>)
			state = GAMEOVER_SCREEN;  
 8001cbe:	702f      	strb	r7, [r5, #0]
			exit_value = (key == BTN_ESC) ? 1 : 2;
 8001cc0:	2a05      	cmp	r2, #5
			touch_init = 0;  
 8001cc2:	701f      	strb	r7, [r3, #0]
			press_enable = 1;  
 8001cc4:	4a41      	ldr	r2, [pc, #260]	@ (8001dcc <GameOver+0x28c>)
			touch_initialized = 0;  
 8001cc6:	4b42      	ldr	r3, [pc, #264]	@ (8001dd0 <GameOver+0x290>)
			press_enable = 1;  
 8001cc8:	f04f 0101 	mov.w	r1, #1
			exit_value = (key == BTN_ESC) ? 1 : 2;
 8001ccc:	bf18      	it	ne
 8001cce:	2402      	movne	r4, #2
			press_enable = 1;  
 8001cd0:	7011      	strb	r1, [r2, #0]
			touch_initialized = 0;  
 8001cd2:	601f      	str	r7, [r3, #0]
 8001cd4:	e73f      	b.n	8001b56 <GameOver+0x16>
			if (!touch_init) {
<<<<<<< HEAD
 80019b2:	4f3a      	ldr	r7, [pc, #232]	@ (8001a9c <GameOver+0x280>)
 80019b4:	783b      	ldrb	r3, [r7, #0]
 80019b6:	b173      	cbz	r3, 80019d6 <GameOver+0x1ba>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 60)) {
 80019b8:	483b      	ldr	r0, [pc, #236]	@ (8001aa8 <GameOver+0x28c>)
 80019ba:	213c      	movs	r1, #60	@ 0x3c
 80019bc:	f006 f932 	bl	8007c24 <TIMUT_stopwatch_has_another_X_ms_passed>
 80019c0:	b988      	cbnz	r0, 80019e6 <GameOver+0x1ca>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 60)) {
 80019c2:	483a      	ldr	r0, [pc, #232]	@ (8001aac <GameOver+0x290>)
 80019c4:	213c      	movs	r1, #60	@ 0x3c
 80019c6:	f006 f91f 	bl	8007c08 <TIMUT_stopwatch_has_X_ms_passed>
 80019ca:	b110      	cbz	r0, 80019d2 <GameOver+0x1b6>
=======
 8001cd6:	4f3c      	ldr	r7, [pc, #240]	@ (8001dc8 <GameOver+0x288>)
 8001cd8:	783b      	ldrb	r3, [r7, #0]
 8001cda:	b173      	cbz	r3, 8001cfa <GameOver+0x1ba>
			if (TIMUT_stopwatch_has_another_X_ms_passed(&touch_polling_stopwatch, 100)) {
 8001cdc:	483d      	ldr	r0, [pc, #244]	@ (8001dd4 <GameOver+0x294>)
 8001cde:	2164      	movs	r1, #100	@ 0x64
 8001ce0:	f006 f8d8 	bl	8007e94 <TIMUT_stopwatch_has_another_X_ms_passed>
 8001ce4:	b988      	cbnz	r0, 8001d0a <GameOver+0x1ca>
			if (TIMUT_stopwatch_has_X_ms_passed(&touch_debounce_stopwatch, 100)) {
 8001ce6:	483c      	ldr	r0, [pc, #240]	@ (8001dd8 <GameOver+0x298>)
 8001ce8:	2164      	movs	r1, #100	@ 0x64
 8001cea:	f006 f8c5 	bl	8007e78 <TIMUT_stopwatch_has_X_ms_passed>
 8001cee:	b110      	cbz	r0, 8001cf6 <GameOver+0x1b6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				press_enable = 1;
 8001cf0:	4b36      	ldr	r3, [pc, #216]	@ (8001dcc <GameOver+0x28c>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	701a      	strb	r2, [r3, #0]
		if (key == BTN_OK || key == BTN_ESC) {
 8001cf6:	7830      	ldrb	r0, [r6, #0]
 8001cf8:	e7c3      	b.n	8001c82 <GameOver+0x142>
				TIMUT_stopwatch_set_time_mark(&touch_polling_stopwatch);
<<<<<<< HEAD
 80019d6:	4834      	ldr	r0, [pc, #208]	@ (8001aa8 <GameOver+0x28c>)
 80019d8:	f006 f910 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 80019dc:	4833      	ldr	r0, [pc, #204]	@ (8001aac <GameOver+0x290>)
 80019de:	f006 f90d 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
=======
 8001cfa:	4836      	ldr	r0, [pc, #216]	@ (8001dd4 <GameOver+0x294>)
 8001cfc:	f006 f8b6 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
				TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001d00:	4835      	ldr	r0, [pc, #212]	@ (8001dd8 <GameOver+0x298>)
 8001d02:	f006 f8b3 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				touch_init = 1;
 8001d06:	703c      	strb	r4, [r7, #0]
 8001d08:	e7e8      	b.n	8001cdc <GameOver+0x19c>
				XPT2046_touch_get_coordinates(&x, &y);
<<<<<<< HEAD
 80019e6:	a901      	add	r1, sp, #4
 80019e8:	4668      	mov	r0, sp
 80019ea:	f005 fdb9 	bl	8007560 <XPT2046_touch_get_coordinates>
=======
 8001d0a:	a901      	add	r1, sp, #4
 8001d0c:	4668      	mov	r0, sp
 8001d0e:	f005 fd5f 	bl	80077d0 <XPT2046_touch_get_coordinates>
				printf("y:%d", y);
 8001d12:	9901      	ldr	r1, [sp, #4]
 8001d14:	4831      	ldr	r0, [pc, #196]	@ (8001ddc <GameOver+0x29c>)
 8001d16:	f006 fd41 	bl	800879c <iprintf>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				if (y < 240 && press_enable == 1) {
 8001d1a:	9b01      	ldr	r3, [sp, #4]
 8001d1c:	2bef      	cmp	r3, #239	@ 0xef
 8001d1e:	dce2      	bgt.n	8001ce6 <GameOver+0x1a6>
 8001d20:	4b2a      	ldr	r3, [pc, #168]	@ (8001dcc <GameOver+0x28c>)
 8001d22:	781a      	ldrb	r2, [r3, #0]
 8001d24:	2a00      	cmp	r2, #0
 8001d26:	d0de      	beq.n	8001ce6 <GameOver+0x1a6>
					key = BTN_OK;  
 8001d28:	2204      	movs	r2, #4
 8001d2a:	7032      	strb	r2, [r6, #0]
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
 8001d2c:	482a      	ldr	r0, [pc, #168]	@ (8001dd8 <GameOver+0x298>)
					press_enable = 0;
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
					TIMUT_stopwatch_set_time_mark(&touch_debounce_stopwatch);
<<<<<<< HEAD
 8001a06:	f006 f8f9 	bl	8007bfc <TIMUT_stopwatch_set_time_mark>
 8001a0a:	e7da      	b.n	80019c2 <GameOver+0x1a6>
 8001a0c:	200000ec 	.word	0x200000ec
 8001a10:	20000158 	.word	0x20000158
 8001a14:	2000015c 	.word	0x2000015c
 8001a18:	20000150 	.word	0x20000150
 8001a1c:	20000154 	.word	0x20000154
 8001a20:	20000148 	.word	0x20000148
 8001a24:	20000140 	.word	0x20000140
 8001a28:	2000014c 	.word	0x2000014c
 8001a2c:	20000144 	.word	0x20000144
 8001a30:	20000138 	.word	0x20000138
 8001a34:	2000013c 	.word	0x2000013c
 8001a38:	20000134 	.word	0x20000134
 8001a3c:	20000130 	.word	0x20000130
 8001a40:	20000290 	.word	0x20000290
 8001a44:	20000a7c 	.word	0x20000a7c
 8001a48:	200001f8 	.word	0x200001f8
 8001a4c:	20000b38 	.word	0x20000b38
 8001a50:	20000160 	.word	0x20000160
 8001a54:	20000608 	.word	0x20000608
 8001a58:	20000868 	.word	0x20000868
 8001a5c:	20000400 	.word	0x20000400
 8001a60:	08009838 	.word	0x08009838
 8001a64:	200003ec 	.word	0x200003ec
 8001a68:	08009844 	.word	0x08009844
 8001a6c:	08009764 	.word	0x08009764
 8001a70:	200003c4 	.word	0x200003c4
 8001a74:	200003d8 	.word	0x200003d8
 8001a78:	08009850 	.word	0x08009850
 8001a7c:	20000478 	.word	0x20000478
 8001a80:	200004a0 	.word	0x200004a0
 8001a84:	08009860 	.word	0x08009860
 8001a88:	2000048c 	.word	0x2000048c
 8001a8c:	0800987c 	.word	0x0800987c
 8001a90:	2000036d 	.word	0x2000036d
 8001a94:	2000035c 	.word	0x2000035c
 8001a98:	20000594 	.word	0x20000594
 8001a9c:	20000125 	.word	0x20000125
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	20000118 	.word	0x20000118
 8001aa8:	200000e4 	.word	0x200000e4
 8001aac:	200000dc 	.word	0x200000dc
=======
 8001d32:	f006 f89b 	bl	8007e6c <TIMUT_stopwatch_set_time_mark>
 8001d36:	e7d6      	b.n	8001ce6 <GameOver+0x1a6>
 8001d38:	200000ec 	.word	0x200000ec
 8001d3c:	20000168 	.word	0x20000168
 8001d40:	2000016c 	.word	0x2000016c
 8001d44:	20000160 	.word	0x20000160
 8001d48:	20000164 	.word	0x20000164
 8001d4c:	20000158 	.word	0x20000158
 8001d50:	20000150 	.word	0x20000150
 8001d54:	2000015c 	.word	0x2000015c
 8001d58:	20000154 	.word	0x20000154
 8001d5c:	20000140 	.word	0x20000140
 8001d60:	2000014c 	.word	0x2000014c
 8001d64:	2000013c 	.word	0x2000013c
 8001d68:	20000138 	.word	0x20000138
 8001d6c:	200002a0 	.word	0x200002a0
 8001d70:	20000a40 	.word	0x20000a40
 8001d74:	20000208 	.word	0x20000208
 8001d78:	20000afc 	.word	0x20000afc
 8001d7c:	20000170 	.word	0x20000170
 8001d80:	200005cc 	.word	0x200005cc
 8001d84:	2000082c 	.word	0x2000082c
 8001d88:	20000410 	.word	0x20000410
 8001d8c:	08009aa8 	.word	0x08009aa8
 8001d90:	200003fc 	.word	0x200003fc
 8001d94:	08009ab4 	.word	0x08009ab4
 8001d98:	080099d4 	.word	0x080099d4
 8001d9c:	200003d4 	.word	0x200003d4
 8001da0:	200003e8 	.word	0x200003e8
 8001da4:	08009ac0 	.word	0x08009ac0
 8001da8:	20000488 	.word	0x20000488
 8001dac:	200004b0 	.word	0x200004b0
 8001db0:	08009ad0 	.word	0x08009ad0
 8001db4:	2000049c 	.word	0x2000049c
 8001db8:	08009aec 	.word	0x08009aec
 8001dbc:	2000037d 	.word	0x2000037d
 8001dc0:	2000036c 	.word	0x2000036c
 8001dc4:	200005a4 	.word	0x200005a4
 8001dc8:	2000012d 	.word	0x2000012d
 8001dcc:	20000004 	.word	0x20000004
 8001dd0:	20000118 	.word	0x20000118
 8001dd4:	200000e4 	.word	0x200000e4
 8001dd8:	200000dc 	.word	0x200000dc
 8001ddc:	08009b08 	.word	0x08009b08
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08001de0 <Game>:
void Game() {
 8001de0:	b538      	push	{r3, r4, r5, lr}
    switch (state) {
 8001de2:	4d1b      	ldr	r5, [pc, #108]	@ (8001e50 <Game+0x70>)
 8001de4:	782c      	ldrb	r4, [r5, #0]
 8001de6:	2c01      	cmp	r4, #1
 8001de8:	d00d      	beq.n	8001e06 <Game+0x26>
 8001dea:	2c02      	cmp	r4, #2
 8001dec:	d019      	beq.n	8001e22 <Game+0x42>
 8001dee:	b18c      	cbz	r4, 8001e14 <Game+0x34>
        printf("Game(): Error - undefined state (%d)", state);
<<<<<<< HEAD
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	4818      	ldr	r0, [pc, #96]	@ (8001b24 <Game+0x74>)
 8001ac4:	f006 fd32 	bl	800852c <iprintf>
        HAL_Delay(5000);
 8001ac8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001acc:	f002 f81e 	bl	8003b0c <HAL_Delay>
=======
 8001df0:	4621      	mov	r1, r4
 8001df2:	4818      	ldr	r0, [pc, #96]	@ (8001e54 <Game+0x74>)
 8001df4:	f006 fcd2 	bl	800879c <iprintf>
        HAL_Delay(5000);
 8001df8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001dfc:	f001 ffbe 	bl	8003d7c <HAL_Delay>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        state = GAME_INTRO_STATE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	702b      	strb	r3, [r5, #0]
}
 8001e04:	bd38      	pop	{r3, r4, r5, pc}
        exit_value = GamePlay();
 8001e06:	f7ff fbe3 	bl	80015d0 <GamePlay>
        if (exit_value != 0) {
 8001e0a:	2800      	cmp	r0, #0
 8001e0c:	d0fa      	beq.n	8001e04 <Game+0x24>
            state = GAME_OVER_STATE;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	702b      	strb	r3, [r5, #0]
}
 8001e12:	bd38      	pop	{r3, r4, r5, pc}
        exit_value = Intro();
 8001e14:	f7fe fc96 	bl	8000744 <Intro>
        if (exit_value != 0) {
 8001e18:	2800      	cmp	r0, #0
 8001e1a:	d0f3      	beq.n	8001e04 <Game+0x24>
            state = GAME_PLAY_STATE;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	702b      	strb	r3, [r5, #0]
}
 8001e20:	bd38      	pop	{r3, r4, r5, pc}
        exit_value = GameOver();
 8001e22:	f7ff fe8d 	bl	8001b40 <GameOver>
        if (exit_value == 1) {  
 8001e26:	2801      	cmp	r0, #1
 8001e28:	d007      	beq.n	8001e3a <Game+0x5a>
        else if (exit_value == 2) {  
 8001e2a:	2802      	cmp	r0, #2
 8001e2c:	d1ea      	bne.n	8001e04 <Game+0x24>
            intro_state = INTRO_PRESS_ANY_KEY;  
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e58 <Game+0x78>)
            state = GAME_INTRO_STATE;
 8001e30:	2100      	movs	r1, #0
            intro_state = INTRO_PRESS_ANY_KEY;  
 8001e32:	2201      	movs	r2, #1
            state = GAME_INTRO_STATE;
 8001e34:	7029      	strb	r1, [r5, #0]
            intro_state = INTRO_PRESS_ANY_KEY;  
 8001e36:	701a      	strb	r2, [r3, #0]
}
 8001e38:	bd38      	pop	{r3, r4, r5, pc}
            intro_state = INTRO_MAIN_MENU;  
 8001e3a:	4907      	ldr	r1, [pc, #28]	@ (8001e58 <Game+0x78>)
            menu_initialized = 0;  
 8001e3c:	4807      	ldr	r0, [pc, #28]	@ (8001e5c <Game+0x7c>)
            previous_selected_item = -1;
 8001e3e:	4a08      	ldr	r2, [pc, #32]	@ (8001e60 <Game+0x80>)
            intro_state = INTRO_MAIN_MENU;  
 8001e40:	700c      	strb	r4, [r1, #0]
            state = GAME_INTRO_STATE;
 8001e42:	2300      	movs	r3, #0
            previous_selected_item = -1;
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295
            state = GAME_INTRO_STATE;
 8001e48:	702b      	strb	r3, [r5, #0]
            menu_initialized = 0;  
 8001e4a:	7003      	strb	r3, [r0, #0]
            previous_selected_item = -1;
 8001e4c:	6011      	str	r1, [r2, #0]
}
<<<<<<< HEAD
 8001b1e:	bd38      	pop	{r3, r4, r5, pc}
 8001b20:	20000115 	.word	0x20000115
 8001b24:	08009898 	.word	0x08009898
 8001b28:	20000124 	.word	0x20000124
 8001b2c:	2000012d 	.word	0x2000012d
 8001b30:	20000010 	.word	0x20000010
=======
 8001e4e:	bd38      	pop	{r3, r4, r5, pc}
 8001e50:	20000115 	.word	0x20000115
 8001e54:	08009b10 	.word	0x08009b10
 8001e58:	2000012c 	.word	0x2000012c
 8001e5c:	20000135 	.word	0x20000135
 8001e60:	2000000c 	.word	0x2000000c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08001e64 <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8001e64:	b510      	push	{r4, lr}
 8001e66:	4604      	mov	r4, r0

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
<<<<<<< HEAD
 8001b38:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
 8001b3c:	88e3      	ldrh	r3, [r4, #6]
 8001b3e:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8001b42:	88a2      	ldrh	r2, [r4, #4]
 8001b44:	f005 ff40 	bl	80079c8 <ILI9341_SetDisplayWindow>
=======
 8001e68:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
 8001e6c:	88e3      	ldrh	r3, [r4, #6]
 8001e6e:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8001e72:	88a2      	ldrh	r2, [r4, #4]
 8001e74:	f005 fee0 	bl	8007c38 <ILI9341_SetDisplayWindow>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001e78:	68a1      	ldr	r1, [r4, #8]
 8001e7a:	6820      	ldr	r0, [r4, #0]
}
 8001e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
<<<<<<< HEAD
 8001b50:	f005 bf1a 	b.w	8007988 <ILI9341_SendData>
=======
 8001e80:	f005 beba 	b.w	8007bf8 <ILI9341_SendData>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

08001e84 <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, location_t *canvas_location)
{
 8001e84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8001e88:	f9b1 9000 	ldrsh.w	r9, [r1]
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8001e8c:	f9b1 7002 	ldrsh.w	r7, [r1, #2]

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8001e90:	f9b1 5004 	ldrsh.w	r5, [r1, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8001e94:	f9b1 b006 	ldrsh.w	fp, [r1, #6]
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8001e98:	fa1f f389 	uxth.w	r3, r9
{
 8001e9c:	4604      	mov	r4, r0
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8001e9e:	8603      	strh	r3, [r0, #48]	@ 0x30
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8001ea0:	8880      	ldrh	r0, [r0, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8001ea2:	88e6      	ldrh	r6, [r4, #6]
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8001ea4:	1a2a      	subs	r2, r5, r0
 8001ea6:	b292      	uxth	r2, r2

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX - gfx_object->top_left_limits.X_MIN;
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	86a3      	strh	r3, [r4, #52]	@ 0x34
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8001eac:	ebab 0306 	sub.w	r3, fp, r6
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8001eb0:	8662      	strh	r2, [r4, #50]	@ 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8001eb2:	b29b      	uxth	r3, r3
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8001eb4:	b2ba      	uxth	r2, r7
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8001eb6:	8723      	strh	r3, [r4, #56]	@ 0x38
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX - gfx_object->top_left_limits.Y_MIN;
 8001eb8:	1a9b      	subs	r3, r3, r2
 8001eba:	8763      	strh	r3, [r4, #58]	@ 0x3a
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8001ebc:	86e2      	strh	r2, [r4, #54]	@ 0x36


	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8001ebe:	0840      	lsrs	r0, r0, #1
 8001ec0:	f7fe fb50 	bl	8000564 <__aeabi_i2d>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	4690      	mov	r8, r2
 8001ec8:	4648      	mov	r0, r9
 8001eca:	4689      	mov	r9, r1
 8001ecc:	f7fe fb4a 	bl	8000564 <__aeabi_i2d>
 8001ed0:	4642      	mov	r2, r8
 8001ed2:	464b      	mov	r3, r9
 8001ed4:	f7fe f9fa 	bl	80002cc <__adddf3>
 8001ed8:	f7fe fbae 	bl	8000638 <__aeabi_d2uiz>
 8001edc:	fa1f fa80 	uxth.w	sl, r0
 8001ee0:	f8a4 a03c 	strh.w	sl, [r4, #60]	@ 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8001ee4:	0870      	lsrs	r0, r6, #1
 8001ee6:	f7fe fb3d 	bl	8000564 <__aeabi_i2d>
 8001eea:	4602      	mov	r2, r0
 8001eec:	4616      	mov	r6, r2
 8001eee:	4638      	mov	r0, r7
 8001ef0:	460f      	mov	r7, r1
 8001ef2:	f7fe fb37 	bl	8000564 <__aeabi_i2d>
 8001ef6:	4632      	mov	r2, r6
 8001ef8:	463b      	mov	r3, r7
 8001efa:	f7fe f9e7 	bl	80002cc <__adddf3>
 8001efe:	f7fe fb9b 	bl	8000638 <__aeabi_d2uiz>
 8001f02:	4603      	mov	r3, r0

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8001f04:	4628      	mov	r0, r5
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8001f06:	b29d      	uxth	r5, r3
	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8001f08:	f7fe fb2c 	bl	8000564 <__aeabi_i2d>
 8001f0c:	4642      	mov	r2, r8
 8001f0e:	464b      	mov	r3, r9
 8001f10:	f7fe f9da 	bl	80002c8 <__aeabi_dsub>
 8001f14:	f7fe fb90 	bl	8000638 <__aeabi_d2uiz>
 8001f18:	fa1f f880 	uxth.w	r8, r0
 8001f1c:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8001f20:	4658      	mov	r0, fp
 8001f22:	f7fe fb1f 	bl	8000564 <__aeabi_i2d>
 8001f26:	4632      	mov	r2, r6
 8001f28:	463b      	mov	r3, r7
 8001f2a:	f7fe f9cd 	bl	80002c8 <__aeabi_dsub>
 8001f2e:	f7fe fb83 	bl	8000638 <__aeabi_d2uiz>

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8001f32:	2300      	movs	r3, #0
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8001f34:	b280      	uxth	r0, r0
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8001f36:	461a      	mov	r2, r3
 8001f38:	eba8 080a 	sub.w	r8, r8, sl
 8001f3c:	f360 020f 	bfi	r2, r0, #0, #16
 8001f40:	f368 030f 	bfi	r3, r8, #0, #16
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX - gfx_object->center_limits.Y_MIN;
 8001f44:	1b40      	subs	r0, r0, r5
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8001f46:	f360 421f 	bfi	r2, r0, #16, #16
 8001f4a:	f365 431f 	bfi	r3, r5, #16, #16
 8001f4e:	e9c4 3210 	strd	r3, r2, [r4, #64]	@ 0x40

}
 8001f52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f56:	bf00      	nop

08001f58 <GFX_init_gfx_object_location>:



uint8_t GFX_is_location_inside_object_restrictions(location_restriction_t *restrictions, int16_t x, int16_t y)
{
	if( ( x >= restrictions->X_MIN ) &&
 8001f58:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8001f5a:	4299      	cmp	r1, r3




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8001f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( ( x >= restrictions->X_MIN ) &&
 8001f5e:	db2a      	blt.n	8001fb6 <GFX_init_gfx_object_location+0x5e>
		( x <= restrictions->X_MAX ) &&
 8001f60:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8001f62:	4299      	cmp	r1, r3
 8001f64:	dc27      	bgt.n	8001fb6 <GFX_init_gfx_object_location+0x5e>
		( y >= restrictions->Y_MIN ) &&
 8001f66:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	db24      	blt.n	8001fb6 <GFX_init_gfx_object_location+0x5e>
		( y <= restrictions->Y_MAX )    )
 8001f6c:	8f03      	ldrh	r3, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	dc2a      	bgt.n	8001fc8 <GFX_init_gfx_object_location+0x70>
        // Within restrictions -> object can be placed
        // Set the new object location
        gfx_object->location.x_min = x;
        gfx_object->location.y_min = y;

        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001f72:	8886      	ldrh	r6, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001f74:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001f76:	b28c      	uxth	r4, r1
 8001f78:	19a3      	adds	r3, r4, r6
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001f7a:	fa1f fc82 	uxth.w	ip, r2
        gfx_object->location.x_min = x;
 8001f7e:	2500      	movs	r5, #0

        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001f80:	eb04 0456 	add.w	r4, r4, r6, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001f84:	eb0c 0e07 	add.w	lr, ip, r7
        gfx_object->location.x_min = x;
 8001f88:	462e      	mov	r6, r5
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001f8a:	b21b      	sxth	r3, r3
        gfx_object->location.x_min = x;
 8001f8c:	f363 060f 	bfi	r6, r3, #0, #16
 8001f90:	f361 050f 	bfi	r5, r1, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001f94:	eb0c 0c57 	add.w	ip, ip, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8001f98:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001f9c:	b224      	sxth	r4, r4
        gfx_object->location.x_min = x;
 8001f9e:	f362 451f 	bfi	r5, r2, #16, #16
 8001fa2:	f36e 461f 	bfi	r6, lr, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001fa6:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8001faa:	8284      	strh	r4, [r0, #20]
        gfx_object->location.x_min = x;
 8001fac:	60c5      	str	r5, [r0, #12]
 8001fae:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8001fb0:	f8a0 c016 	strh.w	ip, [r0, #22]
	if( return_value  )
 8001fb4:	e031      	b.n	800201a <GFX_init_gfx_object_location+0xc2>
    }

    else
    {
		// This part clips the upper part of the obstacle if it is placed outside the screen
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <GFX_init_gfx_object_location+0xe4>)
 8001fb8:	4298      	cmp	r0, r3
 8001fba:	d007      	beq.n	8001fcc <GFX_init_gfx_object_location+0x74>
 8001fbc:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <GFX_init_gfx_object_location+0xe8>)
 8001fbe:	4298      	cmp	r0, r3
 8001fc0:	d004      	beq.n	8001fcc <GFX_init_gfx_object_location+0x74>
 8001fc2:	4b20      	ldr	r3, [pc, #128]	@ (8002044 <GFX_init_gfx_object_location+0xec>)
 8001fc4:	4298      	cmp	r0, r3
 8001fc6:	d001      	beq.n	8001fcc <GFX_init_gfx_object_location+0x74>
 8001fc8:	2000      	movs	r0, #0
}
 8001fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8001fcc:	2a00      	cmp	r2, #0
 8001fce:	dafb      	bge.n	8001fc8 <GFX_init_gfx_object_location+0x70>
			gfx_object->location.x_min = x;
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;

			// Adjust the image data to clip the top part
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
			gfx_object->image.size_y -= offset;
 8001fd0:	88c5      	ldrh	r5, [r0, #6]
			gfx_object->location.x_min = x;
 8001fd2:	8181      	strh	r1, [r0, #12]
			int16_t offset = -y;
 8001fd4:	b293      	uxth	r3, r2
			gfx_object->image.size_y -= offset;
 8001fd6:	441d      	add	r5, r3
			gfx_object->location.y_max = 240 - offset;
 8001fd8:	f103 0ef0 	add.w	lr, r3, #240	@ 0xf0
			int16_t offset = -y;
 8001fdc:	425c      	negs	r4, r3
			gfx_object->image.size_y -= offset;
 8001fde:	b2ab      	uxth	r3, r5
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001fe0:	8885      	ldrh	r5, [r0, #4]
			gfx_object->image.size_y -= offset;
 8001fe2:	80c3      	strh	r3, [r0, #6]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001fe4:	b224      	sxth	r4, r4
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001fe6:	fb05 f303 	mul.w	r3, r5, r3
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001fea:	fb05 f404 	mul.w	r4, r5, r4
			gfx_object->location.y_max = 240 - offset;
 8001fee:	fa0f fe8e 	sxth.w	lr, lr
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8001ff2:	6083      	str	r3, [r0, #8]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8001ff4:	186b      	adds	r3, r5, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8001ff6:	6805      	ldr	r5, [r0, #0]
			gfx_object->location.y_max = 240 - offset;
 8001ff8:	f8a0 e012 	strh.w	lr, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8001ffc:	eb0e 7cde 	add.w	ip, lr, lr, lsr #31
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002000:	eb05 0544 	add.w	r5, r5, r4, lsl #1
			gfx_object->location.y_min = 0;
 8002004:	2200      	movs	r2, #0
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002006:	ea4f 0c6c 	mov.w	ip, ip, asr #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800200a:	b21b      	sxth	r3, r3
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 800200c:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
			gfx_object->location.y_min = 0;
 8002010:	81c2      	strh	r2, [r0, #14]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002012:	f8a0 c016 	strh.w	ip, [r0, #22]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002016:	8203      	strh	r3, [r0, #16]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002018:	6005      	str	r5, [r0, #0]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 800201a:	8404      	strh	r4, [r0, #32]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 800201c:	2400      	movs	r4, #0
 800201e:	4625      	mov	r5, r4
 8002020:	f363 050f 	bfi	r5, r3, #0, #16
 8002024:	f361 040f 	bfi	r4, r1, #0, #16
 8002028:	f362 441f 	bfi	r4, r2, #16, #16
 800202c:	f36e 451f 	bfi	r5, lr, #16, #16
 8002030:	e9c0 4506 	strd	r4, r5, [r0, #24]
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8002034:	f8a0 c022 	strh.w	ip, [r0, #34]	@ 0x22
 8002038:	2001      	movs	r0, #1
}
 800203a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800203c:	200002a0 	.word	0x200002a0
 8002040:	20000208 	.word	0x20000208
 8002044:	20000170 	.word	0x20000170

08002048 <GFX_set_gfx_object_location>:
	if( ( x >= restrictions->X_MIN ) &&
 8002048:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800204a:	4299      	cmp	r1, r3
{
 800204c:	b570      	push	{r4, r5, r6, lr}
	if( ( x >= restrictions->X_MIN ) &&
 800204e:	db26      	blt.n	800209e <GFX_set_gfx_object_location+0x56>
		( x <= restrictions->X_MAX ) &&
 8002050:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8002052:	4299      	cmp	r1, r3
 8002054:	dc23      	bgt.n	800209e <GFX_set_gfx_object_location+0x56>
		( y >= restrictions->Y_MIN ) &&
 8002056:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8002058:	429a      	cmp	r2, r3
 800205a:	db20      	blt.n	800209e <GFX_set_gfx_object_location+0x56>
		( y <= restrictions->Y_MAX )    )
 800205c:	8f03      	ldrh	r3, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 800205e:	429a      	cmp	r2, r3
 8002060:	dc26      	bgt.n	80020b0 <GFX_set_gfx_object_location+0x68>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002062:	8886      	ldrh	r6, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002064:	f8b0 e006 	ldrh.w	lr, [r0, #6]
        gfx_object->location.x_min = x;
 8002068:	2400      	movs	r4, #0
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800206a:	fa1f fc81 	uxth.w	ip, r1
        gfx_object->location.x_min = x;
 800206e:	4625      	mov	r5, r4
 8002070:	f361 040f 	bfi	r4, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002074:	b293      	uxth	r3, r2
        gfx_object->location.x_min = x;
 8002076:	f362 441f 	bfi	r4, r2, #16, #16
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800207a:	eb0c 0206 	add.w	r2, ip, r6
        gfx_object->location.x_min = x;
 800207e:	f362 050f 	bfi	r5, r2, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002082:	eb03 025e 	add.w	r2, r3, lr, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002086:	4473      	add	r3, lr
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002088:	eb0c 0c56 	add.w	ip, ip, r6, lsr #1
        gfx_object->location.x_min = x;
 800208c:	f363 451f 	bfi	r5, r3, #16, #16
 8002090:	60c4      	str	r4, [r0, #12]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002092:	f8a0 c014 	strh.w	ip, [r0, #20]
        gfx_object->location.x_min = x;
 8002096:	6105      	str	r5, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002098:	82c2      	strh	r2, [r0, #22]
        return 1; // Placement successful
 800209a:	2001      	movs	r0, #1
			return 1; // placement of obstacle successful
		}
		
		return 0;	// Placement not successful
    }
}
 800209c:	bd70      	pop	{r4, r5, r6, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 800209e:	4b17      	ldr	r3, [pc, #92]	@ (80020fc <GFX_set_gfx_object_location+0xb4>)
 80020a0:	4298      	cmp	r0, r3
 80020a2:	d007      	beq.n	80020b4 <GFX_set_gfx_object_location+0x6c>
 80020a4:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <GFX_set_gfx_object_location+0xb8>)
 80020a6:	4298      	cmp	r0, r3
 80020a8:	d004      	beq.n	80020b4 <GFX_set_gfx_object_location+0x6c>
 80020aa:	4b16      	ldr	r3, [pc, #88]	@ (8002104 <GFX_set_gfx_object_location+0xbc>)
 80020ac:	4298      	cmp	r0, r3
 80020ae:	d001      	beq.n	80020b4 <GFX_set_gfx_object_location+0x6c>
		return 0;	// Placement not successful
 80020b0:	2000      	movs	r0, #0
}
 80020b2:	bd70      	pop	{r4, r5, r6, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	dafb      	bge.n	80020b0 <GFX_set_gfx_object_location+0x68>
			int16_t offset = -y;
 80020b8:	b292      	uxth	r2, r2
			gfx_object->location.y_max = 240 - offset;
 80020ba:	f102 03f0 	add.w	r3, r2, #240	@ 0xf0
 80020be:	b21b      	sxth	r3, r3
 80020c0:	8243      	strh	r3, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80020c2:	eb03 7cd3 	add.w	ip, r3, r3, lsr #31
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80020c6:	8883      	ldrh	r3, [r0, #4]
			gfx_object->location.x_min = x;
 80020c8:	8181      	strh	r1, [r0, #12]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80020ca:	4419      	add	r1, r3
 80020cc:	8201      	strh	r1, [r0, #16]
			gfx_object->location.y_min = 0;
 80020ce:	2400      	movs	r4, #0
			int16_t offset = -y;
 80020d0:	4251      	negs	r1, r2
			gfx_object->location.y_min = 0;
 80020d2:	81c4      	strh	r4, [r0, #14]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80020d4:	b209      	sxth	r1, r1
 80020d6:	6804      	ldr	r4, [r0, #0]
 80020d8:	fb03 f101 	mul.w	r1, r3, r1
 80020dc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
			gfx_object->image.size_y -= offset;
 80020e0:	88c4      	ldrh	r4, [r0, #6]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80020e2:	6001      	str	r1, [r0, #0]
			gfx_object->image.size_y -= offset;
 80020e4:	4422      	add	r2, r4
 80020e6:	b292      	uxth	r2, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80020e8:	ea4f 0c6c 	mov.w	ip, ip, asr #1
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80020ec:	fb02 f303 	mul.w	r3, r2, r3
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80020f0:	f8a0 c016 	strh.w	ip, [r0, #22]
			gfx_object->image.size_y -= offset;
 80020f4:	80c2      	strh	r2, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80020f6:	6083      	str	r3, [r0, #8]
        return 1; // Placement successful
 80020f8:	2001      	movs	r0, #1
}
 80020fa:	bd70      	pop	{r4, r5, r6, pc}
 80020fc:	200002a0 	.word	0x200002a0
 8002100:	20000208 	.word	0x20000208
 8002104:	20000170 	.word	0x20000170

08002108 <GFX_set_gfx_object_velocity>:



void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
	gfx_object->velocity.x = velocity_x;
 8002108:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 800210c:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop

08002114 <GFX_bounce_moving_object_from_edge>:

	// determine the location of the bounced object


		// considering max restrictions
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8002114:	f9b0 1024 	ldrsh.w	r1, [r0, #36]	@ 0x24
		if( dx >= 0 )
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2*dx;
			y = gfx_object->location_new.y_min;
 8002118:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
{
 800211c:	b5f0      	push	{r4, r5, r6, r7, lr}
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 800211e:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
		}
		else
		{
			// consdering min restrictions

			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8002120:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8002122:	fa1f fc81 	uxth.w	ip, r1
 8002126:	ebac 0e04 	sub.w	lr, ip, r4
		if( dx >= 0 )
 800212a:	f41e 4f00 	tst.w	lr, #32768	@ 0x8000
 800212e:	d17b      	bne.n	8002228 <GFX_bounce_moving_object_from_edge+0x114>
			x = gfx_object->location_new.x_min - 2*dx;
 8002130:	fa1f f78e 	uxth.w	r7, lr
 8002134:	ebac 0c47 	sub.w	ip, ip, r7, lsl #1
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min - 2*dx;
				y = gfx_object->location_new.y_min;

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 8002138:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 800213c:	4252      	negs	r2, r2
	gfx_object->velocity.x = velocity_x;
 800213e:	f880 2048 	strb.w	r2, [r0, #72]	@ 0x48
				x = gfx_object->location_new.x_min - 2*dx;
 8002142:	fa0f f68c 	sxth.w	r6, ip
				y = gfx_object->location_new.y_min;
 8002146:	461a      	mov	r2, r3
		}



		// considering max restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8002148:	f8b0 e038 	ldrh.w	lr, [r0, #56]	@ 0x38
 800214c:	b29b      	uxth	r3, r3
 800214e:	eba3 0c0e 	sub.w	ip, r3, lr
		if( dy >= 0 )
 8002152:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8002156:	fa1f f78c 	uxth.w	r7, ip
		if( dy >= 0 )
 800215a:	d159      	bne.n	8002210 <GFX_bounce_moving_object_from_edge+0xfc>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
			y = gfx_object->location_new.y_min - 2*dy;
 800215c:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8002160:	b21a      	sxth	r2, r3


			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8002162:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8002166:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8002168:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	if( ( x >= restrictions->X_MIN ) &&
 800216c:	42a9      	cmp	r1, r5
 800216e:	db22      	blt.n	80021b6 <GFX_bounce_moving_object_from_edge+0xa2>
 8002170:	42a1      	cmp	r1, r4
 8002172:	dc20      	bgt.n	80021b6 <GFX_bounce_moving_object_from_edge+0xa2>
		( y >= restrictions->Y_MIN ) &&
 8002174:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8002176:	429a      	cmp	r2, r3
 8002178:	db1d      	blt.n	80021b6 <GFX_bounce_moving_object_from_edge+0xa2>
		( y >= restrictions->Y_MIN ) &&
 800217a:	4572      	cmp	r2, lr
 800217c:	dc24      	bgt.n	80021c8 <GFX_bounce_moving_object_from_edge+0xb4>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800217e:	f8b0 c004 	ldrh.w	ip, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002182:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_min = x;
 8002184:	2500      	movs	r5, #0
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002186:	b28c      	uxth	r4, r1
        gfx_object->location.x_min = x;
 8002188:	462e      	mov	r6, r5
 800218a:	f361 050f 	bfi	r5, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800218e:	b293      	uxth	r3, r2
        gfx_object->location.x_min = x;
 8002190:	f362 451f 	bfi	r5, r2, #16, #16
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002194:	eb04 020c 	add.w	r2, r4, ip
        gfx_object->location.x_min = x;
 8002198:	f362 060f 	bfi	r6, r2, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 800219c:	eb03 0257 	add.w	r2, r3, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80021a0:	443b      	add	r3, r7
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 80021a2:	eb04 045c 	add.w	r4, r4, ip, lsr #1
        gfx_object->location.x_min = x;
 80021a6:	f363 461f 	bfi	r6, r3, #16, #16
 80021aa:	60c5      	str	r5, [r0, #12]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 80021ac:	8284      	strh	r4, [r0, #20]
        gfx_object->location.x_min = x;
 80021ae:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 80021b0:	82c2      	strh	r2, [r0, #22]
        return 1; // Placement successful
 80021b2:	2001      	movs	r0, #1


	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);

}
 80021b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80021b6:	4b27      	ldr	r3, [pc, #156]	@ (8002254 <GFX_bounce_moving_object_from_edge+0x140>)
 80021b8:	4298      	cmp	r0, r3
 80021ba:	d007      	beq.n	80021cc <GFX_bounce_moving_object_from_edge+0xb8>
 80021bc:	4b26      	ldr	r3, [pc, #152]	@ (8002258 <GFX_bounce_moving_object_from_edge+0x144>)
 80021be:	4298      	cmp	r0, r3
 80021c0:	d004      	beq.n	80021cc <GFX_bounce_moving_object_from_edge+0xb8>
 80021c2:	4b26      	ldr	r3, [pc, #152]	@ (800225c <GFX_bounce_moving_object_from_edge+0x148>)
 80021c4:	4298      	cmp	r0, r3
 80021c6:	d001      	beq.n	80021cc <GFX_bounce_moving_object_from_edge+0xb8>
		return 0;	// Placement not successful
 80021c8:	2000      	movs	r0, #0
}
 80021ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 80021cc:	2a00      	cmp	r2, #0
 80021ce:	dafb      	bge.n	80021c8 <GFX_bounce_moving_object_from_edge+0xb4>
			int16_t offset = -y;
 80021d0:	b292      	uxth	r2, r2
			gfx_object->location.y_max = 240 - offset;
 80021d2:	f102 03f0 	add.w	r3, r2, #240	@ 0xf0
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	8243      	strh	r3, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80021da:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80021de:	8883      	ldrh	r3, [r0, #4]
			gfx_object->location.x_min = x;
 80021e0:	8181      	strh	r1, [r0, #12]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80021e2:	4419      	add	r1, r3
 80021e4:	8201      	strh	r1, [r0, #16]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80021e6:	1064      	asrs	r4, r4, #1
			int16_t offset = -y;
 80021e8:	4251      	negs	r1, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80021ea:	82c4      	strh	r4, [r0, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80021ec:	b209      	sxth	r1, r1
 80021ee:	6804      	ldr	r4, [r0, #0]
 80021f0:	fb03 f101 	mul.w	r1, r3, r1
 80021f4:	eb04 0441 	add.w	r4, r4, r1, lsl #1
			gfx_object->image.size_y -= offset;
 80021f8:	88c1      	ldrh	r1, [r0, #6]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80021fa:	6004      	str	r4, [r0, #0]
			gfx_object->image.size_y -= offset;
 80021fc:	440a      	add	r2, r1
 80021fe:	b292      	uxth	r2, r2
			gfx_object->location.y_min = 0;
 8002200:	2500      	movs	r5, #0
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002202:	fb02 f303 	mul.w	r3, r2, r3
			gfx_object->location.y_min = 0;
 8002206:	81c5      	strh	r5, [r0, #14]
			gfx_object->image.size_y -= offset;
 8002208:	80c2      	strh	r2, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 800220a:	6083      	str	r3, [r0, #8]
        return 1; // Placement successful
 800220c:	2001      	movs	r0, #1
}
 800220e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8002210:	f8b0 c036 	ldrh.w	ip, [r0, #54]	@ 0x36
 8002214:	eba3 0c0c 	sub.w	ip, r3, ip
			if( dy <= 0 )
 8002218:	fa0f f78c 	sxth.w	r7, ip
 800221c:	2f00      	cmp	r7, #0
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 800221e:	fa1f fc8c 	uxth.w	ip, ip
			if( dy <= 0 )
 8002222:	dd0e      	ble.n	8002242 <GFX_bounce_moving_object_from_edge+0x12e>
 8002224:	4631      	mov	r1, r6
 8002226:	e7a1      	b.n	800216c <GFX_bounce_moving_object_from_edge+0x58>
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8002228:	ebac 0e05 	sub.w	lr, ip, r5
			if( dx <= 0 )
 800222c:	fa0f f78e 	sxth.w	r7, lr
 8002230:	2600      	movs	r6, #0
 8002232:	2f00      	cmp	r7, #0
 8002234:	4632      	mov	r2, r6
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8002236:	fa1f fe8e 	uxth.w	lr, lr
			if( dx <= 0 )
 800223a:	dc85      	bgt.n	8002148 <GFX_bounce_moving_object_from_edge+0x34>
				x = gfx_object->location_new.x_min - 2*dx;
 800223c:	ebac 0c4e 	sub.w	ip, ip, lr, lsl #1
 8002240:	e77a      	b.n	8002138 <GFX_bounce_moving_object_from_edge+0x24>
				y = gfx_object->location_new.y_min - 2*dy;
 8002242:	eba3 034c 	sub.w	r3, r3, ip, lsl #1
 8002246:	b21a      	sxth	r2, r3
				GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8002248:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 800224c:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 800224e:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
}
 8002252:	e78b      	b.n	800216c <GFX_bounce_moving_object_from_edge+0x58>
 8002254:	200002a0 	.word	0x200002a0
 8002258:	20000208 	.word	0x20000208
 800225c:	20000170 	.word	0x20000170

08002260 <GFX_update_moving_gfx_object_location>:
{
 8002260:	b530      	push	{r4, r5, lr}
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002262:	6902      	ldr	r2, [r0, #16]
 8002264:	61c2      	str	r2, [r0, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002266:	f990 2049 	ldrsb.w	r2, [r0, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 800226a:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 800226e:	f9b0 c010 	ldrsh.w	ip, [r0, #16]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8002272:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8002276:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 800227a:	f9b0 e00c 	ldrsh.w	lr, [r0, #12]
	if( ( x >= restrictions->X_MIN ) &&
 800227e:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002280:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 8002282:	1a9b      	subs	r3, r3, r2
 8002284:	8543      	strh	r3, [r0, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 8002286:	f990 3048 	ldrsb.w	r3, [r0, #72]	@ 0x48
 800228a:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 800228c:	449c      	add	ip, r3
 800228e:	f8a0 c028 	strh.w	ip, [r0, #40]	@ 0x28
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8002292:	f9b0 c016 	ldrsh.w	ip, [r0, #22]
	location_new->x_min 	= location->x_min + dx;
 8002296:	449e      	add	lr, r3
	location_new->y_center 	= location->y_center + dy;
 8002298:	ebac 0c02 	sub.w	ip, ip, r2
	location_new->x_center 	= location->x_center + dx;
 800229c:	4423      	add	r3, r4
	location_new->y_min 	= location->y_min + dy;
 800229e:	b289      	uxth	r1, r1
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 80022a0:	6944      	ldr	r4, [r0, #20]
	location_new->x_center 	= location->x_center + dx;
 80022a2:	8583      	strh	r3, [r0, #44]	@ 0x2c
	location_new->y_center 	= location->y_center + dy;
 80022a4:	f8a0 c02e 	strh.w	ip, [r0, #46]	@ 0x2e
 80022a8:	1a8b      	subs	r3, r1, r2
	location_new->x_min 	= location->x_min + dx;
 80022aa:	fa0f fc8e 	sxth.w	ip, lr
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 80022ae:	6204      	str	r4, [r0, #32]
 80022b0:	68c4      	ldr	r4, [r0, #12]
 80022b2:	6184      	str	r4, [r0, #24]
	if( ( x >= restrictions->X_MIN ) &&
 80022b4:	45ac      	cmp	ip, r5
	location_new->x_min 	= location->x_min + dx;
 80022b6:	fa1f f48e 	uxth.w	r4, lr
	location_new->y_min 	= location->y_min + dy;
 80022ba:	fa0f fe83 	sxth.w	lr, r3
	location_new->x_min 	= location->x_min + dx;
 80022be:	f8a0 c024 	strh.w	ip, [r0, #36]	@ 0x24
	location_new->y_min 	= location->y_min + dy;
 80022c2:	f8a0 e026 	strh.w	lr, [r0, #38]	@ 0x26
	if( ( x >= restrictions->X_MIN ) &&
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	db1a      	blt.n	8002300 <GFX_update_moving_gfx_object_location+0xa0>
		( x <= restrictions->X_MAX ) &&
 80022ca:	8e45      	ldrh	r5, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 80022cc:	45ac      	cmp	ip, r5
 80022ce:	dc17      	bgt.n	8002300 <GFX_update_moving_gfx_object_location+0xa0>
		( y >= restrictions->Y_MIN ) &&
 80022d0:	8ec5      	ldrh	r5, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 80022d2:	45ae      	cmp	lr, r5
 80022d4:	db14      	blt.n	8002300 <GFX_update_moving_gfx_object_location+0xa0>
		( y <= restrictions->Y_MAX )    )
 80022d6:	8f02      	ldrh	r2, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 80022d8:	4596      	cmp	lr, r2
 80022da:	dc1a      	bgt.n	8002312 <GFX_update_moving_gfx_object_location+0xb2>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80022dc:	8881      	ldrh	r1, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80022de:	88c2      	ldrh	r2, [r0, #6]
        gfx_object->location.x_min = x;
 80022e0:	f8a0 c00c 	strh.w	ip, [r0, #12]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80022e4:	1865      	adds	r5, r4, r1
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 80022e6:	eb04 0151 	add.w	r1, r4, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80022ea:	189c      	adds	r4, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 80022ec:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_min = y;
 80022f0:	f8a0 e00e 	strh.w	lr, [r0, #14]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80022f4:	8205      	strh	r5, [r0, #16]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 80022f6:	8244      	strh	r4, [r0, #18]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 80022f8:	8281      	strh	r1, [r0, #20]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 80022fa:	82c2      	strh	r2, [r0, #22]
        return 1; // Placement successful
 80022fc:	2001      	movs	r0, #1
}
 80022fe:	bd30      	pop	{r4, r5, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002300:	4d1a      	ldr	r5, [pc, #104]	@ (800236c <GFX_update_moving_gfx_object_location+0x10c>)
 8002302:	42a8      	cmp	r0, r5
 8002304:	d00a      	beq.n	800231c <GFX_update_moving_gfx_object_location+0xbc>
 8002306:	4d1a      	ldr	r5, [pc, #104]	@ (8002370 <GFX_update_moving_gfx_object_location+0x110>)
 8002308:	42a8      	cmp	r0, r5
 800230a:	d007      	beq.n	800231c <GFX_update_moving_gfx_object_location+0xbc>
 800230c:	4d19      	ldr	r5, [pc, #100]	@ (8002374 <GFX_update_moving_gfx_object_location+0x114>)
 800230e:	42a8      	cmp	r0, r5
 8002310:	d004      	beq.n	800231c <GFX_update_moving_gfx_object_location+0xbc>
		switch(gfx_object->edge_behavior)
 8002312:	f890 304a 	ldrb.w	r3, [r0, #74]	@ 0x4a
 8002316:	b32b      	cbz	r3, 8002364 <GFX_update_moving_gfx_object_location+0x104>
				return object_placement_successful;
 8002318:	2000      	movs	r0, #0
}
 800231a:	bd30      	pop	{r4, r5, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 800231c:	f1be 0f00 	cmp.w	lr, #0
 8002320:	daf7      	bge.n	8002312 <GFX_update_moving_gfx_object_location+0xb2>
			int16_t offset = -y;
 8002322:	1a52      	subs	r2, r2, r1
			gfx_object->image.size_y -= offset;
 8002324:	88c1      	ldrh	r1, [r0, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002326:	8885      	ldrh	r5, [r0, #4]
			gfx_object->location.x_min = x;
 8002328:	f8a0 c00c 	strh.w	ip, [r0, #12]
			gfx_object->image.size_y -= offset;
 800232c:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 800232e:	33f0      	adds	r3, #240	@ 0xf0
 8002330:	b21b      	sxth	r3, r3
 8002332:	8243      	strh	r3, [r0, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002334:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8002338:	105b      	asrs	r3, r3, #1
 800233a:	82c3      	strh	r3, [r0, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800233c:	b212      	sxth	r2, r2
 800233e:	6803      	ldr	r3, [r0, #0]
 8002340:	fb05 f202 	mul.w	r2, r5, r2
			gfx_object->image.size_y -= offset;
 8002344:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002346:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800234a:	eb04 0e05 	add.w	lr, r4, r5
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800234e:	6003      	str	r3, [r0, #0]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002350:	fb01 f505 	mul.w	r5, r1, r5
			gfx_object->location.y_min = 0;
 8002354:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002356:	f8a0 e010 	strh.w	lr, [r0, #16]
			gfx_object->image.size_y -= offset;
 800235a:	80c1      	strh	r1, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 800235c:	6085      	str	r5, [r0, #8]
			gfx_object->location.y_min = 0;
 800235e:	81c3      	strh	r3, [r0, #14]
        return 1; // Placement successful
 8002360:	2001      	movs	r0, #1
}
 8002362:	bd30      	pop	{r4, r5, pc}
 8002364:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8002368:	f7ff bed4 	b.w	8002114 <GFX_bounce_moving_object_from_edge>
 800236c:	200002a0 	.word	0x200002a0
 8002370:	20000208 	.word	0x20000208
 8002374:	20000170 	.word	0x20000170

08002378 <GFX_get_object_movement_area>:



void GFX_get_object_movement_area(graphic_object_t *gfx_object, location_t *object_movement_area)
{
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002378:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 800237c:	f9b0 301a 	ldrsh.w	r3, [r0, #26]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002380:	f9b0 c01e 	ldrsh.w	ip, [r0, #30]
{
 8002384:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002386:	f9b0 e018 	ldrsh.w	lr, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 800238a:	f9b0 4010 	ldrsh.w	r4, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800238e:	4596      	cmp	lr, r2
 8002390:	bfa8      	it	ge
 8002392:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8002394:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8002398:	4293      	cmp	r3, r2
 800239a:	bfa8      	it	ge
 800239c:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 800239e:	f9b0 201c 	ldrsh.w	r2, [r0, #28]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 80023a2:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 80023a6:	42a2      	cmp	r2, r4
 80023a8:	bfb8      	it	lt
 80023aa:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 80023ac:	4560      	cmp	r0, ip
 80023ae:	bfb8      	it	lt
 80023b0:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 80023b2:	f04f 0c00 	mov.w	ip, #0
 80023b6:	4664      	mov	r4, ip
 80023b8:	f36e 0c0f 	bfi	ip, lr, #0, #16
 80023bc:	f362 040f 	bfi	r4, r2, #0, #16
 80023c0:	f363 4c1f 	bfi	ip, r3, #16, #16


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80023c4:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80023c8:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80023ca:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80023ce:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 80023d2:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80023d6:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80023d8:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 80023da:	f8c1 c000 	str.w	ip, [r1]
 80023de:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 80023e0:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 80023e2:	814b      	strh	r3, [r1, #10]
}
 80023e4:	bd10      	pop	{r4, pc}
 80023e6:	bf00      	nop

080023e8 <GFX_are_gfx_objects_overlapping>:


uint8_t GFX_are_locations_overlapping(location_t *location_A, location_t *location_B)
{

	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80023e8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 80023ec:	f9b1 3010 	ldrsh.w	r3, [r1, #16]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	dc14      	bgt.n	800241e <GFX_are_gfx_objects_overlapping+0x36>
 80023f4:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
 80023f8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	db0e      	blt.n	800241e <GFX_are_gfx_objects_overlapping+0x36>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 8002400:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
 8002404:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 8002408:	429a      	cmp	r2, r3
 800240a:	db08      	blt.n	800241e <GFX_are_gfx_objects_overlapping+0x36>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 800240c:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8002410:	f9b1 3012 	ldrsh.w	r3, [r1, #18]
 8002414:	4298      	cmp	r0, r3
 8002416:	bfcc      	ite	gt
 8002418:	2000      	movgt	r0, #0
 800241a:	2001      	movle	r0, #1
 800241c:	4770      	bx	lr
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
	{
		return 0;	// not overlapping
 800241e:	2000      	movs	r0, #0
uint8_t GFX_are_gfx_objects_overlapping(graphic_object_t *object_A, graphic_object_t *object_B)
{

	return GFX_are_locations_overlapping( &object_A->location, &object_B->location );

}
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop

08002424 <GFX_copy_image_part_to_partial_frame_buffer>:
}


void GFX_copy_image_part_to_partial_frame_buffer( image_object_t *image )
{
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8002424:	4b2c      	ldr	r3, [pc, #176]	@ (80024d8 <GFX_copy_image_part_to_partial_frame_buffer+0xb4>)
	if(y + size_y > img->size_y)
 8002426:	88c2      	ldrh	r2, [r0, #6]
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8002428:	f9b3 c00e 	ldrsh.w	ip, [r3, #14]
{
 800242c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(y + size_y > img->size_y)
 8002430:	88df      	ldrh	r7, [r3, #6]
 8002432:	4467      	add	r7, ip
 8002434:	4297      	cmp	r7, r2
 8002436:	dc4c      	bgt.n	80024d2 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8002438:	f9b3 600c 	ldrsh.w	r6, [r3, #12]
	if(x + size_x > img->size_x)
 800243c:	889c      	ldrh	r4, [r3, #4]
 800243e:	8882      	ldrh	r2, [r0, #4]
 8002440:	4434      	add	r4, r6
 8002442:	4294      	cmp	r4, r2
 8002444:	dc45      	bgt.n	80024d2 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8002446:	fa1f fc8c 	uxth.w	ip, ip
 800244a:	4567      	cmp	r7, ip
 800244c:	dd41      	ble.n	80024d2 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 800244e:	f8d3 a000 	ldr.w	sl, [r3]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002452:	b2b6      	uxth	r6, r6
	uint32_t i = 0;
 8002454:	2100      	movs	r1, #0
 8002456:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
		return IMG_TRANSPARENT_COLOR_CODE;
 800245a:	f44f 68fc 	mov.w	r8, #2016	@ 0x7e0
		for(uint16_t column = x; column < (x + size_x); column++ )
 800245e:	42b4      	cmp	r4, r6
 8002460:	dd31      	ble.n	80024c6 <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
 8002462:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
 8002466:	d120      	bne.n	80024aa <GFX_copy_image_part_to_partial_frame_buffer+0x86>
 8002468:	eb01 0e09 	add.w	lr, r1, r9
 800246c:	eb0a 0e4e 	add.w	lr, sl, lr, lsl #1
 8002470:	4632      	mov	r2, r6
 8002472:	4633      	mov	r3, r6
 8002474:	e00b      	b.n	800248e <GFX_copy_image_part_to_partial_frame_buffer+0x6a>
		return img->image_array[i];
 8002476:	6802      	ldr	r2, [r0, #0]
 8002478:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800247c:	f82e 2f02 	strh.w	r2, [lr, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002480:	3301      	adds	r3, #1
 8002482:	b29b      	uxth	r3, r3
 8002484:	429c      	cmp	r4, r3
			i++;
 8002486:	f101 0101 	add.w	r1, r1, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 800248a:	461a      	mov	r2, r3
 800248c:	dd1b      	ble.n	80024c6 <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800248e:	041d      	lsls	r5, r3, #16
 8002490:	d408      	bmi.n	80024a4 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8002492:	f8b0 b004 	ldrh.w	fp, [r0, #4]
 8002496:	4593      	cmp	fp, r2
		return img->image_array[i];
 8002498:	fb0c 250b 	mla	r5, ip, fp, r2
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800249c:	dd02      	ble.n	80024a4 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 800249e:	88c2      	ldrh	r2, [r0, #6]
 80024a0:	4562      	cmp	r2, ip
 80024a2:	d8e8      	bhi.n	8002476 <GFX_copy_image_part_to_partial_frame_buffer+0x52>
		return IMG_TRANSPARENT_COLOR_CODE;
 80024a4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80024a8:	e7e8      	b.n	800247c <GFX_copy_image_part_to_partial_frame_buffer+0x58>
		for(uint16_t column = x; column < (x + size_x); column++ )
 80024aa:	460a      	mov	r2, r1
 80024ac:	1ab5      	subs	r5, r6, r2
 80024ae:	4449      	add	r1, r9
 80024b0:	eb0a 0141 	add.w	r1, sl, r1, lsl #1
 80024b4:	b2ad      	uxth	r5, r5
			i++;
 80024b6:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80024b8:	18ab      	adds	r3, r5, r2
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	429c      	cmp	r4, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80024be:	f821 8f02 	strh.w	r8, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80024c2:	dcf8      	bgt.n	80024b6 <GFX_copy_image_part_to_partial_frame_buffer+0x92>
			i++;
 80024c4:	4611      	mov	r1, r2
	for( uint16_t row = y; row < (y + size_y); row++ )
 80024c6:	f10c 0c01 	add.w	ip, ip, #1
 80024ca:	fa1f fc8c 	uxth.w	ip, ip
 80024ce:	4567      	cmp	r7, ip
 80024d0:	dcc5      	bgt.n	800245e <GFX_copy_image_part_to_partial_frame_buffer+0x3a>
}
 80024d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024d6:	bf00      	nop
 80024d8:	20000380 	.word	0x20000380

080024dc <GFX_partial_frame_buffer_overlay_object>:




void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object)
{
 80024dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 80024e0:	4e27      	ldr	r6, [pc, #156]	@ (8002580 <GFX_partial_frame_buffer_overlay_object+0xa4>)
 80024e2:	89f3      	ldrh	r3, [r6, #14]
 80024e4:	f9b6 2012 	ldrsh.w	r2, [r6, #18]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	dd47      	ble.n	800257c <GFX_partial_frame_buffer_overlay_object+0xa0>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 80024ec:	f9b6 c010 	ldrsh.w	ip, [r6, #16]
 80024f0:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
			pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);

			// overlay the pixel only if it is not transparent
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
				partial_frame_buffer.image.image_array[i] = pixel;
 80024f4:	f8d6 8000 	ldr.w	r8, [r6]
 80024f8:	3301      	adds	r3, #1
 80024fa:	b29f      	uxth	r7, r3
 80024fc:	1e7d      	subs	r5, r7, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 80024fe:	45e6      	cmp	lr, ip
	uint32_t i = 0;
 8002500:	f04f 0400 	mov.w	r4, #0
 8002504:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8002506:	da39      	bge.n	800257c <GFX_partial_frame_buffer_overlay_object+0xa0>
 8002508:	f10e 0101 	add.w	r1, lr, #1
 800250c:	b289      	uxth	r1, r1
 800250e:	3901      	subs	r1, #1
 8002510:	4622      	mov	r2, r4
 8002512:	1b09      	subs	r1, r1, r4
	*x_obj = x_abs - object->location.x_min;
 8002514:	8983      	ldrh	r3, [r0, #12]
 8002516:	ebae 0303 	sub.w	r3, lr, r3
 800251a:	1b1b      	subs	r3, r3, r4
 800251c:	4413      	add	r3, r2
 800251e:	fa1f fa83 	uxth.w	sl, r3
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8002522:	041b      	lsls	r3, r3, #16
 8002524:	d41a      	bmi.n	800255c <GFX_partial_frame_buffer_overlay_object+0x80>
 8002526:	8883      	ldrh	r3, [r0, #4]
 8002528:	459a      	cmp	sl, r3
 800252a:	da17      	bge.n	800255c <GFX_partial_frame_buffer_overlay_object+0x80>
	*y_obj = y_abs - object->location.y_min;
 800252c:	f8b0 900e 	ldrh.w	r9, [r0, #14]
 8002530:	eba5 0909 	sub.w	r9, r5, r9
 8002534:	fa1f fb89 	uxth.w	fp, r9
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8002538:	f419 4f00 	tst.w	r9, #32768	@ 0x8000
		return img->image_array[i];
 800253c:	fb0b aa03 	mla	sl, fp, r3, sl
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8002540:	d10c      	bne.n	800255c <GFX_partial_frame_buffer_overlay_object+0x80>
 8002542:	88c3      	ldrh	r3, [r0, #6]
 8002544:	459b      	cmp	fp, r3
 8002546:	da09      	bge.n	800255c <GFX_partial_frame_buffer_overlay_object+0x80>
		return img->image_array[i];
 8002548:	6803      	ldr	r3, [r0, #0]
 800254a:	f833 301a 	ldrh.w	r3, [r3, sl, lsl #1]
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 800254e:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
				partial_frame_buffer.image.image_array[i] = pixel;
 8002552:	bf1c      	itt	ne
 8002554:	f828 3012 	strhne.w	r3, [r8, r2, lsl #1]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8002558:	f9b6 c010 	ldrshne.w	ip, [r6, #16]

			// update the buffer linear index
			i++;
 800255c:	3201      	adds	r2, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 800255e:	188b      	adds	r3, r1, r2
 8002560:	459c      	cmp	ip, r3
 8002562:	dcd7      	bgt.n	8002514 <GFX_partial_frame_buffer_overlay_object+0x38>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8002564:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8002568:	429f      	cmp	r7, r3
 800256a:	da07      	bge.n	800257c <GFX_partial_frame_buffer_overlay_object+0xa0>
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 800256c:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8002570:	3701      	adds	r7, #1
 8002572:	1e7d      	subs	r5, r7, #1
 8002574:	45e6      	cmp	lr, ip
			i++;
 8002576:	4614      	mov	r4, r2
 8002578:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 800257a:	dbc5      	blt.n	8002508 <GFX_partial_frame_buffer_overlay_object+0x2c>
		}
	}

}
 800257c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002580:	20000380 	.word	0x20000380

08002584 <GFX_clear_area_on_background>:




void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max, int16_t y_max, graphic_object_t *bckgnd)
{
 8002584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	partial_frame_buffer.location.x_max = x_max;
	partial_frame_buffer.location.y_max = y_max;


	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002588:	b286      	uxth	r6, r0
{
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	4605      	mov	r5, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800258e:	1b90      	subs	r0, r2, r6
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8002590:	b28c      	uxth	r4, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002592:	b280      	uxth	r0, r0
{
 8002594:	4688      	mov	r8, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002596:	9001      	str	r0, [sp, #4]
	partial_frame_buffer.location.x_min = x_min;
 8002598:	2100      	movs	r1, #0
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800259a:	1b18      	subs	r0, r3, r4
 800259c:	fa1f fb80 	uxth.w	fp, r0
	partial_frame_buffer.location.x_min = x_min;
 80025a0:	4608      	mov	r0, r1
 80025a2:	f362 000f 	bfi	r0, r2, #0, #16
 80025a6:	9505      	str	r5, [sp, #20]
 80025a8:	f365 010f 	bfi	r1, r5, #0, #16
 80025ac:	4d3e      	ldr	r5, [pc, #248]	@ (80026a8 <GFX_clear_area_on_background+0x124>)
{
 80025ae:	9f12      	ldr	r7, [sp, #72]	@ 0x48
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80025b0:	f8a5 b006 	strh.w	fp, [r5, #6]
	partial_frame_buffer.location.x_min = x_min;
 80025b4:	f363 401f 	bfi	r0, r3, #16, #16
 80025b8:	f368 411f 	bfi	r1, r8, #16, #16
 80025bc:	e9c5 1003 	strd	r1, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80025c0:	9801      	ldr	r0, [sp, #4]
 80025c2:	80a8      	strh	r0, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80025c4:	fb0b f000 	mul.w	r0, fp, r0
 80025c8:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
<<<<<<< HEAD
 800229a:	0040      	lsls	r0, r0, #1
 800229c:	f005 ff5a 	bl	8008154 <malloc>
=======
 80025ca:	0040      	lsls	r0, r0, #1
 80025cc:	f005 fefa 	bl	80083c4 <malloc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	if(y + size_y > img->size_y)
 80025d0:	88f9      	ldrh	r1, [r7, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80025d2:	9002      	str	r0, [sp, #8]
	if(y + size_y > img->size_y)
 80025d4:	eb08 0e0b 	add.w	lr, r8, fp
 80025d8:	458e      	cmp	lr, r1



	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 80025da:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 80025dc:	dc40      	bgt.n	8002660 <GFX_clear_area_on_background+0xdc>
	if(x + size_x > img->size_x)
 80025de:	9b05      	ldr	r3, [sp, #20]
 80025e0:	9801      	ldr	r0, [sp, #4]
 80025e2:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 80025e6:	eb03 0c00 	add.w	ip, r3, r0
 80025ea:	45cc      	cmp	ip, r9
 80025ec:	dc38      	bgt.n	8002660 <GFX_clear_area_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80025ee:	4574      	cmp	r4, lr
 80025f0:	da36      	bge.n	8002660 <GFX_clear_area_on_background+0xdc>
	uint32_t i = 0;
 80025f2:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 80025f4:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 80025f8:	f8cd b018 	str.w	fp, [sp, #24]
 80025fc:	9104      	str	r1, [sp, #16]
 80025fe:	f8cd 801c 	str.w	r8, [sp, #28]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002602:	45b4      	cmp	ip, r6
 8002604:	dd26      	ble.n	8002654 <GFX_clear_area_on_background+0xd0>
 8002606:	9b04      	ldr	r3, [sp, #16]
 8002608:	429c      	cmp	r4, r3
 800260a:	da39      	bge.n	8002680 <GFX_clear_area_on_background+0xfc>
 800260c:	9b02      	ldr	r3, [sp, #8]
 800260e:	9603      	str	r6, [sp, #12]
 8002610:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 8002614:	3801      	subs	r0, #1
 8002616:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 800261a:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 800261e:	46b3      	mov	fp, r6
 8002620:	4633      	mov	r3, r6
 8002622:	e00b      	b.n	800263c <GFX_clear_area_on_background+0xb8>
		return img->image_array[i];
 8002624:	6839      	ldr	r1, [r7, #0]
 8002626:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800262a:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800262e:	3301      	adds	r3, #1
 8002630:	b29b      	uxth	r3, r3
 8002632:	459c      	cmp	ip, r3
			i++;
 8002634:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002638:	469b      	mov	fp, r3
 800263a:	dd0a      	ble.n	8002652 <GFX_clear_area_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800263c:	ea44 0103 	orr.w	r1, r4, r3
 8002640:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 8002642:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8002646:	d401      	bmi.n	800264c <GFX_clear_area_on_background+0xc8>
 8002648:	45cb      	cmp	fp, r9
 800264a:	dbeb      	blt.n	8002624 <GFX_clear_area_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 800264c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002650:	e7eb      	b.n	800262a <GFX_clear_area_on_background+0xa6>
 8002652:	9e03      	ldr	r6, [sp, #12]
	for( uint16_t row = y; row < (y + size_y); row++ )
 8002654:	3401      	adds	r4, #1
 8002656:	b2a4      	uxth	r4, r4
 8002658:	45a6      	cmp	lr, r4
 800265a:	dcd2      	bgt.n	8002602 <GFX_clear_area_on_background+0x7e>
 800265c:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
<<<<<<< HEAD
 8002330:	9a01      	ldr	r2, [sp, #4]
 8002332:	9805      	ldr	r0, [sp, #20]
 8002334:	465b      	mov	r3, fp
 8002336:	4641      	mov	r1, r8
 8002338:	f005 fb46 	bl	80079c8 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 800233c:	6828      	ldr	r0, [r5, #0]
 800233e:	68a9      	ldr	r1, [r5, #8]
 8002340:	f005 fb22 	bl	8007988 <ILI9341_SendData>
=======
 8002660:	9a01      	ldr	r2, [sp, #4]
 8002662:	9805      	ldr	r0, [sp, #20]
 8002664:	465b      	mov	r3, fp
 8002666:	4641      	mov	r1, r8
 8002668:	f005 fae6 	bl	8007c38 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 800266c:	6828      	ldr	r0, [r5, #0]
 800266e:	68a9      	ldr	r1, [r5, #8]
 8002670:	f005 fac2 	bl	8007bf8 <ILI9341_SendData>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	free(ptr);
 8002674:	6828      	ldr	r0, [r5, #0]


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);

}
 8002676:	b009      	add	sp, #36	@ 0x24
 8002678:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
<<<<<<< HEAD
 800234c:	f005 bf0a 	b.w	8008164 <free>
 8002350:	9b02      	ldr	r3, [sp, #8]
 8002352:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8002356:	3901      	subs	r1, #1
 8002358:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 800235c:	1ab0      	subs	r0, r6, r2
=======
 800267c:	f005 beaa 	b.w	80083d4 <free>
 8002680:	9b02      	ldr	r3, [sp, #8]
 8002682:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8002686:	3901      	subs	r1, #1
 8002688:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 800268c:	1ab0      	subs	r0, r6, r2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			i++;
 800268e:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002690:	1883      	adds	r3, r0, r2
 8002692:	b29b      	uxth	r3, r3
 8002694:	459c      	cmp	ip, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8002696:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800269a:	dcf8      	bgt.n	800268e <GFX_clear_area_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 800269c:	3401      	adds	r4, #1
 800269e:	b2a4      	uxth	r4, r4
 80026a0:	45a6      	cmp	lr, r4
 80026a2:	dcae      	bgt.n	8002602 <GFX_clear_area_on_background+0x7e>
 80026a4:	e7da      	b.n	800265c <GFX_clear_area_on_background+0xd8>
 80026a6:	bf00      	nop
 80026a8:	20000380 	.word	0x20000380

080026ac <GFX_draw_one_gfx_object_on_background>:
{
 80026ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026b0:	4604      	mov	r4, r0
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80026b2:	f9b0 0018 	ldrsh.w	r0, [r0, #24]
 80026b6:	f9b4 5010 	ldrsh.w	r5, [r4, #16]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80026ba:	f9b4 201c 	ldrsh.w	r2, [r4, #28]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80026be:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80026c2:	42a8      	cmp	r0, r5
{
 80026c4:	460e      	mov	r6, r1
 80026c6:	b082      	sub	sp, #8
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 80026c8:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80026cc:	dc0b      	bgt.n	80026e6 <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80026ce:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80026d2:	4297      	cmp	r7, r2
 80026d4:	dc07      	bgt.n	80026e6 <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80026d6:	f9b4 c00e 	ldrsh.w	ip, [r4, #14]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80026da:	459c      	cmp	ip, r3
 80026dc:	dc03      	bgt.n	80026e6 <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 80026de:	f9b4 e012 	ldrsh.w	lr, [r4, #18]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80026e2:	458e      	cmp	lr, r1
 80026e4:	da37      	bge.n	8002756 <GFX_draw_one_gfx_object_on_background+0xaa>



void GFX_clear_location_on_background( location_t *location, graphic_object_t *bckgnd )
{
	GFX_clear_area_on_background(location->x_min, location->y_min, location->x_max, location->y_max, bckgnd);
 80026e6:	9600      	str	r6, [sp, #0]
 80026e8:	f7ff ff4c 	bl	8002584 <GFX_clear_area_on_background>
	partial_frame_buffer.location.x_min = area_location->x_min;
 80026ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 80026f0:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 80026f4:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
	partial_frame_buffer.location.x_min = area_location->x_min;
 80026f8:	68e7      	ldr	r7, [r4, #12]
 80026fa:	6920      	ldr	r0, [r4, #16]
 80026fc:	6961      	ldr	r1, [r4, #20]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80026fe:	1a9b      	subs	r3, r3, r2
	partial_frame_buffer.location.y_max = area_location->y_max;
 8002700:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8002704:	1b52      	subs	r2, r2, r5
	partial_frame_buffer.location.x_min = area_location->x_min;
 8002706:	4d28      	ldr	r5, [pc, #160]	@ (80027a8 <GFX_draw_one_gfx_object_on_background+0xfc>)
 8002708:	e9c5 7003 	strd	r7, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800270c:	b29b      	uxth	r3, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800270e:	b292      	uxth	r2, r2
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002710:	80ab      	strh	r3, [r5, #4]
	partial_frame_buffer.location.x_min = area_location->x_min;
 8002712:	6169      	str	r1, [r5, #20]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8002714:	fb02 f303 	mul.w	r3, r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8002718:	80ea      	strh	r2, [r5, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 800271a:	0058      	lsls	r0, r3, #1
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 800271c:	60ab      	str	r3, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
<<<<<<< HEAD
 80023ee:	f005 feb1 	bl	8008154 <malloc>
 80023f2:	4603      	mov	r3, r0
=======
 800271e:	f005 fe51 	bl	80083c4 <malloc>
 8002722:	4603      	mov	r3, r0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8002724:	4630      	mov	r0, r6
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8002726:	602b      	str	r3, [r5, #0]
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8002728:	f7ff fe7c 	bl	8002424 <GFX_copy_image_part_to_partial_frame_buffer>
				GFX_partial_frame_buffer_overlay_object(object);
 800272c:	4620      	mov	r0, r4
 800272e:	f7ff fed5 	bl	80024dc <GFX_partial_frame_buffer_overlay_object>
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
<<<<<<< HEAD
 8002402:	88eb      	ldrh	r3, [r5, #6]
 8002404:	88aa      	ldrh	r2, [r5, #4]
 8002406:	f9b5 100e 	ldrsh.w	r1, [r5, #14]
 800240a:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 800240e:	f005 fadb 	bl	80079c8 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8002412:	6828      	ldr	r0, [r5, #0]
 8002414:	68a9      	ldr	r1, [r5, #8]
 8002416:	f005 fab7 	bl	8007988 <ILI9341_SendData>
=======
 8002732:	88eb      	ldrh	r3, [r5, #6]
 8002734:	88aa      	ldrh	r2, [r5, #4]
 8002736:	f9b5 100e 	ldrsh.w	r1, [r5, #14]
 800273a:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 800273e:	f005 fa7b 	bl	8007c38 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8002742:	6828      	ldr	r0, [r5, #0]
 8002744:	68a9      	ldr	r1, [r5, #8]
 8002746:	f005 fa57 	bl	8007bf8 <ILI9341_SendData>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	free(ptr);
 800274a:	6828      	ldr	r0, [r5, #0]
}
 800274c:	b002      	add	sp, #8
 800274e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free(ptr);
<<<<<<< HEAD
 8002422:	f005 be9f 	b.w	8008164 <free>
=======
 8002752:	f005 be3f 	b.w	80083d4 <free>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002756:	42b8      	cmp	r0, r7
 8002758:	bfa8      	it	ge
 800275a:	4638      	movge	r0, r7
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 800275c:	4561      	cmp	r1, ip
 800275e:	bfa8      	it	ge
 8002760:	4661      	movge	r1, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002762:	42aa      	cmp	r2, r5
 8002764:	bfb8      	it	lt
 8002766:	462a      	movlt	r2, r5
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002768:	4573      	cmp	r3, lr
 800276a:	bfb8      	it	lt
 800276c:	4673      	movlt	r3, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800276e:	1a5d      	subs	r5, r3, r1
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002770:	1a17      	subs	r7, r2, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002772:	fa1f fe87 	uxth.w	lr, r7
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8002776:	fa1f f885 	uxth.w	r8, r5
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800277a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800277e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002782:	ea4f 0c67 	mov.w	ip, r7, asr #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002786:	106f      	asrs	r7, r5, #1
	partial_frame_buffer.location.x_min = area_location->x_min;
 8002788:	4d07      	ldr	r5, [pc, #28]	@ (80027a8 <GFX_draw_one_gfx_object_on_background+0xfc>)
	partial_frame_buffer.location.y_max = area_location->y_max;
 800278a:	826b      	strh	r3, [r5, #18]
	partial_frame_buffer.location.x_min = area_location->x_min;
 800278c:	81a8      	strh	r0, [r5, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 800278e:	822a      	strh	r2, [r5, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 8002790:	81e9      	strh	r1, [r5, #14]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002792:	f8a5 c014 	strh.w	ip, [r5, #20]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002796:	82ef      	strh	r7, [r5, #22]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8002798:	f8a5 e004 	strh.w	lr, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 800279c:	fb08 f30e 	mul.w	r3, r8, lr
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80027a0:	f8a5 8006 	strh.w	r8, [r5, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80027a4:	e7b9      	b.n	800271a <GFX_draw_one_gfx_object_on_background+0x6e>
 80027a6:	bf00      	nop
 80027a8:	20000380 	.word	0x20000380

080027ac <GFX_clear_gfx_object_on_background>:




void GFX_clear_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 80027ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 80027b0:	68c3      	ldr	r3, [r0, #12]
 80027b2:	f9b0 600c 	ldrsh.w	r6, [r0, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 80027b6:	f9b0 400e 	ldrsh.w	r4, [r0, #14]
	partial_frame_buffer.location.x_min = object->location.x_min;
 80027ba:	4d45      	ldr	r5, [pc, #276]	@ (80028d0 <GFX_clear_gfx_object_on_background+0x124>)
{
 80027bc:	b089      	sub	sp, #36	@ 0x24
 80027be:	141a      	asrs	r2, r3, #16
 80027c0:	9204      	str	r2, [sp, #16]

	partial_frame_buffer.location.x_max = object->location.x_max;
 80027c2:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;


	// prepare the partial frame image buffer for the area of the current object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80027c6:	b2b6      	uxth	r6, r6
 80027c8:	1b92      	subs	r2, r2, r6
 80027ca:	fa1f fb82 	uxth.w	fp, r2
	partial_frame_buffer.location.y_max = object->location.y_max;
 80027ce:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80027d2:	f8a5 b004 	strh.w	fp, [r5, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80027d6:	b2a4      	uxth	r4, r4
 80027d8:	1b12      	subs	r2, r2, r4
 80027da:	fa1f f882 	uxth.w	r8, r2
{
 80027de:	460f      	mov	r7, r1
 80027e0:	b219      	sxth	r1, r3
 80027e2:	9105      	str	r1, [sp, #20]
	partial_frame_buffer.location.x_min = object->location.x_min;
 80027e4:	6901      	ldr	r1, [r0, #16]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80027e6:	f8a5 8006 	strh.w	r8, [r5, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80027ea:	fb08 f00b 	mul.w	r0, r8, fp
 80027ee:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80027f0:	0040      	lsls	r0, r0, #1
	partial_frame_buffer.location.x_min = object->location.x_min;
 80027f2:	e9c5 3103 	strd	r3, r1, [r5, #12]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
<<<<<<< HEAD
 80024c6:	f005 fe45 	bl	8008154 <malloc>
=======
 80027f6:	f005 fde5 	bl	80083c4 <malloc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	if(y + size_y > img->size_y)
 80027fa:	9a04      	ldr	r2, [sp, #16]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80027fc:	9001      	str	r0, [sp, #4]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 80027fe:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8002800:	88f8      	ldrh	r0, [r7, #6]
 8002802:	eb02 0108 	add.w	r1, r2, r8
 8002806:	4281      	cmp	r1, r0
 8002808:	dc3e      	bgt.n	8002888 <GFX_clear_gfx_object_on_background+0xdc>
	if(x + size_x > img->size_x)
 800280a:	9b05      	ldr	r3, [sp, #20]
 800280c:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 8002810:	eb03 0e0b 	add.w	lr, r3, fp
 8002814:	45ce      	cmp	lr, r9
 8002816:	dc37      	bgt.n	8002888 <GFX_clear_gfx_object_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8002818:	428c      	cmp	r4, r1
 800281a:	da35      	bge.n	8002888 <GFX_clear_gfx_object_on_background+0xdc>
 800281c:	e9cd b806 	strd	fp, r8, [sp, #24]
	uint32_t i = 0;
 8002820:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 8002822:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 8002826:	468c      	mov	ip, r1
 8002828:	9003      	str	r0, [sp, #12]
		for(uint16_t column = x; column < (x + size_x); column++ )
 800282a:	4576      	cmp	r6, lr
 800282c:	da26      	bge.n	800287c <GFX_clear_gfx_object_on_background+0xd0>
 800282e:	9b03      	ldr	r3, [sp, #12]
 8002830:	42a3      	cmp	r3, r4
 8002832:	dd39      	ble.n	80028a8 <GFX_clear_gfx_object_on_background+0xfc>
 8002834:	9b01      	ldr	r3, [sp, #4]
 8002836:	9602      	str	r6, [sp, #8]
 8002838:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 800283c:	3801      	subs	r0, #1
 800283e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 8002842:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002846:	46b3      	mov	fp, r6
 8002848:	4633      	mov	r3, r6
 800284a:	e00b      	b.n	8002864 <GFX_clear_gfx_object_on_background+0xb8>
		return img->image_array[i];
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8002852:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002856:	3301      	adds	r3, #1
 8002858:	b29b      	uxth	r3, r3
 800285a:	459e      	cmp	lr, r3
			i++;
 800285c:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8002860:	469b      	mov	fp, r3
 8002862:	dd0a      	ble.n	800287a <GFX_clear_gfx_object_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8002864:	ea44 0103 	orr.w	r1, r4, r3
 8002868:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 800286a:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800286e:	d401      	bmi.n	8002874 <GFX_clear_gfx_object_on_background+0xc8>
 8002870:	45d9      	cmp	r9, fp
 8002872:	dceb      	bgt.n	800284c <GFX_clear_gfx_object_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 8002874:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002878:	e7eb      	b.n	8002852 <GFX_clear_gfx_object_on_background+0xa6>
 800287a:	9e02      	ldr	r6, [sp, #8]
	for( uint16_t row = y; row < (y + size_y); row++ )
 800287c:	3401      	adds	r4, #1
 800287e:	b2a4      	uxth	r4, r4
 8002880:	45a4      	cmp	ip, r4
 8002882:	dcd2      	bgt.n	800282a <GFX_clear_gfx_object_on_background+0x7e>
 8002884:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
<<<<<<< HEAD
 8002558:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 800255c:	4643      	mov	r3, r8
 800255e:	465a      	mov	r2, fp
 8002560:	f005 fa32 	bl	80079c8 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8002564:	6828      	ldr	r0, [r5, #0]
 8002566:	68a9      	ldr	r1, [r5, #8]
 8002568:	f005 fa0e 	bl	8007988 <ILI9341_SendData>
=======
 8002888:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 800288c:	4643      	mov	r3, r8
 800288e:	465a      	mov	r2, fp
 8002890:	f005 f9d2 	bl	8007c38 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8002894:	6828      	ldr	r0, [r5, #0]
 8002896:	68a9      	ldr	r1, [r5, #8]
 8002898:	f005 f9ae 	bl	8007bf8 <ILI9341_SendData>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	free(ptr);
 800289c:	6828      	ldr	r0, [r5, #0]

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);


}
 800289e:	b009      	add	sp, #36	@ 0x24
 80028a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
<<<<<<< HEAD
 8002574:	f005 bdf6 	b.w	8008164 <free>
 8002578:	9b01      	ldr	r3, [sp, #4]
 800257a:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 800257e:	3901      	subs	r1, #1
 8002580:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8002584:	1ab0      	subs	r0, r6, r2
=======
 80028a4:	f005 bd96 	b.w	80083d4 <free>
 80028a8:	9b01      	ldr	r3, [sp, #4]
 80028aa:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 80028ae:	3901      	subs	r1, #1
 80028b0:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 80028b4:	1ab0      	subs	r0, r6, r2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			i++;
 80028b6:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 80028b8:	1883      	adds	r3, r0, r2
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	459e      	cmp	lr, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80028be:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80028c2:	dcf8      	bgt.n	80028b6 <GFX_clear_gfx_object_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80028c4:	3401      	adds	r4, #1
 80028c6:	b2a4      	uxth	r4, r4
 80028c8:	45a4      	cmp	ip, r4
 80028ca:	dcae      	bgt.n	800282a <GFX_clear_gfx_object_on_background+0x7e>
 80028cc:	e7da      	b.n	8002884 <GFX_clear_gfx_object_on_background+0xd8>
 80028ce:	bf00      	nop
 80028d0:	20000380 	.word	0x20000380

080028d4 <GFX_display_text_object>:




void GFX_display_text_object(text_object_t *txt_object)
{
 80028d4:	b510      	push	{r4, lr}
 80028d6:	4604      	mov	r4, r0

	UG_FontSelect(txt_object->font);
<<<<<<< HEAD
 80025a8:	6880      	ldr	r0, [r0, #8]
 80025aa:	f005 fb87 	bl	8007cbc <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 80025ae:	68e0      	ldr	r0, [r4, #12]
 80025b0:	f005 fb96 	bl	8007ce0 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 80025b4:	6920      	ldr	r0, [r4, #16]
 80025b6:	f005 fb99 	bl	8007cec <UG_SetBackcolor>
=======
 80028d8:	6880      	ldr	r0, [r0, #8]
 80028da:	f005 fb27 	bl	8007f2c <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 80028de:	68e0      	ldr	r0, [r4, #12]
 80028e0:	f005 fb36 	bl	8007f50 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 80028e4:	6920      	ldr	r0, [r4, #16]
 80028e6:	f005 fb39 	bl	8007f5c <UG_SetBackcolor>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 80028ea:	6822      	ldr	r2, [r4, #0]
 80028ec:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 80028f0:	f9b4 0004 	ldrsh.w	r0, [r4, #4]

}
 80028f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
<<<<<<< HEAD
 80025c8:	f005 bd82 	b.w	80080d0 <UG_PutString>
=======
 80028f8:	f005 bd22 	b.w	8008340 <UG_PutString>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

080028fc <GFX_init_obstacle_pair_location>:




void GFX_init_obstacle_pair_location(obstacle_pair_t *pair, int16_t x, int16_t top_y, int16_t bottom_y) 
{
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( ( x >= restrictions->X_MIN ) &&
 80028fe:	8e04      	ldrh	r4, [r0, #48]	@ 0x30
 8002900:	42a1      	cmp	r1, r4
 8002902:	db3e      	blt.n	8002982 <GFX_init_obstacle_pair_location+0x86>
		( x <= restrictions->X_MAX ) &&
 8002904:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8002906:	42a1      	cmp	r1, r4
 8002908:	dc3b      	bgt.n	8002982 <GFX_init_obstacle_pair_location+0x86>
		( y >= restrictions->Y_MIN ) &&
 800290a:	8ec4      	ldrh	r4, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 800290c:	42a2      	cmp	r2, r4
 800290e:	db38      	blt.n	8002982 <GFX_init_obstacle_pair_location+0x86>
		( y <= restrictions->Y_MAX )    )
 8002910:	8f04      	ldrh	r4, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8002912:	42a2      	cmp	r2, r4
 8002914:	f340 80cc 	ble.w	8002ab0 <GFX_init_obstacle_pair_location+0x1b4>
	if( ( x >= restrictions->X_MIN ) &&
 8002918:	f8b0 407c 	ldrh.w	r4, [r0, #124]	@ 0x7c
 800291c:	42a1      	cmp	r1, r4
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800291e:	b29a      	uxth	r2, r3
	if( ( x >= restrictions->X_MIN ) &&
 8002920:	db77      	blt.n	8002a12 <GFX_init_obstacle_pair_location+0x116>
		( x <= restrictions->X_MAX ) &&
 8002922:	f8b0 407e 	ldrh.w	r4, [r0, #126]	@ 0x7e
	if( ( x >= restrictions->X_MIN ) &&
 8002926:	42a1      	cmp	r1, r4
 8002928:	dc73      	bgt.n	8002a12 <GFX_init_obstacle_pair_location+0x116>
		( y >= restrictions->Y_MIN ) &&
 800292a:	f8b0 4082 	ldrh.w	r4, [r0, #130]	@ 0x82
		( x <= restrictions->X_MAX ) &&
 800292e:	42a3      	cmp	r3, r4
 8002930:	db6f      	blt.n	8002a12 <GFX_init_obstacle_pair_location+0x116>
		( y <= restrictions->Y_MAX )    )
 8002932:	f8b0 4084 	ldrh.w	r4, [r0, #132]	@ 0x84
		( y >= restrictions->Y_MIN ) &&
 8002936:	42a3      	cmp	r3, r4
 8002938:	dc76      	bgt.n	8002a28 <GFX_init_obstacle_pair_location+0x12c>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800293a:	f8b0 7050 	ldrh.w	r7, [r0, #80]	@ 0x50
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800293e:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002942:	b28d      	uxth	r5, r1
 8002944:	eb05 0c07 	add.w	ip, r5, r7
        gfx_object->location.x_min = x;
 8002948:	2600      	movs	r6, #0
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 800294a:	eb05 0557 	add.w	r5, r5, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 800294e:	eb04 0e02 	add.w	lr, r4, r2
        gfx_object->location.x_min = x;
 8002952:	4637      	mov	r7, r6
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002954:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_min = x;
 8002958:	f36c 070f 	bfi	r7, ip, #0, #16
 800295c:	f361 060f 	bfi	r6, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002960:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002964:	eb02 0454 	add.w	r4, r2, r4, lsr #1
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002968:	b22d      	sxth	r5, r5
        gfx_object->location.x_min = x;
 800296a:	f363 461f 	bfi	r6, r3, #16, #16
 800296e:	f36e 471f 	bfi	r7, lr, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002972:	b224      	sxth	r4, r4
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002974:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
        gfx_object->location.x_min = x;
 8002978:	6586      	str	r6, [r0, #88]	@ 0x58
 800297a:	65c7      	str	r7, [r0, #92]	@ 0x5c
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 800297c:	f8a0 4062 	strh.w	r4, [r0, #98]	@ 0x62
	if( return_value  )
 8002980:	e081      	b.n	8002a86 <GFX_init_obstacle_pair_location+0x18a>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002982:	4c5d      	ldr	r4, [pc, #372]	@ (8002af8 <GFX_init_obstacle_pair_location+0x1fc>)
 8002984:	42a0      	cmp	r0, r4
 8002986:	d005      	beq.n	8002994 <GFX_init_obstacle_pair_location+0x98>
 8002988:	4c5c      	ldr	r4, [pc, #368]	@ (8002afc <GFX_init_obstacle_pair_location+0x200>)
 800298a:	42a0      	cmp	r0, r4
 800298c:	d002      	beq.n	8002994 <GFX_init_obstacle_pair_location+0x98>
 800298e:	4c5c      	ldr	r4, [pc, #368]	@ (8002b00 <GFX_init_obstacle_pair_location+0x204>)
 8002990:	42a0      	cmp	r0, r4
 8002992:	d1c1      	bne.n	8002918 <GFX_init_obstacle_pair_location+0x1c>
 8002994:	2a00      	cmp	r2, #0
 8002996:	dabf      	bge.n	8002918 <GFX_init_obstacle_pair_location+0x1c>
			gfx_object->image.size_y -= offset;
 8002998:	88c4      	ldrh	r4, [r0, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 800299a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 800299e:	6805      	ldr	r5, [r0, #0]
			gfx_object->location.x_min = x;
 80029a0:	8181      	strh	r1, [r0, #12]
			int16_t offset = -y;
 80029a2:	fa1f fe82 	uxth.w	lr, r2
			gfx_object->image.size_y -= offset;
 80029a6:	4474      	add	r4, lr
 80029a8:	b2a4      	uxth	r4, r4
 80029aa:	80c4      	strh	r4, [r0, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 80029ac:	fb0c f404 	mul.w	r4, ip, r4
 80029b0:	6084      	str	r4, [r0, #8]
			gfx_object->location.y_max = 240 - offset;
 80029b2:	f10e 04f0 	add.w	r4, lr, #240	@ 0xf0
			int16_t offset = -y;
 80029b6:	f1ce 0e00 	rsb	lr, lr, #0
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80029ba:	fa0f fe8e 	sxth.w	lr, lr
 80029be:	fb0c fe0e 	mul.w	lr, ip, lr
			gfx_object->location.y_max = 240 - offset;
 80029c2:	b224      	sxth	r4, r4
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80029c4:	eb05 054e 	add.w	r5, r5, lr, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80029c8:	448c      	add	ip, r1
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80029ca:	eb04 7ed4 	add.w	lr, r4, r4, lsr #31
			gfx_object->location.y_min = 0;
 80029ce:	2200      	movs	r2, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80029d0:	fa0f fc8c 	sxth.w	ip, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 80029d4:	6005      	str	r5, [r0, #0]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80029d6:	ea4f 0e6e 	mov.w	lr, lr, asr #1
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 80029da:	f9b0 5014 	ldrsh.w	r5, [r0, #20]
			gfx_object->location.y_min = 0;
 80029de:	81c2      	strh	r2, [r0, #14]
			gfx_object->location.y_max = 240 - offset;
 80029e0:	8244      	strh	r4, [r0, #18]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 80029e2:	f8a0 c010 	strh.w	ip, [r0, #16]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 80029e6:	f8a0 e016 	strh.w	lr, [r0, #22]
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 80029ea:	8405      	strh	r5, [r0, #32]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 80029ec:	2500      	movs	r5, #0
 80029ee:	462e      	mov	r6, r5
 80029f0:	f36c 060f 	bfi	r6, ip, #0, #16
 80029f4:	f364 461f 	bfi	r6, r4, #16, #16
	if( ( x >= restrictions->X_MIN ) &&
 80029f8:	f8b0 407c 	ldrh.w	r4, [r0, #124]	@ 0x7c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 80029fc:	f8a0 e022 	strh.w	lr, [r0, #34]	@ 0x22
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002a00:	f361 050f 	bfi	r5, r1, #0, #16
 8002a04:	f362 451f 	bfi	r5, r2, #16, #16
	if( ( x >= restrictions->X_MIN ) &&
 8002a08:	42a1      	cmp	r1, r4
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002a0a:	61c6      	str	r6, [r0, #28]
 8002a0c:	6185      	str	r5, [r0, #24]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002a0e:	b29a      	uxth	r2, r3
	if( ( x >= restrictions->X_MIN ) &&
 8002a10:	da87      	bge.n	8002922 <GFX_init_obstacle_pair_location+0x26>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002a12:	4d39      	ldr	r5, [pc, #228]	@ (8002af8 <GFX_init_obstacle_pair_location+0x1fc>)
	GFX_init_gfx_object_location(&pair->top, x, top_y);
	GFX_init_gfx_object_location(&pair->bottom, x, bottom_y);
 8002a14:	f100 044c 	add.w	r4, r0, #76	@ 0x4c
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002a18:	42ac      	cmp	r4, r5
 8002a1a:	d00a      	beq.n	8002a32 <GFX_init_obstacle_pair_location+0x136>
 8002a1c:	4d37      	ldr	r5, [pc, #220]	@ (8002afc <GFX_init_obstacle_pair_location+0x200>)
 8002a1e:	42ac      	cmp	r4, r5
 8002a20:	d007      	beq.n	8002a32 <GFX_init_obstacle_pair_location+0x136>
 8002a22:	4d37      	ldr	r5, [pc, #220]	@ (8002b00 <GFX_init_obstacle_pair_location+0x204>)
 8002a24:	42ac      	cmp	r4, r5
 8002a26:	d004      	beq.n	8002a32 <GFX_init_obstacle_pair_location+0x136>

	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 8002a28:	f1c2 02f0 	rsb	r2, r2, #240	@ 0xf0
 8002a2c:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
}
 8002a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	daf8      	bge.n	8002a28 <GFX_init_obstacle_pair_location+0x12c>
			gfx_object->image.size_y -= offset;
 8002a36:	f8b0 5052 	ldrh.w	r5, [r0, #82]	@ 0x52
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002a3a:	f8b0 c050 	ldrh.w	ip, [r0, #80]	@ 0x50
			gfx_object->location.x_min = x;
 8002a3e:	f8a0 1058 	strh.w	r1, [r0, #88]	@ 0x58
			gfx_object->image.size_y -= offset;
 8002a42:	4415      	add	r5, r2
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002a44:	b2ad      	uxth	r5, r5
 8002a46:	fb0c f505 	mul.w	r5, ip, r5
			int16_t offset = -y;
 8002a4a:	4256      	negs	r6, r2
			gfx_object->location.y_max = 240 - offset;
 8002a4c:	f102 0ef0 	add.w	lr, r2, #240	@ 0xf0
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002a50:	6545      	str	r5, [r0, #84]	@ 0x54
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002a52:	b236      	sxth	r6, r6
 8002a54:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
			gfx_object->location.y_max = 240 - offset;
 8002a56:	fa0f fe8e 	sxth.w	lr, lr
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002a5a:	fb0c f606 	mul.w	r6, ip, r6
 8002a5e:	eb05 0546 	add.w	r5, r5, r6, lsl #1
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002a62:	eb0e 74de 	add.w	r4, lr, lr, lsr #31
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002a66:	448c      	add	ip, r1
			gfx_object->location.y_min = 0;
 8002a68:	2300      	movs	r3, #0
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002a6a:	1064      	asrs	r4, r4, #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002a6c:	fa0f fc8c 	sxth.w	ip, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002a70:	64c5      	str	r5, [r0, #76]	@ 0x4c
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8002a72:	f9b0 5060 	ldrsh.w	r5, [r0, #96]	@ 0x60
			gfx_object->location.y_min = 0;
 8002a76:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
			gfx_object->location.y_max = 240 - offset;
 8002a7a:	f8a0 e05e 	strh.w	lr, [r0, #94]	@ 0x5e
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002a7e:	f8a0 4062 	strh.w	r4, [r0, #98]	@ 0x62
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002a82:	f8a0 c05c 	strh.w	ip, [r0, #92]	@ 0x5c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8002a86:	f8a0 406e 	strh.w	r4, [r0, #110]	@ 0x6e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002a8a:	2400      	movs	r4, #0
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8002a8c:	f8a0 506c 	strh.w	r5, [r0, #108]	@ 0x6c
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002a90:	4625      	mov	r5, r4
 8002a92:	f36c 050f 	bfi	r5, ip, #0, #16
 8002a96:	f361 040f 	bfi	r4, r1, #0, #16
 8002a9a:	f363 441f 	bfi	r4, r3, #16, #16
 8002a9e:	f36e 451f 	bfi	r5, lr, #16, #16
	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 8002aa2:	f1c2 02f0 	rsb	r2, r2, #240	@ 0xf0
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002aa6:	e9c0 4519 	strd	r4, r5, [r0, #100]	@ 0x64
	pair->bottom.image.size_y = DISPLAY_SIZE_Y-bottom_y;
 8002aaa:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
}
 8002aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002ab0:	8886      	ldrh	r6, [r0, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002ab2:	88c7      	ldrh	r7, [r0, #6]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002ab4:	b28d      	uxth	r5, r1
        gfx_object->location.x_min = x;
 8002ab6:	2400      	movs	r4, #0
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002ab8:	eb05 0c06 	add.w	ip, r5, r6
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002abc:	eb05 0556 	add.w	r5, r5, r6, lsr #1
        gfx_object->location.x_min = x;
 8002ac0:	4626      	mov	r6, r4
 8002ac2:	f361 040f 	bfi	r4, r1, #0, #16
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002ac6:	fa1f fe82 	uxth.w	lr, r2
        gfx_object->location.x_min = x;
 8002aca:	f362 441f 	bfi	r4, r2, #16, #16
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002ace:	fa0f fc8c 	sxth.w	ip, ip
        gfx_object->location.x_min = x;
 8002ad2:	60c4      	str	r4, [r0, #12]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002ad4:	eb0e 0407 	add.w	r4, lr, r7
        gfx_object->location.x_min = x;
 8002ad8:	f36c 060f 	bfi	r6, ip, #0, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002adc:	eb0e 0e57 	add.w	lr, lr, r7, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002ae0:	b224      	sxth	r4, r4
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002ae2:	b22d      	sxth	r5, r5
        gfx_object->location.x_min = x;
 8002ae4:	f364 461f 	bfi	r6, r4, #16, #16
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002ae8:	fa0f fe8e 	sxth.w	lr, lr
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002aec:	8285      	strh	r5, [r0, #20]
        gfx_object->location.x_min = x;
 8002aee:	6106      	str	r6, [r0, #16]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002af0:	f8a0 e016 	strh.w	lr, [r0, #22]
	if( return_value  )
 8002af4:	e779      	b.n	80029ea <GFX_init_obstacle_pair_location+0xee>
 8002af6:	bf00      	nop
 8002af8:	200002a0 	.word	0x200002a0
 8002afc:	20000208 	.word	0x20000208
 8002b00:	20000170 	.word	0x20000170

08002b04 <GFX_set_obstacle_pair_x_axis_velocity>:
	gfx_object->velocity.y = velocity_y;
 8002b04:	2300      	movs	r3, #0
	gfx_object->velocity.x = velocity_x;
 8002b06:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 8002b0a:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	gfx_object->velocity.x = velocity_x;
 8002b0e:	f880 1094 	strb.w	r1, [r0, #148]	@ 0x94
	gfx_object->velocity.y = velocity_y;
 8002b12:	f880 3095 	strb.w	r3, [r0, #149]	@ 0x95

void GFX_set_obstacle_pair_x_axis_velocity(obstacle_pair_t *pair, int8_t x_velocity) 
{
	GFX_set_gfx_object_velocity(&pair->top, x_velocity, 0);
	GFX_set_gfx_object_velocity(&pair->bottom, x_velocity, 0);
}
 8002b16:	4770      	bx	lr

08002b18 <GFX_update_obstacle_pair_location>:


void GFX_update_obstacle_pair_location(obstacle_pair_t *pair) 
{
 8002b18:	b570      	push	{r4, r5, r6, lr}
 8002b1a:	4604      	mov	r4, r0
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8002b1c:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002b20:	6922      	ldr	r2, [r4, #16]
 8002b22:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8002b26:	61e2      	str	r2, [r4, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002b28:	f994 2049 	ldrsb.w	r2, [r4, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8002b2c:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8002b30:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
	if( ( x >= restrictions->X_MIN ) &&
 8002b34:	8e26      	ldrh	r6, [r4, #48]	@ 0x30
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002b36:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 8002b38:	1a9b      	subs	r3, r3, r2
 8002b3a:	8563      	strh	r3, [r4, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 8002b3c:	f994 3048 	ldrsb.w	r3, [r4, #72]	@ 0x48
 8002b40:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 8002b42:	4419      	add	r1, r3
 8002b44:	8521      	strh	r1, [r4, #40]	@ 0x28
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8002b46:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
	location_new->x_min 	= location->x_min + dx;
 8002b4a:	4418      	add	r0, r3
	location_new->x_center 	= location->x_center + dx;
 8002b4c:	440b      	add	r3, r1
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8002b4e:	f9b4 1016 	ldrsh.w	r1, [r4, #22]
	location_new->x_center 	= location->x_center + dx;
 8002b52:	85a3      	strh	r3, [r4, #44]	@ 0x2c
	location_new->y_center 	= location->y_center + dy;
 8002b54:	1a89      	subs	r1, r1, r2
 8002b56:	85e1      	strh	r1, [r4, #46]	@ 0x2e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002b58:	6961      	ldr	r1, [r4, #20]
 8002b5a:	6221      	str	r1, [r4, #32]
	location_new->y_min 	= location->y_min + dy;
 8002b5c:	fa1f fc8c 	uxth.w	ip, ip
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002b60:	68e1      	ldr	r1, [r4, #12]
 8002b62:	61a1      	str	r1, [r4, #24]
 8002b64:	ebac 0302 	sub.w	r3, ip, r2
	location_new->x_min 	= location->x_min + dx;
 8002b68:	b201      	sxth	r1, r0
 8002b6a:	b285      	uxth	r5, r0
	if( ( x >= restrictions->X_MIN ) &&
 8002b6c:	42b1      	cmp	r1, r6
	location_new->y_min 	= location->y_min + dy;
 8002b6e:	b218      	sxth	r0, r3
	location_new->x_min 	= location->x_min + dx;
 8002b70:	84a1      	strh	r1, [r4, #36]	@ 0x24
	location_new->y_min 	= location->y_min + dy;
 8002b72:	84e0      	strh	r0, [r4, #38]	@ 0x26
	if( ( x >= restrictions->X_MIN ) &&
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	db71      	blt.n	8002c5c <GFX_update_obstacle_pair_location+0x144>
		( x <= restrictions->X_MAX ) &&
 8002b78:	8e66      	ldrh	r6, [r4, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8002b7a:	42b1      	cmp	r1, r6
 8002b7c:	dc6e      	bgt.n	8002c5c <GFX_update_obstacle_pair_location+0x144>
		( y >= restrictions->Y_MIN ) &&
 8002b7e:	8ee6      	ldrh	r6, [r4, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8002b80:	42b0      	cmp	r0, r6
 8002b82:	db6b      	blt.n	8002c5c <GFX_update_obstacle_pair_location+0x144>
		( y <= restrictions->Y_MAX )    )
 8002b84:	8f22      	ldrh	r2, [r4, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8002b86:	4290      	cmp	r0, r2
 8002b88:	dc71      	bgt.n	8002c6e <GFX_update_obstacle_pair_location+0x156>
        gfx_object->location.x_min = x;
 8002b8a:	81a1      	strh	r1, [r4, #12]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002b8c:	88a1      	ldrh	r1, [r4, #4]
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002b8e:	88e2      	ldrh	r2, [r4, #6]
        gfx_object->location.y_min = y;
 8002b90:	81e0      	strh	r0, [r4, #14]
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002b92:	1868      	adds	r0, r5, r1
 8002b94:	8220      	strh	r0, [r4, #16]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002b96:	eb05 0151 	add.w	r1, r5, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002b9a:	1898      	adds	r0, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002b9c:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002ba0:	8260      	strh	r0, [r4, #18]
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002ba2:	82a1      	strh	r1, [r4, #20]
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002ba4:	82e2      	strh	r2, [r4, #22]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002ba6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002ba8:	66a2      	str	r2, [r4, #104]	@ 0x68
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002baa:	f994 2095 	ldrsb.w	r2, [r4, #149]	@ 0x95
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8002bae:	f9b4 305e 	ldrsh.w	r3, [r4, #94]	@ 0x5e
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8002bb2:	f9b4 5060 	ldrsh.w	r5, [r4, #96]	@ 0x60
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002bb6:	f9b4 e058 	ldrsh.w	lr, [r4, #88]	@ 0x58
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8002bba:	f9b4 c05c 	ldrsh.w	ip, [r4, #92]	@ 0x5c
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8002bbe:	f9b4 105a 	ldrsh.w	r1, [r4, #90]	@ 0x5a
	if( ( x >= restrictions->X_MIN ) &&
 8002bc2:	f8b4 607c 	ldrh.w	r6, [r4, #124]	@ 0x7c
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8002bc6:	b292      	uxth	r2, r2
	location_new->y_max 	= location->y_max + dy;
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	f8a4 3076 	strh.w	r3, [r4, #118]	@ 0x76
	location_new->x_min 	= location->x_min + dx;
 8002bce:	f994 3094 	ldrsb.w	r3, [r4, #148]	@ 0x94
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	449e      	add	lr, r3
	location_new->x_max 	= location->x_max + dx;
 8002bd6:	449c      	add	ip, r3
	location_new->x_center 	= location->x_center + dx;
 8002bd8:	442b      	add	r3, r5
 8002bda:	f8a4 3078 	strh.w	r3, [r4, #120]	@ 0x78
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8002bde:	f9b4 3062 	ldrsh.w	r3, [r4, #98]	@ 0x62
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002be2:	6e25      	ldr	r5, [r4, #96]	@ 0x60
	location_new->x_max 	= location->x_max + dx;
 8002be4:	f8a4 c074 	strh.w	ip, [r4, #116]	@ 0x74
	location_new->y_center 	= location->y_center + dy;
 8002be8:	1a9b      	subs	r3, r3, r2
	location_new->y_min 	= location->y_min + dy;
 8002bea:	b289      	uxth	r1, r1
	location_new->x_min 	= location->x_min + dx;
 8002bec:	fa0f fc8e 	sxth.w	ip, lr
	location_new->y_center 	= location->y_center + dy;
 8002bf0:	f8a4 307a 	strh.w	r3, [r4, #122]	@ 0x7a
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8002bf4:	66e5      	str	r5, [r4, #108]	@ 0x6c
 8002bf6:	1a8b      	subs	r3, r1, r2
 8002bf8:	6da5      	ldr	r5, [r4, #88]	@ 0x58
 8002bfa:	6665      	str	r5, [r4, #100]	@ 0x64
	if( ( x >= restrictions->X_MIN ) &&
 8002bfc:	45b4      	cmp	ip, r6
	location_new->x_min 	= location->x_min + dx;
 8002bfe:	fa1f f58e 	uxth.w	r5, lr
	location_new->y_min 	= location->y_min + dy;
 8002c02:	fa0f fe83 	sxth.w	lr, r3
    GFX_update_moving_gfx_object_location(&pair->top);
    GFX_update_moving_gfx_object_location(&pair->bottom);
 8002c06:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
	location_new->x_min 	= location->x_min + dx;
 8002c0a:	f8a4 c070 	strh.w	ip, [r4, #112]	@ 0x70
	location_new->y_min 	= location->y_min + dy;
 8002c0e:	f8a4 e072 	strh.w	lr, [r4, #114]	@ 0x72
	if( ( x >= restrictions->X_MIN ) &&
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	db53      	blt.n	8002cbe <GFX_update_obstacle_pair_location+0x1a6>
		( x <= restrictions->X_MAX ) &&
 8002c16:	f8b4 607e 	ldrh.w	r6, [r4, #126]	@ 0x7e
	if( ( x >= restrictions->X_MIN ) &&
 8002c1a:	45b4      	cmp	ip, r6
 8002c1c:	dc4f      	bgt.n	8002cbe <GFX_update_obstacle_pair_location+0x1a6>
		( y >= restrictions->Y_MIN ) &&
 8002c1e:	f8b4 6082 	ldrh.w	r6, [r4, #130]	@ 0x82
		( x <= restrictions->X_MAX ) &&
 8002c22:	45b6      	cmp	lr, r6
 8002c24:	db4b      	blt.n	8002cbe <GFX_update_obstacle_pair_location+0x1a6>
		( y <= restrictions->Y_MAX )    )
 8002c26:	f8b4 2084 	ldrh.w	r2, [r4, #132]	@ 0x84
		( y >= restrictions->Y_MIN ) &&
 8002c2a:	4596      	cmp	lr, r2
 8002c2c:	dc50      	bgt.n	8002cd0 <GFX_update_obstacle_pair_location+0x1b8>
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002c2e:	f8b4 1050 	ldrh.w	r1, [r4, #80]	@ 0x50
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002c32:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
        gfx_object->location.x_min = x;
 8002c36:	f8a4 c058 	strh.w	ip, [r4, #88]	@ 0x58
        gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002c3a:	1868      	adds	r0, r5, r1
 8002c3c:	f8a4 005c 	strh.w	r0, [r4, #92]	@ 0x5c
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002c40:	eb05 0151 	add.w	r1, r5, r1, lsr #1
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002c44:	1898      	adds	r0, r3, r2
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002c46:	eb03 0252 	add.w	r2, r3, r2, lsr #1
        gfx_object->location.y_min = y;
 8002c4a:	f8a4 e05a 	strh.w	lr, [r4, #90]	@ 0x5a
        gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8002c4e:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
        gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8002c52:	f8a4 1060 	strh.w	r1, [r4, #96]	@ 0x60
        gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8002c56:	f8a4 2062 	strh.w	r2, [r4, #98]	@ 0x62
}
 8002c5a:	bd70      	pop	{r4, r5, r6, pc}
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002c5c:	4e35      	ldr	r6, [pc, #212]	@ (8002d34 <GFX_update_obstacle_pair_location+0x21c>)
 8002c5e:	42b4      	cmp	r4, r6
 8002c60:	d00d      	beq.n	8002c7e <GFX_update_obstacle_pair_location+0x166>
 8002c62:	4e35      	ldr	r6, [pc, #212]	@ (8002d38 <GFX_update_obstacle_pair_location+0x220>)
 8002c64:	42b4      	cmp	r4, r6
 8002c66:	d00a      	beq.n	8002c7e <GFX_update_obstacle_pair_location+0x166>
 8002c68:	4e34      	ldr	r6, [pc, #208]	@ (8002d3c <GFX_update_obstacle_pair_location+0x224>)
 8002c6a:	42b4      	cmp	r4, r6
 8002c6c:	d007      	beq.n	8002c7e <GFX_update_obstacle_pair_location+0x166>
		switch(gfx_object->edge_behavior)
 8002c6e:	f894 304a 	ldrb.w	r3, [r4, #74]	@ 0x4a
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d197      	bne.n	8002ba6 <GFX_update_obstacle_pair_location+0x8e>
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8002c76:	4620      	mov	r0, r4
 8002c78:	f7ff fa4c 	bl	8002114 <GFX_bounce_moving_object_from_edge>
				return object_placement_successful;
 8002c7c:	e793      	b.n	8002ba6 <GFX_update_obstacle_pair_location+0x8e>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	daf5      	bge.n	8002c6e <GFX_update_obstacle_pair_location+0x156>
			gfx_object->location.x_min = x;
 8002c82:	81a1      	strh	r1, [r4, #12]
			gfx_object->image.size_y -= offset;
 8002c84:	88e1      	ldrh	r1, [r4, #6]
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002c86:	88a6      	ldrh	r6, [r4, #4]
			gfx_object->image.size_y -= offset;
 8002c88:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 8002c8a:	33f0      	adds	r3, #240	@ 0xf0
 8002c8c:	b21b      	sxth	r3, r3
 8002c8e:	8263      	strh	r3, [r4, #18]
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002c90:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8002c94:	105b      	asrs	r3, r3, #1
			int16_t offset = -y;
 8002c96:	eba2 020c 	sub.w	r2, r2, ip
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002c9a:	b212      	sxth	r2, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002c9c:	82e3      	strh	r3, [r4, #22]
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	fb06 f202 	mul.w	r2, r6, r2
			gfx_object->image.size_y -= offset;
 8002ca4:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002ca6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002caa:	19a8      	adds	r0, r5, r6
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002cac:	6023      	str	r3, [r4, #0]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002cae:	fb01 f606 	mul.w	r6, r1, r6
			gfx_object->location.y_min = 0;
 8002cb2:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002cb4:	8220      	strh	r0, [r4, #16]
			gfx_object->image.size_y -= offset;
 8002cb6:	80e1      	strh	r1, [r4, #6]
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002cb8:	60a6      	str	r6, [r4, #8]
			gfx_object->location.y_min = 0;
 8002cba:	81e3      	strh	r3, [r4, #14]
	if ( ! object_placement_successful )
 8002cbc:	e773      	b.n	8002ba6 <GFX_update_obstacle_pair_location+0x8e>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002cbe:	4e1d      	ldr	r6, [pc, #116]	@ (8002d34 <GFX_update_obstacle_pair_location+0x21c>)
 8002cc0:	42b0      	cmp	r0, r6
 8002cc2:	d00d      	beq.n	8002ce0 <GFX_update_obstacle_pair_location+0x1c8>
 8002cc4:	4e1c      	ldr	r6, [pc, #112]	@ (8002d38 <GFX_update_obstacle_pair_location+0x220>)
 8002cc6:	42b0      	cmp	r0, r6
 8002cc8:	d00a      	beq.n	8002ce0 <GFX_update_obstacle_pair_location+0x1c8>
 8002cca:	4e1c      	ldr	r6, [pc, #112]	@ (8002d3c <GFX_update_obstacle_pair_location+0x224>)
 8002ccc:	42b0      	cmp	r0, r6
 8002cce:	d007      	beq.n	8002ce0 <GFX_update_obstacle_pair_location+0x1c8>
		switch(gfx_object->edge_behavior)
 8002cd0:	f894 3096 	ldrb.w	r3, [r4, #150]	@ 0x96
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1c0      	bne.n	8002c5a <GFX_update_obstacle_pair_location+0x142>
}
 8002cd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8002cdc:	f7ff ba1a 	b.w	8002114 <GFX_bounce_moving_object_from_edge>
		if((gfx_object == &obstacle_pair1.top || gfx_object == &obstacle_pair2.top || gfx_object == &obstacle_pair3.top) && y < 0)
 8002ce0:	f1be 0f00 	cmp.w	lr, #0
 8002ce4:	daf4      	bge.n	8002cd0 <GFX_update_obstacle_pair_location+0x1b8>
			int16_t offset = -y;
 8002ce6:	1a52      	subs	r2, r2, r1
			gfx_object->image.size_y -= offset;
 8002ce8:	f8b4 1052 	ldrh.w	r1, [r4, #82]	@ 0x52
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002cec:	f8b4 0050 	ldrh.w	r0, [r4, #80]	@ 0x50
			gfx_object->location.x_min = x;
 8002cf0:	f8a4 c058 	strh.w	ip, [r4, #88]	@ 0x58
			gfx_object->image.size_y -= offset;
 8002cf4:	4419      	add	r1, r3
			gfx_object->location.y_max = 240 - offset;
 8002cf6:	33f0      	adds	r3, #240	@ 0xf0
 8002cf8:	b21b      	sxth	r3, r3
 8002cfa:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002cfe:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8002d02:	105b      	asrs	r3, r3, #1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002d04:	b212      	sxth	r2, r2
			gfx_object->location.y_center = (gfx_object->location.y_min + gfx_object->location.y_max) / 2;
 8002d06:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002d0a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002d0c:	fb00 f202 	mul.w	r2, r0, r2
			gfx_object->image.size_y -= offset;
 8002d10:	b289      	uxth	r1, r1
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002d12:	eb03 0342 	add.w	r3, r3, r2, lsl #1
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002d16:	eb05 0e00 	add.w	lr, r5, r0
			gfx_object->image.image_array += offset * gfx_object->image.size_x;
 8002d1a:	64e3      	str	r3, [r4, #76]	@ 0x4c
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002d1c:	fb01 f000 	mul.w	r0, r1, r0
			gfx_object->location.y_min = 0;
 8002d20:	2300      	movs	r3, #0
			gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8002d22:	f8a4 e05c 	strh.w	lr, [r4, #92]	@ 0x5c
			gfx_object->image.size_y -= offset;
 8002d26:	f8a4 1052 	strh.w	r1, [r4, #82]	@ 0x52
			gfx_object->image.size = gfx_object->image.size_x * gfx_object->image.size_y;
 8002d2a:	6560      	str	r0, [r4, #84]	@ 0x54
			gfx_object->location.y_min = 0;
 8002d2c:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
}
 8002d30:	bd70      	pop	{r4, r5, r6, pc}
 8002d32:	bf00      	nop
 8002d34:	200002a0 	.word	0x200002a0
 8002d38:	20000208 	.word	0x20000208
 8002d3c:	20000170 	.word	0x20000170

08002d40 <GFX_draw_obstacle_pair_on_background>:


void GFX_draw_obstacle_pair_on_background(obstacle_pair_t *pair, graphic_object_t *background)
{
 8002d40:	b538      	push	{r3, r4, r5, lr}
 8002d42:	4604      	mov	r4, r0
 8002d44:	460d      	mov	r5, r1
    GFX_draw_one_gfx_object_on_background(&pair->top, background);
 8002d46:	f7ff fcb1 	bl	80026ac <GFX_draw_one_gfx_object_on_background>
    GFX_draw_one_gfx_object_on_background(&pair->bottom, background);
 8002d4a:	4629      	mov	r1, r5
 8002d4c:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
}
 8002d50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    GFX_draw_one_gfx_object_on_background(&pair->bottom, background);
 8002d54:	f7ff bcaa 	b.w	80026ac <GFX_draw_one_gfx_object_on_background>

08002d58 <GFX_get_obstacle_pair_movement_area>:
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d58:	f9b0 c00c 	ldrsh.w	ip, [r0, #12]


void GFX_get_obstacle_pair_movement_area(obstacle_pair_t *pair, location_t *object_movement_area)
{
 8002d5c:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d5e:	f9b0 4018 	ldrsh.w	r4, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002d62:	f9b0 e010 	ldrsh.w	lr, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d66:	4564      	cmp	r4, ip
 8002d68:	bfa8      	it	ge
 8002d6a:	4664      	movge	r4, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002d6c:	f9b0 c01c 	ldrsh.w	ip, [r0, #28]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d70:	2300      	movs	r3, #0
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002d72:	45f4      	cmp	ip, lr
 8002d74:	bfb8      	it	lt
 8002d76:	46f4      	movlt	ip, lr
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d78:	461a      	mov	r2, r3
 8002d7a:	f36c 020f 	bfi	r2, ip, #0, #16
 8002d7e:	f364 030f 	bfi	r3, r4, #0, #16
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8002d82:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8002d86:	f9b0 401a 	ldrsh.w	r4, [r0, #26]
 8002d8a:	4564      	cmp	r4, ip
 8002d8c:	bfa8      	it	ge
 8002d8e:	4664      	movge	r4, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d90:	f364 431f 	bfi	r3, r4, #16, #16
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002d94:	f9b0 c012 	ldrsh.w	ip, [r0, #18]
 8002d98:	f9b0 401e 	ldrsh.w	r4, [r0, #30]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002d9c:	600b      	str	r3, [r1, #0]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002d9e:	4564      	cmp	r4, ip
 8002da0:	4623      	mov	r3, r4
 8002da2:	bfb8      	it	lt
 8002da4:	4663      	movlt	r3, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002da6:	f363 421f 	bfi	r2, r3, #16, #16
 8002daa:	604a      	str	r2, [r1, #4]
 8002dac:	f9b0 e064 	ldrsh.w	lr, [r0, #100]	@ 0x64
 8002db0:	f9b0 2058 	ldrsh.w	r2, [r0, #88]	@ 0x58
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8002db4:	f9b0 3066 	ldrsh.w	r3, [r0, #102]	@ 0x66
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002db8:	f9b0 405c 	ldrsh.w	r4, [r0, #92]	@ 0x5c
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002dbc:	f9b0 c06a 	ldrsh.w	ip, [r0, #106]	@ 0x6a
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002dc0:	4596      	cmp	lr, r2
 8002dc2:	bfa8      	it	ge
 8002dc4:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8002dc6:	f9b0 205a 	ldrsh.w	r2, [r0, #90]	@ 0x5a
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	bfa8      	it	ge
 8002dce:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002dd0:	f9b0 2068 	ldrsh.w	r2, [r0, #104]	@ 0x68
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002dd4:	f9b0 005e 	ldrsh.w	r0, [r0, #94]	@ 0x5e
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8002dd8:	42a2      	cmp	r2, r4
 8002dda:	bfb8      	it	lt
 8002ddc:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8002dde:	4560      	cmp	r0, ip
 8002de0:	bfb8      	it	lt
 8002de2:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002de4:	f04f 0c00 	mov.w	ip, #0
 8002de8:	4664      	mov	r4, ip
 8002dea:	f36e 0c0f 	bfi	ip, lr, #0, #16
 8002dee:	f362 040f 	bfi	r4, r2, #0, #16
 8002df2:	f363 4c1f 	bfi	ip, r3, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002df6:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002dfa:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002dfc:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002e00:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002e04:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002e08:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002e0a:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8002e0c:	f8c1 c000 	str.w	ip, [r1]
 8002e10:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8002e12:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8002e14:	814b      	strh	r3, [r1, #10]
	GFX_get_object_movement_area(&pair->top, object_movement_area);
	GFX_get_object_movement_area(&pair->bottom, object_movement_area);
}
 8002e16:	bd10      	pop	{r4, pc}

08002e18 <GFX_clear_obstacle_pair_on_background>:


void GFX_clear_obstacle_pair_on_background(obstacle_pair_t *pair, location_t *object_movement_area)
{
 8002e18:	b538      	push	{r3, r4, r5, lr}
	GFX_clear_gfx_object_on_background(&pair->top, &background);
 8002e1a:	4d06      	ldr	r5, [pc, #24]	@ (8002e34 <GFX_clear_obstacle_pair_on_background+0x1c>)
{
 8002e1c:	4604      	mov	r4, r0
	GFX_clear_gfx_object_on_background(&pair->top, &background);
 8002e1e:	4629      	mov	r1, r5
 8002e20:	f7ff fcc4 	bl	80027ac <GFX_clear_gfx_object_on_background>
	GFX_clear_gfx_object_on_background(&pair->bottom, &background);
 8002e24:	4629      	mov	r1, r5
 8002e26:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
}
 8002e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	GFX_clear_gfx_object_on_background(&pair->bottom, &background);
 8002e2e:	f7ff bcbd 	b.w	80027ac <GFX_clear_gfx_object_on_background>
 8002e32:	bf00      	nop
 8002e34:	20000a40 	.word	0x20000a40

<<<<<<< HEAD
08002b08 <RLE_Decode_RGB565>:
//   output_max_size: Maximum number of elements in output buffer
//   decoded_len: Output parameter for number of elements written to output buffer
// Returns: true if decoding succeeded, false otherwise
bool RLE_Decode_RGB565(const uint16_t* encoded, uint32_t encoded_len,
                      uint16_t* output, uint32_t output_max_size,
                      uint32_t* decoded_len) {
 8002b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    // Encoded data must contain pairs of values
    if (encoded_len % 2 != 0) return false;
 8002b0c:	f011 0601 	ands.w	r6, r1, #1
 8002b10:	d13d      	bne.n	8002b8e <RLE_Decode_RGB565+0x86>

    uint32_t required_len = 0;

    // Calculate required output buffer size
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b12:	2900      	cmp	r1, #0
 8002b14:	d040      	beq.n	8002b98 <RLE_Decode_RGB565+0x90>
        required_len += encoded[i];
 8002b16:	8804      	ldrh	r4, [r0, #0]

        if (required_len > output_max_size) return false;
 8002b18:	42a3      	cmp	r3, r4
 8002b1a:	d338      	bcc.n	8002b8e <RLE_Decode_RGB565+0x86>
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b1c:	46b4      	mov	ip, r6
 8002b1e:	e004      	b.n	8002b2a <RLE_Decode_RGB565+0x22>
        required_len += encoded[i];
 8002b20:	f830 501c 	ldrh.w	r5, [r0, ip, lsl #1]
 8002b24:	442c      	add	r4, r5
        if (required_len > output_max_size) return false;
 8002b26:	42a3      	cmp	r3, r4
 8002b28:	d331      	bcc.n	8002b8e <RLE_Decode_RGB565+0x86>
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b2a:	f10c 0c02 	add.w	ip, ip, #2
 8002b2e:	4561      	cmp	r1, ip
 8002b30:	d8f6      	bhi.n	8002b20 <RLE_Decode_RGB565+0x18>
    }

    // Check if output buffer is large enough
    if (required_len > output_max_size) return false;
 8002b32:	42a3      	cmp	r3, r4
 8002b34:	d32b      	bcc.n	8002b8e <RLE_Decode_RGB565+0x86>

    *decoded_len = required_len;
 8002b36:	9b06      	ldr	r3, [sp, #24]

    // Decode the RLE data
    uint32_t out_idx = 0;
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b38:	2700      	movs	r7, #0
    *decoded_len = required_len;
 8002b3a:	601c      	str	r4, [r3, #0]
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b3c:	f100 0802 	add.w	r8, r0, #2
        uint16_t count = encoded[i];
 8002b40:	f830 5017 	ldrh.w	r5, [r0, r7, lsl #1]
        uint16_t color = encoded[i + 1];
 8002b44:	f838 4017 	ldrh.w	r4, [r8, r7, lsl #1]

        // Fill output with 'count' copies of 'color'
        for (uint16_t j = 0; j < count; j++) {
 8002b48:	b1e5      	cbz	r5, 8002b84 <RLE_Decode_RGB565+0x7c>
 8002b4a:	2d01      	cmp	r5, #1
 8002b4c:	d022      	beq.n	8002b94 <RLE_Decode_RGB565+0x8c>
 8002b4e:	f04f 0e00 	mov.w	lr, #0
 8002b52:	f364 0e0f 	bfi	lr, r4, #0, #16
 8002b56:	eb02 0346 	add.w	r3, r2, r6, lsl #1
 8002b5a:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8002b5e:	f364 4e1f 	bfi	lr, r4, #16, #16
 8002b62:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
            output[out_idx++] = color;
 8002b66:	f843 eb04 	str.w	lr, [r3], #4
        for (uint16_t j = 0; j < count; j++) {
 8002b6a:	459c      	cmp	ip, r3
 8002b6c:	d1fb      	bne.n	8002b66 <RLE_Decode_RGB565+0x5e>
 8002b6e:	07eb      	lsls	r3, r5, #31
 8002b70:	d504      	bpl.n	8002b7c <RLE_Decode_RGB565+0x74>
 8002b72:	f025 0301 	bic.w	r3, r5, #1
 8002b76:	4433      	add	r3, r6
            output[out_idx++] = color;
 8002b78:	f822 4013 	strh.w	r4, [r2, r3, lsl #1]
        for (uint16_t j = 0; j < count; j++) {
 8002b7c:	3601      	adds	r6, #1
            output[out_idx++] = color;
 8002b7e:	3d01      	subs	r5, #1
 8002b80:	fa16 f685 	uxtah	r6, r6, r5
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b84:	3702      	adds	r7, #2
 8002b86:	42b9      	cmp	r1, r7
 8002b88:	d8da      	bhi.n	8002b40 <RLE_Decode_RGB565+0x38>
        }
    }

    return true;
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	e000      	b.n	8002b90 <RLE_Decode_RGB565+0x88>
    if (encoded_len % 2 != 0) return false;
 8002b8e:	2000      	movs	r0, #0
}
 8002b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        for (uint16_t j = 0; j < count; j++) {
 8002b94:	4633      	mov	r3, r6
 8002b96:	e7ef      	b.n	8002b78 <RLE_Decode_RGB565+0x70>
    *decoded_len = required_len;
 8002b98:	9b06      	ldr	r3, [sp, #24]
 8002b9a:	6019      	str	r1, [r3, #0]
    for (uint32_t i = 0; i < encoded_len; i += 2) {
 8002b9c:	e7f5      	b.n	8002b8a <RLE_Decode_RGB565+0x82>
 8002b9e:	bf00      	nop

08002ba0 <MATH_randomise_distance_between_obstacles>:
=======
08002e38 <MATH_randomise_distance_between_obstacles>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}


// TO DO: fine tunaj razdaljo med ovirami
obstacle_positions_t MATH_randomise_distance_between_obstacles(void)
{
<<<<<<< HEAD
 8002ba0:	b500      	push	{lr}
 8002ba2:	b083      	sub	sp, #12
	srand( HAL_GetTick() );
 8002ba4:	f000 ffac 	bl	8003b00 <HAL_GetTick>
 8002ba8:	f005 fb92 	bl	80082d0 <srand>
	return   ( x_min + ( rand() % (interval_length + 1) ) );
 8002bac:	f005 fbbe 	bl	800832c <rand>
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002be0 <MATH_randomise_distance_between_obstacles+0x40>)
 8002bb2:	fba3 2300 	umull	r2, r3, r3, r0
 8002bb6:	1ac2      	subs	r2, r0, r3
 8002bb8:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002bbc:	099b      	lsrs	r3, r3, #6
 8002bbe:	225b      	movs	r2, #91	@ 0x5b
 8002bc0:	fb02 0013 	mls	r0, r2, r3, r0
=======
 8002e38:	b500      	push	{lr}
 8002e3a:	b083      	sub	sp, #12
	srand( HAL_GetTick() );
 8002e3c:	f000 ff98 	bl	8003d70 <HAL_GetTick>
 8002e40:	f005 fb7e 	bl	8008540 <srand>
	return   ( x_min + ( rand() % (interval_length + 1) ) );
 8002e44:	f005 fbaa 	bl	800859c <rand>
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <MATH_randomise_distance_between_obstacles+0x40>)
 8002e4a:	fba3 2300 	umull	r2, r3, r3, r0
 8002e4e:	1ac2      	subs	r2, r0, r3
 8002e50:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002e54:	099b      	lsrs	r3, r3, #6
 8002e56:	225b      	movs	r2, #91	@ 0x5b
 8002e58:	fb02 0013 	mls	r0, r2, r3, r0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	obstacle_positions_t obstacle_distances;
	MATH_init_random_generator();

	// Randomise the top obstacle position, the distance between obstacles is constant
	obstacle_distances.obstacle_top_y = MATH_random_integer_number_from_interval(-210, -120);
<<<<<<< HEAD
 8002bc4:	f1a0 02d2 	sub.w	r2, r0, #210	@ 0xd2
=======
 8002e5c:	f1a0 02d2 	sub.w	r2, r0, #210	@ 0xd2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	int16_t distance_between_obstacles = 100;
	int16_t obstacle_length = 240;
	obstacle_distances.obstacle_bottom_y = obstacle_distances.obstacle_top_y + distance_between_obstacles + obstacle_length;

	return obstacle_distances;
<<<<<<< HEAD
 8002bc8:	f100 0382 	add.w	r3, r0, #130	@ 0x82
 8002bcc:	b292      	uxth	r2, r2
 8002bce:	2000      	movs	r0, #0
 8002bd0:	f362 000f 	bfi	r0, r2, #0, #16
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002bda:	b003      	add	sp, #12
 8002bdc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002be0:	68168169 	.word	0x68168169

08002be4 <OBJ_init>:
=======
 8002e60:	f100 0382 	add.w	r3, r0, #130	@ 0x82
 8002e64:	b292      	uxth	r2, r2
 8002e66:	2000      	movs	r0, #0
 8002e68:	f362 000f 	bfi	r0, r2, #0, #16
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002e72:	b003      	add	sp, #12
 8002e74:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e78:	68168169 	.word	0x68168169

08002e7c <OBJ_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
// ---------------- OBJECTS for SETTINGS ----------------

void OBJ_init_settings(void)
{
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
<<<<<<< HEAD
 8002be4:	4b33      	ldr	r3, [pc, #204]	@ (8002cb4 <OBJ_init+0xd0>)
 8002be6:	4a34      	ldr	r2, [pc, #208]	@ (8002cb8 <OBJ_init+0xd4>)
{
 8002be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
=======
 8002e7c:	4b33      	ldr	r3, [pc, #204]	@ (8002f4c <OBJ_init+0xd0>)
 8002e7e:	4a34      	ldr	r2, [pc, #208]	@ (8002f50 <OBJ_init+0xd4>)
{
 8002e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

// object "constructor"
void OBJ_init_canvas(void)
{
	// whole area
		canvas.whole_area.x_min = 0;
<<<<<<< HEAD
 8002bec:	4d33      	ldr	r5, [pc, #204]	@ (8002cbc <OBJ_init+0xd8>)
	settings.abs_velocity_min.x = 1;
 8002bee:	601a      	str	r2, [r3, #0]
		canvas.whole_area.x_min = 0;
 8002bf0:	4b33      	ldr	r3, [pc, #204]	@ (8002cc0 <OBJ_init+0xdc>)
=======
 8002e84:	4d33      	ldr	r5, [pc, #204]	@ (8002f54 <OBJ_init+0xd8>)
	settings.abs_velocity_min.x = 1;
 8002e86:	601a      	str	r2, [r3, #0]
		canvas.whole_area.x_min = 0;
 8002e88:	4b33      	ldr	r3, [pc, #204]	@ (8002f58 <OBJ_init+0xdc>)
void OBJ_init_background(void)
{
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	// init graphic object

		// init image


		background.image.image_array = (uint16_t*) background_img;
<<<<<<< HEAD
 8002bf2:	4e34      	ldr	r6, [pc, #208]	@ (8002cc4 <OBJ_init+0xe0>)
		canvas.whole_area.x_min = 0;
 8002bf4:	61eb      	str	r3, [r5, #28]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002bf6:	2400      	movs	r4, #0
		canvas.whole_area.x_min = 0;
 8002bf8:	e9c5 4300 	strd	r4, r3, [r5]
 8002bfc:	4b32      	ldr	r3, [pc, #200]	@ (8002cc8 <OBJ_init+0xe4>)
=======
 8002e8a:	4e34      	ldr	r6, [pc, #208]	@ (8002f5c <OBJ_init+0xe0>)
		canvas.whole_area.x_min = 0;
 8002e8c:	61eb      	str	r3, [r5, #28]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002e8e:	2400      	movs	r4, #0
		canvas.whole_area.x_min = 0;
 8002e90:	e9c5 4300 	strd	r4, r3, [r5]
 8002e94:	4b32      	ldr	r3, [pc, #200]	@ (8002f60 <OBJ_init+0xe4>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

		background.image.size_x = 320;
		background.image.size_y = 240;
		background.image.size = background.image.size_x * background.image.size_y;
<<<<<<< HEAD
 8002bfe:	4a33      	ldr	r2, [pc, #204]	@ (8002ccc <OBJ_init+0xe8>)
		canvas.whole_area.x_min = 0;
 8002c00:	622b      	str	r3, [r5, #32]
		background.image.image_array = (uint16_t*) background_img;
 8002c02:	4b33      	ldr	r3, [pc, #204]	@ (8002cd0 <OBJ_init+0xec>)
 8002c04:	6033      	str	r3, [r6, #0]
		background.image.size = background.image.size_x * background.image.size_y;
 8002c06:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8002c0a:	e9c6 2301 	strd	r2, r3, [r6, #4]
		canvas.whole_area.x_min = 0;
 8002c0e:	4b31      	ldr	r3, [pc, #196]	@ (8002cd4 <OBJ_init+0xf0>)
 8002c10:	60ab      	str	r3, [r5, #8]
 8002c12:	4f31      	ldr	r7, [pc, #196]	@ (8002cd8 <OBJ_init+0xf4>)
 8002c14:	4b31      	ldr	r3, [pc, #196]	@ (8002cdc <OBJ_init+0xf8>)
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002c16:	f8df 80f0 	ldr.w	r8, [pc, #240]	@ 8002d08 <OBJ_init+0x124>
		canvas.whole_area.x_min = 0;
 8002c1a:	60ec      	str	r4, [r5, #12]
 8002c1c:	e9c5 7304 	strd	r7, r3, [r5, #16]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002c20:	4629      	mov	r1, r5
		canvas.whole_area.x_min = 0;
 8002c22:	f44f 0371 	mov.w	r3, #15794176	@ 0xf10000
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002c26:	4630      	mov	r0, r6
		canvas.whole_area.x_min = 0;
 8002c28:	61ab      	str	r3, [r5, #24]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002c2a:	f8a8 4000 	strh.w	r4, [r8]
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002c2e:	f7fe ff91 	bl	8001b54 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 8002c32:	4622      	mov	r2, r4
 8002c34:	4621      	mov	r1, r4
 8002c36:	4630      	mov	r0, r6
 8002c38:	f7fe fff6 	bl	8001c28 <GFX_init_gfx_object_location>
=======
 8002e96:	4a33      	ldr	r2, [pc, #204]	@ (8002f64 <OBJ_init+0xe8>)
		canvas.whole_area.x_min = 0;
 8002e98:	622b      	str	r3, [r5, #32]
		background.image.image_array = (uint16_t*) background_img;
 8002e9a:	4b33      	ldr	r3, [pc, #204]	@ (8002f68 <OBJ_init+0xec>)
 8002e9c:	6033      	str	r3, [r6, #0]
		background.image.size = background.image.size_x * background.image.size_y;
 8002e9e:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8002ea2:	e9c6 2301 	strd	r2, r3, [r6, #4]
		canvas.whole_area.x_min = 0;
 8002ea6:	4b31      	ldr	r3, [pc, #196]	@ (8002f6c <OBJ_init+0xf0>)
 8002ea8:	60ab      	str	r3, [r5, #8]
 8002eaa:	4f31      	ldr	r7, [pc, #196]	@ (8002f70 <OBJ_init+0xf4>)
 8002eac:	4b31      	ldr	r3, [pc, #196]	@ (8002f74 <OBJ_init+0xf8>)
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002eae:	f8df 80f0 	ldr.w	r8, [pc, #240]	@ 8002fa0 <OBJ_init+0x124>
		canvas.whole_area.x_min = 0;
 8002eb2:	60ec      	str	r4, [r5, #12]
 8002eb4:	e9c5 7304 	strd	r7, r3, [r5, #16]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002eb8:	4629      	mov	r1, r5
		canvas.whole_area.x_min = 0;
 8002eba:	f44f 0371 	mov.w	r3, #15794176	@ 0xf10000
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002ebe:	4630      	mov	r0, r6
		canvas.whole_area.x_min = 0;
 8002ec0:	61ab      	str	r3, [r5, #24]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8002ec2:	f8a8 4000 	strh.w	r4, [r8]
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8002ec6:	f7fe ffdd 	bl	8001e84 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 8002eca:	4622      	mov	r2, r4
 8002ecc:	4621      	mov	r1, r4
 8002ece:	4630      	mov	r0, r6
 8002ed0:	f7ff f842 	bl	8001f58 <GFX_init_gfx_object_location>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&background, 0, 0);
<<<<<<< HEAD
 8002c3c:	4622      	mov	r2, r4
 8002c3e:	4630      	mov	r0, r6
 8002c40:	4621      	mov	r1, r4
 8002c42:	f7ff f8c9 	bl	8001dd8 <GFX_set_gfx_object_velocity>
=======
 8002ed4:	4622      	mov	r2, r4
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	4621      	mov	r1, r4
 8002eda:	f7ff f915 	bl	8002108 <GFX_set_gfx_object_velocity>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		misko.image.size_x = 50;
		misko.image.size_y = 25;
		misko.image.size = misko.image.size_x * misko.image.size_y;

		// init the graphic object location
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
<<<<<<< HEAD
 8002c46:	4629      	mov	r1, r5
		misko.image.image_array = (uint16_t*) misko_img;
 8002c48:	4d25      	ldr	r5, [pc, #148]	@ (8002ce0 <OBJ_init+0xfc>)
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002c4a:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 8002d0c <OBJ_init+0x128>
		misko.image.image_array = (uint16_t*) misko_img;
 8002c4e:	4b25      	ldr	r3, [pc, #148]	@ (8002ce4 <OBJ_init+0x100>)
 8002c50:	602b      	str	r3, [r5, #0]
		background.edge_behavior = EDGE_IGNORE;
 8002c52:	2702      	movs	r7, #2
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002c54:	f240 43e2 	movw	r3, #1250	@ 0x4e2
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8002c58:	4628      	mov	r0, r5
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002c5a:	e9c5 c301 	strd	ip, r3, [r5, #4]
		background.edge_behavior = EDGE_IGNORE;
 8002c5e:	f886 704a 	strb.w	r7, [r6, #74]	@ 0x4a
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8002c62:	f7fe ff77 	bl	8001b54 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location(&misko, 50, 120);
 8002c66:	2278      	movs	r2, #120	@ 0x78
 8002c68:	2132      	movs	r1, #50	@ 0x32
 8002c6a:	4628      	mov	r0, r5
 8002c6c:	f7fe ffdc 	bl	8001c28 <GFX_init_gfx_object_location>
=======
 8002ede:	4629      	mov	r1, r5
		misko.image.image_array = (uint16_t*) misko_img;
 8002ee0:	4d25      	ldr	r5, [pc, #148]	@ (8002f78 <OBJ_init+0xfc>)
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002ee2:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 8002fa4 <OBJ_init+0x128>
		misko.image.image_array = (uint16_t*) misko_img;
 8002ee6:	4b25      	ldr	r3, [pc, #148]	@ (8002f7c <OBJ_init+0x100>)
 8002ee8:	602b      	str	r3, [r5, #0]
		background.edge_behavior = EDGE_IGNORE;
 8002eea:	2702      	movs	r7, #2
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002eec:	f240 43e2 	movw	r3, #1250	@ 0x4e2
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8002ef0:	4628      	mov	r0, r5
		misko.image.size = misko.image.size_x * misko.image.size_y;
 8002ef2:	e9c5 c301 	strd	ip, r3, [r5, #4]
		background.edge_behavior = EDGE_IGNORE;
 8002ef6:	f886 704a 	strb.w	r7, [r6, #74]	@ 0x4a
		GFX_init_location_restrictions (&misko, &canvas.whole_area );
 8002efa:	f7fe ffc3 	bl	8001e84 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location(&misko, 50, 120);
 8002efe:	2278      	movs	r2, #120	@ 0x78
 8002f00:	2132      	movs	r1, #50	@ 0x32
 8002f02:	4628      	mov	r0, r5
 8002f04:	f7ff f828 	bl	8001f58 <GFX_init_gfx_object_location>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&misko, 0, 0);
<<<<<<< HEAD
 8002c70:	4628      	mov	r0, r5
 8002c72:	4622      	mov	r2, r4
 8002c74:	4621      	mov	r1, r4
 8002c76:	f7ff f8af 	bl	8001dd8 <GFX_set_gfx_object_velocity>
=======
 8002f08:	4628      	mov	r0, r5
 8002f0a:	4622      	mov	r2, r4
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	f7ff f8fb 	bl	8002108 <GFX_set_gfx_object_velocity>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void OBJ_init_score_box_title(void)
{
	static char str[]= "SCORE";

	score_box_title.text = str;
<<<<<<< HEAD
 8002c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <OBJ_init+0x104>)
		background.edge_behavior = EDGE_IGNORE;
 8002c7c:	f886 704a 	strb.w	r7, [r6, #74]	@ 0x4a
	score_box_title.text = str;
 8002c80:	491a      	ldr	r1, [pc, #104]	@ (8002cec <OBJ_init+0x108>)
=======
 8002f12:	4b1b      	ldr	r3, [pc, #108]	@ (8002f80 <OBJ_init+0x104>)
		background.edge_behavior = EDGE_IGNORE;
 8002f14:	f886 704a 	strb.w	r7, [r6, #74]	@ 0x4a
	score_box_title.text = str;
 8002f18:	491a      	ldr	r1, [pc, #104]	@ (8002f84 <OBJ_init+0x108>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void OBJ_set_score_text_value(int16_t score)
{
	static char str[6];

	sprintf(str, "%5i", score);
<<<<<<< HEAD
 8002c82:	4f1b      	ldr	r7, [pc, #108]	@ (8002cf0 <OBJ_init+0x10c>)
	score_box_title.text = str;
 8002c84:	6019      	str	r1, [r3, #0]
	score_box_title.x_min = 243;
 8002c86:	491b      	ldr	r1, [pc, #108]	@ (8002cf4 <OBJ_init+0x110>)
 8002c88:	6059      	str	r1, [r3, #4]
	sprintf(str, "%5i", score);
 8002c8a:	f9b8 2000 	ldrsh.w	r2, [r8]
	score_box_title.font = (UG_FONT*) &FONT_8X12;     
 8002c8e:	4d1a      	ldr	r5, [pc, #104]	@ (8002cf8 <OBJ_init+0x114>)
	sprintf(str, "%5i", score);
 8002c90:	491a      	ldr	r1, [pc, #104]	@ (8002cfc <OBJ_init+0x118>)
	score_box_title.font = (UG_FONT*) &FONT_8X12;     
 8002c92:	609d      	str	r5, [r3, #8]
	score_box_title.fore_color = C_WHITE;
 8002c94:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	sprintf(str, "%5i", score);
 8002c98:	4638      	mov	r0, r7
	score_box_title.back_color = C_BLACK;
 8002c9a:	e9c3 6403 	strd	r6, r4, [r3, #12]
	sprintf(str, "%5i", score);
 8002c9e:	f005 fd0b 	bl	80086b8 <siprintf>
	score_text.text = str;
 8002ca2:	4b17      	ldr	r3, [pc, #92]	@ (8002d00 <OBJ_init+0x11c>)
=======
 8002f1a:	4f1b      	ldr	r7, [pc, #108]	@ (8002f88 <OBJ_init+0x10c>)
	score_box_title.text = str;
 8002f1c:	6019      	str	r1, [r3, #0]
	score_box_title.x_min = 243;
 8002f1e:	491b      	ldr	r1, [pc, #108]	@ (8002f8c <OBJ_init+0x110>)
 8002f20:	6059      	str	r1, [r3, #4]
	sprintf(str, "%5i", score);
 8002f22:	f9b8 2000 	ldrsh.w	r2, [r8]
	score_box_title.font = (UG_FONT*) &FONT_8X12;     
 8002f26:	4d1a      	ldr	r5, [pc, #104]	@ (8002f90 <OBJ_init+0x114>)
	sprintf(str, "%5i", score);
 8002f28:	491a      	ldr	r1, [pc, #104]	@ (8002f94 <OBJ_init+0x118>)
	score_box_title.font = (UG_FONT*) &FONT_8X12;     
 8002f2a:	609d      	str	r5, [r3, #8]
	score_box_title.fore_color = C_WHITE;
 8002f2c:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	sprintf(str, "%5i", score);
 8002f30:	4638      	mov	r0, r7
	score_box_title.back_color = C_BLACK;
 8002f32:	e9c3 6403 	strd	r6, r4, [r3, #12]
	sprintf(str, "%5i", score);
 8002f36:	f005 fcf7 	bl	8008928 <siprintf>
	score_text.text = str;
 8002f3a:	4b17      	ldr	r3, [pc, #92]	@ (8002f98 <OBJ_init+0x11c>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void OBJ_init_score_text(void)
{
	OBJ_set_score_text_value( game_status.score );

	score_text.x_min = 242;
<<<<<<< HEAD
 8002ca4:	4a17      	ldr	r2, [pc, #92]	@ (8002d04 <OBJ_init+0x120>)
	score_text.text = str;
 8002ca6:	601f      	str	r7, [r3, #0]
=======
 8002f3c:	4a17      	ldr	r2, [pc, #92]	@ (8002f9c <OBJ_init+0x120>)
	score_text.text = str;
 8002f3e:	601f      	str	r7, [r3, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	score_text.y_min = 219;

	score_text.fore_color = C_WHITE;
	score_text.back_color = C_BLACK;
<<<<<<< HEAD
 8002ca8:	e9c3 6403 	strd	r6, r4, [r3, #12]
	score_text.x_min = 242;
 8002cac:	605a      	str	r2, [r3, #4]

	score_text.font = (UG_FONT*) &FONT_8X12;   
 8002cae:	609d      	str	r5, [r3, #8]
}
 8002cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cb4:	20000b3c 	.word	0x20000b3c
 8002cb8:	04040101 	.word	0x04040101
 8002cbc:	20000b14 	.word	0x20000b14
 8002cc0:	00ef013f 	.word	0x00ef013f
 8002cc4:	20000a7c 	.word	0x20000a7c
 8002cc8:	ffff009f 	.word	0xffff009f
 8002ccc:	00f00140 	.word	0x00f00140
 8002cd0:	0802b488 	.word	0x0802b488
 8002cd4:	0077009f 	.word	0x0077009f
 8002cd8:	00f0013f 	.word	0x00f0013f
 8002cdc:	0078009f 	.word	0x0078009f
 8002ce0:	20000608 	.word	0x20000608
 8002ce4:	0802aac4 	.word	0x0802aac4
 8002ce8:	200005a8 	.word	0x200005a8
 8002cec:	20000028 	.word	0x20000028
 8002cf0:	200003bc 	.word	0x200003bc
 8002cf4:	00cd00f3 	.word	0x00cd00f3
 8002cf8:	08052318 	.word	0x08052318
 8002cfc:	080098c0 	.word	0x080098c0
 8002d00:	20000594 	.word	0x20000594
 8002d04:	00db00f2 	.word	0x00db00f2
 8002d08:	20000b38 	.word	0x20000b38
 8002d0c:	00190032 	.word	0x00190032

08002d10 <OBJ_init_small_sprite_object>:
{
 8002d10:	b570      	push	{r4, r5, r6, lr}
    sprite->image.image_array = (uint16_t*) small_sprite_img;
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <OBJ_init_small_sprite_object+0x38>)
 8002d14:	6003      	str	r3, [r0, #0]
{
 8002d16:	4616      	mov	r6, r2
    sprite->image.size = sprite->image.size_x * sprite->image.size_y;
 8002d18:	4a0c      	ldr	r2, [pc, #48]	@ (8002d4c <OBJ_init_small_sprite_object+0x3c>)
 8002d1a:	f44f 53dc 	mov.w	r3, #7040	@ 0x1b80
 8002d1e:	e9c0 2301 	strd	r2, r3, [r0, #4]
{
 8002d22:	4604      	mov	r4, r0
 8002d24:	460d      	mov	r5, r1
    GFX_init_location_restrictions(sprite, &canvas.whole_area);
 8002d26:	490a      	ldr	r1, [pc, #40]	@ (8002d50 <OBJ_init_small_sprite_object+0x40>)
 8002d28:	f7fe ff14 	bl	8001b54 <GFX_init_location_restrictions>
    GFX_init_gfx_object_location(sprite, x, y);
 8002d2c:	b232      	sxth	r2, r6
 8002d2e:	b229      	sxth	r1, r5
 8002d30:	4620      	mov	r0, r4
 8002d32:	f7fe ff79 	bl	8001c28 <GFX_init_gfx_object_location>
    GFX_set_gfx_object_velocity(sprite, 0, 0);
 8002d36:	2200      	movs	r2, #0
 8002d38:	4611      	mov	r1, r2
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	f7ff f84c 	bl	8001dd8 <GFX_set_gfx_object_velocity>
    sprite->edge_behavior = EDGE_IGNORE;
 8002d40:	2302      	movs	r3, #2
 8002d42:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	080273c4 	.word	0x080273c4
 8002d4c:	002000dc 	.word	0x002000dc
 8002d50:	20000b14 	.word	0x20000b14

08002d54 <OBJ_init_big_sprite>:
{
 8002d54:	b570      	push	{r4, r5, r6, lr}
		big_sprite.image.image_array = (uint16_t*) big_sprite_img;
 8002d56:	4c0e      	ldr	r4, [pc, #56]	@ (8002d90 <OBJ_init_big_sprite+0x3c>)
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8002d58:	4a0e      	ldr	r2, [pc, #56]	@ (8002d94 <OBJ_init_big_sprite+0x40>)
		big_sprite.image.image_array = (uint16_t*) big_sprite_img;
 8002d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d98 <OBJ_init_big_sprite+0x44>)
 8002d5c:	6023      	str	r3, [r4, #0]
{
 8002d5e:	460e      	mov	r6, r1
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8002d60:	f243 63b0 	movw	r3, #14000	@ 0x36b0
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8002d64:	490d      	ldr	r1, [pc, #52]	@ (8002d9c <OBJ_init_big_sprite+0x48>)
{
 8002d66:	4605      	mov	r5, r0
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8002d68:	4620      	mov	r0, r4
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8002d6a:	e9c4 2301 	strd	r2, r3, [r4, #4]
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8002d6e:	f7fe fef1 	bl	8001b54 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &big_sprite, x, y);
 8002d72:	b232      	sxth	r2, r6
 8002d74:	b229      	sxth	r1, r5
 8002d76:	4620      	mov	r0, r4
 8002d78:	f7fe ff56 	bl	8001c28 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&big_sprite, 0, 0);
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff f829 	bl	8001dd8 <GFX_set_gfx_object_velocity>
		big_sprite.edge_behavior = EDGE_IGNORE;
 8002d86:	2302      	movs	r3, #2
 8002d88:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8002d8c:	bd70      	pop	{r4, r5, r6, pc}
 8002d8e:	bf00      	nop
 8002d90:	2000081c 	.word	0x2000081c
 8002d94:	00320118 	.word	0x00320118
 8002d98:	08020664 	.word	0x08020664
 8002d9c:	20000b14 	.word	0x20000b14

08002da0 <OBJ_init_high_score_sprite_large>:
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
		high_score_sprite_large.image.image_array = (uint16_t*) high_score_sprite_large_img;
 8002da2:	4c0f      	ldr	r4, [pc, #60]	@ (8002de0 <OBJ_init_high_score_sprite_large+0x40>)
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8002da4:	4a0f      	ldr	r2, [pc, #60]	@ (8002de4 <OBJ_init_high_score_sprite_large+0x44>)
		high_score_sprite_large.image.image_array = (uint16_t*) high_score_sprite_large_img;
 8002da6:	4b10      	ldr	r3, [pc, #64]	@ (8002de8 <OBJ_init_high_score_sprite_large+0x48>)
 8002da8:	6023      	str	r3, [r4, #0]
		high_score_sprite_large.image.size_x = 260;
 8002daa:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <OBJ_init_high_score_sprite_large+0x4c>)
 8002dac:	6063      	str	r3, [r4, #4]
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8002dae:	8893      	ldrh	r3, [r2, #4]
 8002db0:	88d2      	ldrh	r2, [r2, #6]
{
 8002db2:	4605      	mov	r5, r0
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
{
 8002db8:	460e      	mov	r6, r1
		GFX_init_location_restrictions (&high_score_sprite_large, &canvas.whole_area );
 8002dba:	4620      	mov	r0, r4
 8002dbc:	490c      	ldr	r1, [pc, #48]	@ (8002df0 <OBJ_init_high_score_sprite_large+0x50>)
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8002dbe:	60a3      	str	r3, [r4, #8]
		GFX_init_location_restrictions (&high_score_sprite_large, &canvas.whole_area );
 8002dc0:	f7fe fec8 	bl	8001b54 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location(&high_score_sprite_large, x, y);
 8002dc4:	b232      	sxth	r2, r6
 8002dc6:	b229      	sxth	r1, r5
 8002dc8:	4620      	mov	r0, r4
 8002dca:	f7fe ff2d 	bl	8001c28 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&high_score_sprite_large, 0, 0);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	f7ff f800 	bl	8001dd8 <GFX_set_gfx_object_velocity>
		high_score_sprite_large.edge_behavior = EDGE_IGNORE;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8002dde:	bd70      	pop	{r4, r5, r6, pc}
 8002de0:	20000868 	.word	0x20000868
 8002de4:	20000ac8 	.word	0x20000ac8
 8002de8:	080098c4 	.word	0x080098c4
 8002dec:	00b40104 	.word	0x00b40104
 8002df0:	20000b14 	.word	0x20000b14

08002df4 <OBJ_init_obstacle_pair>:
{
 8002df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002df8:	f5ad 3db7 	sub.w	sp, sp, #93696	@ 0x16e00
 8002dfc:	b0ac      	sub	sp, #176	@ 0xb0
	if (RLE_Decode_RGB565(rle_data, rle_length,
 8002dfe:	ab2c      	add	r3, sp, #176	@ 0xb0
{
 8002e00:	4604      	mov	r4, r0
	if (RLE_Decode_RGB565(rle_data, rle_length,
 8002e02:	ad03      	add	r5, sp, #12
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 8002e04:	4e14      	ldr	r6, [pc, #80]	@ (8002e58 <OBJ_init_obstacle_pair+0x64>)
    obstacle_pair->top.image.size_x = 50;
 8002e06:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 8002e60 <OBJ_init_obstacle_pair+0x6c>
	if (RLE_Decode_RGB565(rle_data, rle_length,
 8002e0a:	4814      	ldr	r0, [pc, #80]	@ (8002e5c <OBJ_init_obstacle_pair+0x68>)
 8002e0c:	f1a3 01a8 	sub.w	r1, r3, #168	@ 0xa8
 8002e10:	462a      	mov	r2, r5
 8002e12:	f24b 7352 	movw	r3, #46930	@ 0xb752
 8002e16:	9100      	str	r1, [sp, #0]
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 8002e18:	f642 67e0 	movw	r7, #12000	@ 0x2ee0
	if (RLE_Decode_RGB565(rle_data, rle_length,
 8002e1c:	f640 21ec 	movw	r1, #2796	@ 0xaec
 8002e20:	f7ff fe72 	bl	8002b08 <RLE_Decode_RGB565>
    obstacle_pair->top.image.size_x = 50;
 8002e24:	e9c4 5800 	strd	r5, r8, [r4]
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 8002e28:	4631      	mov	r1, r6
 8002e2a:	4620      	mov	r0, r4
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 8002e2c:	60a7      	str	r7, [r4, #8]
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 8002e2e:	f7fe fe91 	bl	8001b54 <GFX_init_location_restrictions>
    obstacle_pair->bottom.image.size_x = 50;
 8002e32:	e9c4 5813 	strd	r5, r8, [r4, #76]	@ 0x4c
    obstacle_pair->top.edge_behavior = EDGE_IGNORE;
 8002e36:	2502      	movs	r5, #2
    obstacle_pair->bottom.image.size = obstacle_pair->bottom.image.size_x * obstacle_pair->bottom.image.size_y;
 8002e38:	6567      	str	r7, [r4, #84]	@ 0x54
    GFX_init_location_restrictions(&obstacle_pair->bottom, &canvas.whole_area);
 8002e3a:	4631      	mov	r1, r6
 8002e3c:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
    obstacle_pair->top.edge_behavior = EDGE_IGNORE;
 8002e40:	f884 504a 	strb.w	r5, [r4, #74]	@ 0x4a
    GFX_init_location_restrictions(&obstacle_pair->bottom, &canvas.whole_area);
 8002e44:	f7fe fe86 	bl	8001b54 <GFX_init_location_restrictions>
    obstacle_pair->bottom.edge_behavior = EDGE_IGNORE;
 8002e48:	f884 5096 	strb.w	r5, [r4, #150]	@ 0x96
}
 8002e4c:	f50d 3db7 	add.w	sp, sp, #93696	@ 0x16e00
 8002e50:	b02c      	add	sp, #176	@ 0xb0
 8002e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e56:	bf00      	nop
 8002e58:	20000b14 	.word	0x20000b14
 8002e5c:	08050c88 	.word	0x08050c88
 8002e60:	00f00032 	.word	0x00f00032

08002e64 <OBJ_set_score_text_value>:
{
 8002e64:	b510      	push	{r4, lr}
	sprintf(str, "%5i", score);
 8002e66:	4c04      	ldr	r4, [pc, #16]	@ (8002e78 <OBJ_set_score_text_value+0x14>)
 8002e68:	4904      	ldr	r1, [pc, #16]	@ (8002e7c <OBJ_set_score_text_value+0x18>)
{
 8002e6a:	4602      	mov	r2, r0
	sprintf(str, "%5i", score);
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f005 fc23 	bl	80086b8 <siprintf>
	score_text.text = str;
 8002e72:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <OBJ_set_score_text_value+0x1c>)
 8002e74:	601c      	str	r4, [r3, #0]
}
 8002e76:	bd10      	pop	{r4, pc}
 8002e78:	200003bc 	.word	0x200003bc
 8002e7c:	080098c0 	.word	0x080098c0
 8002e80:	20000594 	.word	0x20000594

08002e84 <OBJ_init_flappy_misko_text>:
=======
 8002f40:	e9c3 6403 	strd	r6, r4, [r3, #12]
	score_text.x_min = 242;
 8002f44:	605a      	str	r2, [r3, #4]

	score_text.font = (UG_FONT*) &FONT_8X12;   
 8002f46:	609d      	str	r5, [r3, #8]
}
 8002f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f4c:	20000b00 	.word	0x20000b00
 8002f50:	04040101 	.word	0x04040101
 8002f54:	20000ad8 	.word	0x20000ad8
 8002f58:	00ef013f 	.word	0x00ef013f
 8002f5c:	20000a40 	.word	0x20000a40
 8002f60:	ffff009f 	.word	0xffff009f
 8002f64:	00f00140 	.word	0x00f00140
 8002f68:	08037280 	.word	0x08037280
 8002f6c:	0077009f 	.word	0x0077009f
 8002f70:	00f0013f 	.word	0x00f0013f
 8002f74:	0078009f 	.word	0x0078009f
 8002f78:	200005cc 	.word	0x200005cc
 8002f7c:	080368bc 	.word	0x080368bc
 8002f80:	200005b8 	.word	0x200005b8
 8002f84:	20000024 	.word	0x20000024
 8002f88:	200003cc 	.word	0x200003cc
 8002f8c:	00cd00f3 	.word	0x00cd00f3
 8002f90:	0805cb38 	.word	0x0805cb38
 8002f94:	08009b38 	.word	0x08009b38
 8002f98:	200005a4 	.word	0x200005a4
 8002f9c:	00db00f2 	.word	0x00db00f2
 8002fa0:	20000afc 	.word	0x20000afc
 8002fa4:	00190032 	.word	0x00190032

08002fa8 <OBJ_init_small_sprite_object>:
{
 8002fa8:	b570      	push	{r4, r5, r6, lr}
    sprite->image.image_array = (uint16_t*) small_sprite_img;
 8002faa:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe0 <OBJ_init_small_sprite_object+0x38>)
 8002fac:	6003      	str	r3, [r0, #0]
{
 8002fae:	4616      	mov	r6, r2
    sprite->image.size = sprite->image.size_x * sprite->image.size_y;
 8002fb0:	4a0c      	ldr	r2, [pc, #48]	@ (8002fe4 <OBJ_init_small_sprite_object+0x3c>)
 8002fb2:	f44f 53dc 	mov.w	r3, #7040	@ 0x1b80
 8002fb6:	e9c0 2301 	strd	r2, r3, [r0, #4]
{
 8002fba:	4604      	mov	r4, r0
 8002fbc:	460d      	mov	r5, r1
    GFX_init_location_restrictions(sprite, &canvas.whole_area);
 8002fbe:	490a      	ldr	r1, [pc, #40]	@ (8002fe8 <OBJ_init_small_sprite_object+0x40>)
 8002fc0:	f7fe ff60 	bl	8001e84 <GFX_init_location_restrictions>
    GFX_init_gfx_object_location(sprite, x, y);
 8002fc4:	b232      	sxth	r2, r6
 8002fc6:	b229      	sxth	r1, r5
 8002fc8:	4620      	mov	r0, r4
 8002fca:	f7fe ffc5 	bl	8001f58 <GFX_init_gfx_object_location>
    GFX_set_gfx_object_velocity(sprite, 0, 0);
 8002fce:	2200      	movs	r2, #0
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f7ff f898 	bl	8002108 <GFX_set_gfx_object_velocity>
    sprite->edge_behavior = EDGE_IGNORE;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8002fde:	bd70      	pop	{r4, r5, r6, pc}
 8002fe0:	0802763c 	.word	0x0802763c
 8002fe4:	002000dc 	.word	0x002000dc
 8002fe8:	20000ad8 	.word	0x20000ad8

08002fec <OBJ_init_big_sprite>:
{
 8002fec:	b570      	push	{r4, r5, r6, lr}
		big_sprite.image.image_array = (uint16_t*) big_sprite_img;
 8002fee:	4c0e      	ldr	r4, [pc, #56]	@ (8003028 <OBJ_init_big_sprite+0x3c>)
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8002ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800302c <OBJ_init_big_sprite+0x40>)
		big_sprite.image.image_array = (uint16_t*) big_sprite_img;
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <OBJ_init_big_sprite+0x44>)
 8002ff4:	6023      	str	r3, [r4, #0]
{
 8002ff6:	460e      	mov	r6, r1
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8002ff8:	f243 63b0 	movw	r3, #14000	@ 0x36b0
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8002ffc:	490d      	ldr	r1, [pc, #52]	@ (8003034 <OBJ_init_big_sprite+0x48>)
{
 8002ffe:	4605      	mov	r5, r0
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8003000:	4620      	mov	r0, r4
		big_sprite.image.size = big_sprite.image.size_x * big_sprite.image.size_y;
 8003002:	e9c4 2301 	strd	r2, r3, [r4, #4]
		GFX_init_location_restrictions (&big_sprite, &canvas.whole_area );
 8003006:	f7fe ff3d 	bl	8001e84 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &big_sprite, x, y);
 800300a:	b232      	sxth	r2, r6
 800300c:	b229      	sxth	r1, r5
 800300e:	4620      	mov	r0, r4
 8003010:	f7fe ffa2 	bl	8001f58 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&big_sprite, 0, 0);
 8003014:	2200      	movs	r2, #0
 8003016:	4611      	mov	r1, r2
 8003018:	4620      	mov	r0, r4
 800301a:	f7ff f875 	bl	8002108 <GFX_set_gfx_object_velocity>
		big_sprite.edge_behavior = EDGE_IGNORE;
 800301e:	2302      	movs	r3, #2
 8003020:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8003024:	bd70      	pop	{r4, r5, r6, pc}
 8003026:	bf00      	nop
 8003028:	200007e0 	.word	0x200007e0
 800302c:	00320118 	.word	0x00320118
 8003030:	080208dc 	.word	0x080208dc
 8003034:	20000ad8 	.word	0x20000ad8

08003038 <OBJ_init_high_score_sprite_large>:
{
 8003038:	b570      	push	{r4, r5, r6, lr}
		high_score_sprite_large.image.image_array = (uint16_t*) high_score_sprite_large_img;
 800303a:	4c0f      	ldr	r4, [pc, #60]	@ (8003078 <OBJ_init_high_score_sprite_large+0x40>)
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 800303c:	4a0f      	ldr	r2, [pc, #60]	@ (800307c <OBJ_init_high_score_sprite_large+0x44>)
		high_score_sprite_large.image.image_array = (uint16_t*) high_score_sprite_large_img;
 800303e:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <OBJ_init_high_score_sprite_large+0x48>)
 8003040:	6023      	str	r3, [r4, #0]
		high_score_sprite_large.image.size_x = 260;
 8003042:	4b10      	ldr	r3, [pc, #64]	@ (8003084 <OBJ_init_high_score_sprite_large+0x4c>)
 8003044:	6063      	str	r3, [r4, #4]
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8003046:	8893      	ldrh	r3, [r2, #4]
 8003048:	88d2      	ldrh	r2, [r2, #6]
{
 800304a:	4605      	mov	r5, r0
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 800304c:	fb02 f303 	mul.w	r3, r2, r3
{
 8003050:	460e      	mov	r6, r1
		GFX_init_location_restrictions (&high_score_sprite_large, &canvas.whole_area );
 8003052:	4620      	mov	r0, r4
 8003054:	490c      	ldr	r1, [pc, #48]	@ (8003088 <OBJ_init_high_score_sprite_large+0x50>)
		high_score_sprite_large.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 8003056:	60a3      	str	r3, [r4, #8]
		GFX_init_location_restrictions (&high_score_sprite_large, &canvas.whole_area );
 8003058:	f7fe ff14 	bl	8001e84 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location(&high_score_sprite_large, x, y);
 800305c:	b232      	sxth	r2, r6
 800305e:	b229      	sxth	r1, r5
 8003060:	4620      	mov	r0, r4
 8003062:	f7fe ff79 	bl	8001f58 <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&high_score_sprite_large, 0, 0);
 8003066:	2200      	movs	r2, #0
 8003068:	4611      	mov	r1, r2
 800306a:	4620      	mov	r0, r4
 800306c:	f7ff f84c 	bl	8002108 <GFX_set_gfx_object_velocity>
		high_score_sprite_large.edge_behavior = EDGE_IGNORE;
 8003070:	2302      	movs	r3, #2
 8003072:	f884 304a 	strb.w	r3, [r4, #74]	@ 0x4a
}
 8003076:	bd70      	pop	{r4, r5, r6, pc}
 8003078:	2000082c 	.word	0x2000082c
 800307c:	20000a8c 	.word	0x20000a8c
 8003080:	08009b3c 	.word	0x08009b3c
 8003084:	00b40104 	.word	0x00b40104
 8003088:	20000ad8 	.word	0x20000ad8

0800308c <OBJ_init_obstacle_pair>:
{
 800308c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    obstacle_pair->top.image.size_x = 50;
 800308e:	4d0d      	ldr	r5, [pc, #52]	@ (80030c4 <OBJ_init_obstacle_pair+0x38>)
    obstacle_pair->top.image.image_array = (uint16_t*) obstacle_top_img;
 8003090:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <OBJ_init_obstacle_pair+0x3c>)
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 8003092:	4e0e      	ldr	r6, [pc, #56]	@ (80030cc <OBJ_init_obstacle_pair+0x40>)
{
 8003094:	4604      	mov	r4, r0
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 8003096:	f642 67e0 	movw	r7, #12000	@ 0x2ee0
    obstacle_pair->top.image.size_x = 50;
 800309a:	e9c0 3500 	strd	r3, r5, [r0]
    obstacle_pair->top.image.size = obstacle_pair->top.image.size_x * obstacle_pair->top.image.size_y;
 800309e:	6087      	str	r7, [r0, #8]
    GFX_init_location_restrictions(&obstacle_pair->top, &canvas.whole_area);
 80030a0:	4631      	mov	r1, r6
 80030a2:	f7fe feef 	bl	8001e84 <GFX_init_location_restrictions>
    obstacle_pair->bottom.image.image_array = (uint16_t*) obstacle_bottom_img;
 80030a6:	4b0a      	ldr	r3, [pc, #40]	@ (80030d0 <OBJ_init_obstacle_pair+0x44>)
    obstacle_pair->bottom.image.size_x = 50;
 80030a8:	6525      	str	r5, [r4, #80]	@ 0x50
    obstacle_pair->top.edge_behavior = EDGE_IGNORE;
 80030aa:	2502      	movs	r5, #2
 80030ac:	f884 504a 	strb.w	r5, [r4, #74]	@ 0x4a
    obstacle_pair->bottom.image.image_array = (uint16_t*) obstacle_bottom_img;
 80030b0:	64e3      	str	r3, [r4, #76]	@ 0x4c
    obstacle_pair->bottom.image.size = obstacle_pair->bottom.image.size_x * obstacle_pair->bottom.image.size_y;
 80030b2:	6567      	str	r7, [r4, #84]	@ 0x54
    GFX_init_location_restrictions(&obstacle_pair->bottom, &canvas.whole_area);
 80030b4:	4631      	mov	r1, r6
 80030b6:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80030ba:	f7fe fee3 	bl	8001e84 <GFX_init_location_restrictions>
    obstacle_pair->bottom.edge_behavior = EDGE_IGNORE;
 80030be:	f884 5096 	strb.w	r5, [r4, #150]	@ 0x96
}
 80030c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030c4:	00f00032 	.word	0x00f00032
 80030c8:	0802ad3c 	.word	0x0802ad3c
 80030cc:	20000ad8 	.word	0x20000ad8
 80030d0:	08030afc 	.word	0x08030afc

080030d4 <OBJ_set_score_text_value>:
{
 80030d4:	b510      	push	{r4, lr}
	sprintf(str, "%5i", score);
 80030d6:	4c04      	ldr	r4, [pc, #16]	@ (80030e8 <OBJ_set_score_text_value+0x14>)
 80030d8:	4904      	ldr	r1, [pc, #16]	@ (80030ec <OBJ_set_score_text_value+0x18>)
{
 80030da:	4602      	mov	r2, r0
	sprintf(str, "%5i", score);
 80030dc:	4620      	mov	r0, r4
 80030de:	f005 fc23 	bl	8008928 <siprintf>
	score_text.text = str;
 80030e2:	4b03      	ldr	r3, [pc, #12]	@ (80030f0 <OBJ_set_score_text_value+0x1c>)
 80030e4:	601c      	str	r4, [r3, #0]
}
 80030e6:	bd10      	pop	{r4, pc}
 80030e8:	200003cc 	.word	0x200003cc
 80030ec:	08009b38 	.word	0x08009b38
 80030f0:	200005a4 	.word	0x200005a4

080030f4 <OBJ_init_flappy_misko_text>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	score_box_title.font = (UG_FONT*) &FONT_12X16;     
}

void OBJ_init_flappy_misko_text(int x_min, int y_min)
{
<<<<<<< HEAD
 8002e84:	b430      	push	{r4, r5}
    static char str[]= "FLAPPY MISKO";

    flappy_misko_text.text = str;
 8002e86:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <OBJ_init_flappy_misko_text+0x20>)
 8002e88:	4a07      	ldr	r2, [pc, #28]	@ (8002ea8 <OBJ_init_flappy_misko_text+0x24>)
=======
 80030f4:	b430      	push	{r4, r5}
    static char str[]= "FLAPPY MISKO";

    flappy_misko_text.text = str;
 80030f6:	4b07      	ldr	r3, [pc, #28]	@ (8003114 <OBJ_init_flappy_misko_text+0x20>)
 80030f8:	4a07      	ldr	r2, [pc, #28]	@ (8003118 <OBJ_init_flappy_misko_text+0x24>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    flappy_misko_text.y_min = y_min;

    flappy_misko_text.fore_color = C_BLACK;
    flappy_misko_text.back_color = C_YELLOW;  

    flappy_misko_text.font = (UG_FONT*) &FONT_16X26;     
<<<<<<< HEAD
 8002e8a:	4c08      	ldr	r4, [pc, #32]	@ (8002eac <OBJ_init_flappy_misko_text+0x28>)
    flappy_misko_text.text = str;
 8002e8c:	601a      	str	r2, [r3, #0]
    flappy_misko_text.fore_color = C_BLACK;
 8002e8e:	2500      	movs	r5, #0
 8002e90:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    flappy_misko_text.font = (UG_FONT*) &FONT_16X26;     
 8002e94:	e9c3 4502 	strd	r4, r5, [r3, #8]
    flappy_misko_text.x_min = x_min;
 8002e98:	8098      	strh	r0, [r3, #4]
}
 8002e9a:	bc30      	pop	{r4, r5}
    flappy_misko_text.y_min = y_min;
 8002e9c:	80d9      	strh	r1, [r3, #6]
    flappy_misko_text.fore_color = C_BLACK;
 8002e9e:	611a      	str	r2, [r3, #16]
}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	20000580 	.word	0x20000580
 8002ea8:	20000018 	.word	0x20000018
 8002eac:	080522c4 	.word	0x080522c4

08002eb0 <OBJ_init_loading_text>:

void OBJ_init_loading_text(int x_min, int y_min, const char* str)
{
 8002eb0:	b430      	push	{r4, r5}
    loading_text.text = str;
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <OBJ_init_loading_text+0x1c>)
=======
 80030fa:	4c08      	ldr	r4, [pc, #32]	@ (800311c <OBJ_init_flappy_misko_text+0x28>)
    flappy_misko_text.text = str;
 80030fc:	601a      	str	r2, [r3, #0]
    flappy_misko_text.fore_color = C_BLACK;
 80030fe:	2500      	movs	r5, #0
 8003100:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    flappy_misko_text.font = (UG_FONT*) &FONT_16X26;     
 8003104:	e9c3 4502 	strd	r4, r5, [r3, #8]
    flappy_misko_text.x_min = x_min;
 8003108:	8098      	strh	r0, [r3, #4]
}
 800310a:	bc30      	pop	{r4, r5}
    flappy_misko_text.y_min = y_min;
 800310c:	80d9      	strh	r1, [r3, #6]
    flappy_misko_text.fore_color = C_BLACK;
 800310e:	611a      	str	r2, [r3, #16]
}
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	20000590 	.word	0x20000590
 8003118:	20000014 	.word	0x20000014
 800311c:	0805cae4 	.word	0x0805cae4

08003120 <OBJ_init_loading_text>:

void OBJ_init_loading_text(int x_min, int y_min, const char* str)
{
 8003120:	b430      	push	{r4, r5}
    loading_text.text = str;
 8003122:	4b06      	ldr	r3, [pc, #24]	@ (800313c <OBJ_init_loading_text+0x1c>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    loading_text.y_min = y_min;

    loading_text.fore_color = C_BLACK;
    loading_text.back_color = C_YELLOW;

    loading_text.font = (UG_FONT*) &FONT_12X20;     
<<<<<<< HEAD
 8002eb4:	4c06      	ldr	r4, [pc, #24]	@ (8002ed0 <OBJ_init_loading_text+0x20>)
    loading_text.text = str;
 8002eb6:	601a      	str	r2, [r3, #0]
    loading_text.fore_color = C_BLACK;
 8002eb8:	2500      	movs	r5, #0
 8002eba:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    loading_text.font = (UG_FONT*) &FONT_12X20;     
 8002ebe:	e9c3 4502 	strd	r4, r5, [r3, #8]
    loading_text.x_min = x_min;
 8002ec2:	8098      	strh	r0, [r3, #4]
}
 8002ec4:	bc30      	pop	{r4, r5}
    loading_text.y_min = y_min;
 8002ec6:	80d9      	strh	r1, [r3, #6]
    loading_text.fore_color = C_BLACK;
 8002ec8:	611a      	str	r2, [r3, #16]
}
 8002eca:	4770      	bx	lr
 8002ecc:	20000568 	.word	0x20000568
 8002ed0:	080522e0 	.word	0x080522e0

08002ed4 <OBJ_init_text_small>:
=======
 8003124:	4c06      	ldr	r4, [pc, #24]	@ (8003140 <OBJ_init_loading_text+0x20>)
    loading_text.text = str;
 8003126:	601a      	str	r2, [r3, #0]
    loading_text.fore_color = C_BLACK;
 8003128:	2500      	movs	r5, #0
 800312a:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    loading_text.font = (UG_FONT*) &FONT_12X20;     
 800312e:	e9c3 4502 	strd	r4, r5, [r3, #8]
    loading_text.x_min = x_min;
 8003132:	8098      	strh	r0, [r3, #4]
}
 8003134:	bc30      	pop	{r4, r5}
    loading_text.y_min = y_min;
 8003136:	80d9      	strh	r1, [r3, #6]
    loading_text.fore_color = C_BLACK;
 8003138:	611a      	str	r2, [r3, #16]
}
 800313a:	4770      	bx	lr
 800313c:	20000578 	.word	0x20000578
 8003140:	0805cb00 	.word	0x0805cb00

08003144 <OBJ_init_text_small>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc


void OBJ_init_text_small(int x_min, int y_min, const char* input_str, text_object_t *txt_object)
{
<<<<<<< HEAD
 8002ed4:	b430      	push	{r4, r5}
=======
 8003144:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    txt_object->y_min = y_min;

    txt_object->fore_color = C_BLACK;
    txt_object->back_color = C_YELLOW;

    txt_object->font = (UG_FONT*) &FONT_12X16;     
<<<<<<< HEAD
 8002ed6:	4c06      	ldr	r4, [pc, #24]	@ (8002ef0 <OBJ_init_text_small+0x1c>)
    txt_object->text = input_str;
 8002ed8:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 8002eda:	2500      	movs	r5, #0
 8002edc:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_12X16;     
 8002ee0:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8002ee4:	8098      	strh	r0, [r3, #4]
}
 8002ee6:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8002ee8:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 8002eea:	611a      	str	r2, [r3, #16]
}
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	080522fc 	.word	0x080522fc

08002ef4 <OBJ_init_text_big>:

void OBJ_init_text_big(int x_min, int y_min, const char* input_str, text_object_t *txt_object)
{
 8002ef4:	b430      	push	{r4, r5}
=======
 8003146:	4c06      	ldr	r4, [pc, #24]	@ (8003160 <OBJ_init_text_small+0x1c>)
    txt_object->text = input_str;
 8003148:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 800314a:	2500      	movs	r5, #0
 800314c:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_12X16;     
 8003150:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8003154:	8098      	strh	r0, [r3, #4]
}
 8003156:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8003158:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 800315a:	611a      	str	r2, [r3, #16]
}
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	0805cb1c 	.word	0x0805cb1c

08003164 <OBJ_init_text_big>:

void OBJ_init_text_big(int x_min, int y_min, const char* input_str, text_object_t *txt_object)
{
 8003164:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    txt_object->y_min = y_min;

    txt_object->fore_color = C_BLACK;
    txt_object->back_color = C_YELLOW;

    txt_object->font = (UG_FONT*) &FONT_16X26;     
<<<<<<< HEAD
 8002ef6:	4c06      	ldr	r4, [pc, #24]	@ (8002f10 <OBJ_init_text_big+0x1c>)
    txt_object->text = input_str;
 8002ef8:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 8002efa:	2500      	movs	r5, #0
 8002efc:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_16X26;     
 8002f00:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8002f04:	8098      	strh	r0, [r3, #4]
}
 8002f06:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8002f08:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 8002f0a:	611a      	str	r2, [r3, #16]
}
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	080522c4 	.word	0x080522c4

08002f14 <OBJ_init_text_tiny>:

void OBJ_init_text_tiny(int x_min, int y_min, const char* input_str, text_object_t *txt_object)
{
 8002f14:	b430      	push	{r4, r5}
=======
 8003166:	4c06      	ldr	r4, [pc, #24]	@ (8003180 <OBJ_init_text_big+0x1c>)
    txt_object->text = input_str;
 8003168:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 800316a:	2500      	movs	r5, #0
 800316c:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_16X26;     
 8003170:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8003174:	8098      	strh	r0, [r3, #4]
}
 8003176:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8003178:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 800317a:	611a      	str	r2, [r3, #16]
}
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	0805cae4 	.word	0x0805cae4

08003184 <OBJ_init_text_tiny>:

void OBJ_init_text_tiny(int x_min, int y_min, const char* input_str, text_object_t *txt_object)
{
 8003184:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    txt_object->y_min = y_min;

    txt_object->fore_color = C_BLACK;
    txt_object->back_color = C_YELLOW;

    txt_object->font = (UG_FONT*) &FONT_8X12;     
<<<<<<< HEAD
 8002f16:	4c06      	ldr	r4, [pc, #24]	@ (8002f30 <OBJ_init_text_tiny+0x1c>)
    txt_object->text = input_str;
 8002f18:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 8002f1a:	2500      	movs	r5, #0
 8002f1c:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_8X12;     
 8002f20:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8002f24:	8098      	strh	r0, [r3, #4]
}
 8002f26:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8002f28:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 8002f2a:	611a      	str	r2, [r3, #16]
}
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	08052318 	.word	0x08052318

08002f34 <SystemClock_Config>:
=======
 8003186:	4c06      	ldr	r4, [pc, #24]	@ (80031a0 <OBJ_init_text_tiny+0x1c>)
    txt_object->text = input_str;
 8003188:	601a      	str	r2, [r3, #0]
    txt_object->fore_color = C_BLACK;
 800318a:	2500      	movs	r5, #0
 800318c:	f64e 62a2 	movw	r2, #61090	@ 0xeea2
    txt_object->font = (UG_FONT*) &FONT_8X12;     
 8003190:	e9c3 4502 	strd	r4, r5, [r3, #8]
    txt_object->x_min = x_min;
 8003194:	8098      	strh	r0, [r3, #4]
}
 8003196:	bc30      	pop	{r4, r5}
    txt_object->y_min = y_min;
 8003198:	80d9      	strh	r1, [r3, #6]
    txt_object->fore_color = C_BLACK;
 800319a:	611a      	str	r2, [r3, #16]
}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	0805cb38 	.word	0x0805cb38

080031a4 <SystemClock_Config>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 8002f34:	b510      	push	{r4, lr}
 8002f36:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f38:	2238      	movs	r2, #56	@ 0x38
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	a806      	add	r0, sp, #24
 8002f3e:	f005 fcb3 	bl	80088a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f42:	2000      	movs	r0, #0
 8002f44:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8002f48:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8002f4c:	9005      	str	r0, [sp, #20]
=======
 80031a4:	b510      	push	{r4, lr}
 80031a6:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031a8:	2238      	movs	r2, #56	@ 0x38
 80031aa:	2100      	movs	r1, #0
 80031ac:	a806      	add	r0, sp, #24
 80031ae:	f005 fcb3 	bl	8008b18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031b2:	2000      	movs	r0, #0
 80031b4:	e9cd 0001 	strd	r0, r0, [sp, #4]
 80031b8:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80031bc:	9005      	str	r0, [sp, #20]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
<<<<<<< HEAD
 8002f4e:	f002 f817 	bl	8004f80 <HAL_PWREx_ControlVoltageScaling>
=======
 80031be:	f002 f817 	bl	80051f0 <HAL_PWREx_ControlVoltageScaling>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
<<<<<<< HEAD
 8002f52:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f54:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002f56:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f58:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
 8002f5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002f60:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f64:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f66:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f68:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f6a:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f6e:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f72:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f74:	f002 f87e 	bl	8005074 <HAL_RCC_OscConfig>
 8002f78:	b108      	cbz	r0, 8002f7e <SystemClock_Config+0x4a>
=======
 80031c2:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031c4:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 80031c6:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031c8:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
 80031cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 80031d0:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031d4:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031d6:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031d8:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031da:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031de:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80031e2:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031e4:	f002 f87e 	bl	80052e4 <HAL_RCC_OscConfig>
 80031e8:	b108      	cbz	r0, 80031ee <SystemClock_Config+0x4a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 8002f7a:	b672      	cpsid	i
=======
 80031ea:	b672      	cpsid	i
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< HEAD
 8002f7c:	e7fe      	b.n	8002f7c <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f7e:	2104      	movs	r1, #4
 8002f80:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f82:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f84:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f88:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f8c:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f90:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002f92:	f002 faed 	bl	8005570 <HAL_RCC_ClockConfig>
 8002f96:	b108      	cbz	r0, 8002f9c <SystemClock_Config+0x68>
 8002f98:	b672      	cpsid	i
  while (1)
 8002f9a:	e7fe      	b.n	8002f9a <SystemClock_Config+0x66>
}
 8002f9c:	b014      	add	sp, #80	@ 0x50
 8002f9e:	bd10      	pop	{r4, pc}

08002fa0 <main>:
{
 8002fa0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	2400      	movs	r4, #0
{
 8002fa6:	b0b1      	sub	sp, #196	@ 0xc4
  HAL_Init();
 8002fa8:	f000 fd8e 	bl	8003ac8 <HAL_Init>
  SystemClock_Config();
 8002fac:	f7ff ffc2 	bl	8002f34 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb0:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 8002fb4:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
=======
 80031ec:	e7fe      	b.n	80031ec <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031ee:	2104      	movs	r1, #4
 80031f0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031f2:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031f4:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031f8:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031fc:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003200:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003202:	f002 faed 	bl	80057e0 <HAL_RCC_ClockConfig>
 8003206:	b108      	cbz	r0, 800320c <SystemClock_Config+0x68>
 8003208:	b672      	cpsid	i
  while (1)
 800320a:	e7fe      	b.n	800320a <SystemClock_Config+0x66>
}
 800320c:	b014      	add	sp, #80	@ 0x50
 800320e:	bd10      	pop	{r4, pc}

08003210 <main>:
{
 8003210:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003214:	2400      	movs	r4, #0
{
 8003216:	b0b1      	sub	sp, #196	@ 0xc4
  HAL_Init();
 8003218:	f000 fd8e 	bl	8003d38 <HAL_Init>
  SystemClock_Config();
 800321c:	f7ff ffc2 	bl	80031a4 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003220:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 8003224:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
<<<<<<< HEAD
 8002fb8:	4da5      	ldr	r5, [pc, #660]	@ (8003250 <main+0x2b0>)
 8002fba:	9420      	str	r4, [sp, #128]	@ 0x80
 8002fbc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
=======
 8003228:	4da5      	ldr	r5, [pc, #660]	@ (80034c0 <main+0x2b0>)
 800322a:	9420      	str	r4, [sp, #128]	@ 0x80
 800322c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
<<<<<<< HEAD
 8002fbe:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 800326c <main+0x2cc>
 8002fc2:	4fa4      	ldr	r7, [pc, #656]	@ (8003254 <main+0x2b4>)
 8002fc4:	f043 0304 	orr.w	r3, r3, #4
 8002fc8:	64eb      	str	r3, [r5, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002fca:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
 8002fd2:	9b07      	ldr	r3, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002fd4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002fd6:	f043 0320 	orr.w	r3, r3, #32
 8002fda:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002fdc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002fde:	f003 0320 	and.w	r3, r3, #32
 8002fe2:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 8002fe4:	9b08      	ldr	r3, [sp, #32]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002fe6:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002fe8:	f043 0310 	orr.w	r3, r3, #16
 8002fec:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002fee:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002ff0:	f003 0310 	and.w	r3, r3, #16
 8002ff4:	9309      	str	r3, [sp, #36]	@ 0x24
  (void)tmpreg;
 8002ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002ff8:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8002ffa:	f043 0302 	orr.w	r3, r3, #2
 8002ffe:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003000:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	930a      	str	r3, [sp, #40]	@ 0x28
  (void)tmpreg;
 8003008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  SET_BIT(RCC->AHB2ENR, Periphs);
 800300a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800300c:	f043 0308 	orr.w	r3, r3, #8
 8003010:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003012:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 800301a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  SET_BIT(RCC->AHB2ENR, Periphs);
 800301c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800301e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003022:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003024:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800302a:	930c      	str	r3, [sp, #48]	@ 0x30
 800302c:	f04f 0908 	mov.w	r9, #8
 8003030:	2210      	movs	r2, #16
  (void)tmpreg;
 8003032:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003034:	f8c8 9028 	str.w	r9, [r8, #40]	@ 0x28
 8003038:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 800303c:	2220      	movs	r2, #32
 800303e:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 8003042:	4b85      	ldr	r3, [pc, #532]	@ (8003258 <main+0x2b8>)
 8003044:	4a85      	ldr	r2, [pc, #532]	@ (800325c <main+0x2bc>)
 8003046:	2601      	movs	r6, #1
 8003048:	f04f 0b04 	mov.w	fp, #4
 800304c:	f04f 0a02 	mov.w	sl, #2
 8003050:	2140      	movs	r1, #64	@ 0x40
 8003052:	62be      	str	r6, [r7, #40]	@ 0x28
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003054:	4638      	mov	r0, r7
 8003056:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
 800305a:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
 800305e:	f8c7 9028 	str.w	r9, [r7, #40]	@ 0x28
 8003062:	f8c8 b028 	str.w	fp, [r8, #40]	@ 0x28
 8003066:	f8c2 9028 	str.w	r9, [r2, #40]	@ 0x28
 800306a:	6291      	str	r1, [r2, #40]	@ 0x28
 800306c:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
 8003070:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8003072:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003076:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8003078:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800307a:	f003 fc4f 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 800307e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003082:	a91b      	add	r1, sp, #108	@ 0x6c
 8003084:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003086:	931b      	str	r3, [sp, #108]	@ 0x6c
=======
 800322e:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 80034dc <main+0x2cc>
 8003232:	4fa4      	ldr	r7, [pc, #656]	@ (80034c4 <main+0x2b4>)
 8003234:	f043 0304 	orr.w	r3, r3, #4
 8003238:	64eb      	str	r3, [r5, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800323a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
 8003242:	9b07      	ldr	r3, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003244:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003246:	f043 0320 	orr.w	r3, r3, #32
 800324a:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800324c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800324e:	f003 0320 	and.w	r3, r3, #32
 8003252:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 8003254:	9b08      	ldr	r3, [sp, #32]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003256:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003258:	f043 0310 	orr.w	r3, r3, #16
 800325c:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800325e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	9309      	str	r3, [sp, #36]	@ 0x24
  (void)tmpreg;
 8003266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003268:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800326a:	f043 0302 	orr.w	r3, r3, #2
 800326e:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003270:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	930a      	str	r3, [sp, #40]	@ 0x28
  (void)tmpreg;
 8003278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  SET_BIT(RCC->AHB2ENR, Periphs);
 800327a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800327c:	f043 0308 	orr.w	r3, r3, #8
 8003280:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003282:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 800328a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  SET_BIT(RCC->AHB2ENR, Periphs);
 800328c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800328e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003292:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003294:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800329a:	930c      	str	r3, [sp, #48]	@ 0x30
 800329c:	f04f 0908 	mov.w	r9, #8
 80032a0:	2210      	movs	r2, #16
  (void)tmpreg;
 80032a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80032a4:	f8c8 9028 	str.w	r9, [r8, #40]	@ 0x28
 80032a8:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 80032ac:	2220      	movs	r2, #32
 80032ae:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 80032b2:	4b85      	ldr	r3, [pc, #532]	@ (80034c8 <main+0x2b8>)
 80032b4:	4a85      	ldr	r2, [pc, #532]	@ (80034cc <main+0x2bc>)
 80032b6:	2601      	movs	r6, #1
 80032b8:	f04f 0b04 	mov.w	fp, #4
 80032bc:	f04f 0a02 	mov.w	sl, #2
 80032c0:	2140      	movs	r1, #64	@ 0x40
 80032c2:	62be      	str	r6, [r7, #40]	@ 0x28
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032c4:	4638      	mov	r0, r7
 80032c6:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
 80032ca:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
 80032ce:	f8c7 9028 	str.w	r9, [r7, #40]	@ 0x28
 80032d2:	f8c8 b028 	str.w	fp, [r8, #40]	@ 0x28
 80032d6:	f8c2 9028 	str.w	r9, [r2, #40]	@ 0x28
 80032da:	6291      	str	r1, [r2, #40]	@ 0x28
 80032dc:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
 80032e0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80032e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80032e6:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80032e8:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032ea:	f003 fc4f 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80032ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032f2:	a91b      	add	r1, sp, #108	@ 0x6c
 80032f4:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 80032f6:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80032f8:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80032fa:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032fc:	f003 fc46 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003300:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003304:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003306:	901b      	str	r0, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003308:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800330a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800330c:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800330e:	f003 fc3d 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003312:	a91b      	add	r1, sp, #108	@ 0x6c
 8003314:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003316:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800331a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800331e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003320:	f003 fc34 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8003324:	2210      	movs	r2, #16
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003326:	a91b      	add	r1, sp, #108	@ 0x6c
 8003328:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800332a:	e9cd 261b 	strd	r2, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800332e:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003332:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003334:	f003 fc2a 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8003338:	2320      	movs	r3, #32
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800333a:	a91b      	add	r1, sp, #108	@ 0x6c
 800333c:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800333e:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003342:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003346:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003348:	f003 fc20 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800334c:	a91b      	add	r1, sp, #108	@ 0x6c
 800334e:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003350:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003354:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003358:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800335a:	f003 fc17 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800335e:	a91b      	add	r1, sp, #108	@ 0x6c
 8003360:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003362:	e9cd a61b 	strd	sl, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003366:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800336a:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800336c:	f003 fc0e 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003370:	a91b      	add	r1, sp, #108	@ 0x6c
 8003372:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003374:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003378:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800337c:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800337e:	f003 fc05 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003382:	4638      	mov	r0, r7
 8003384:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003386:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800338a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800338e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003390:	f003 fbfc 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003394:	a91b      	add	r1, sp, #108	@ 0x6c
 8003396:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003398:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800339c:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033a0:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80033a2:	f003 fbf3 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033a6:	a91b      	add	r1, sp, #108	@ 0x6c
 80033a8:	4849      	ldr	r0, [pc, #292]	@ (80034d0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80033aa:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80033ac:	e9cd 641b 	strd	r6, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033b0:	f003 fbec 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033b4:	a91b      	add	r1, sp, #108	@ 0x6c
 80033b6:	4846      	ldr	r0, [pc, #280]	@ (80034d0 <main+0x2c0>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80033b8:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
<<<<<<< HEAD
 800308a:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800308c:	f003 fc46 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003090:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003094:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003096:	901b      	str	r0, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003098:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800309a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800309c:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800309e:	f003 fc3d 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030a2:	a91b      	add	r1, sp, #108	@ 0x6c
 80030a4:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030a6:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030aa:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030ae:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030b0:	f003 fc34 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80030b4:	2210      	movs	r2, #16
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030b6:	a91b      	add	r1, sp, #108	@ 0x6c
 80030b8:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030ba:	e9cd 261b 	strd	r2, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030be:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030c2:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030c4:	f003 fc2a 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80030c8:	2320      	movs	r3, #32
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030ca:	a91b      	add	r1, sp, #108	@ 0x6c
 80030cc:	4640      	mov	r0, r8
=======
 80033ba:	e9cd a41b 	strd	sl, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033be:	f003 fbe5 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80033c2:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033c4:	a91b      	add	r1, sp, #108	@ 0x6c
 80033c6:	4842      	ldr	r0, [pc, #264]	@ (80034d0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80033c8:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80033ca:	e9cd 341b 	strd	r3, r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80033ce:	f44f 7780 	mov.w	r7, #256	@ 0x100
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033d2:	f003 fbdb 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033d6:	a91b      	add	r1, sp, #108	@ 0x6c
 80033d8:	483d      	ldr	r0, [pc, #244]	@ (80034d0 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80033da:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80033dc:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80033de:	971b      	str	r7, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033e0:	f003 fbd4 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033e4:	a91b      	add	r1, sp, #108	@ 0x6c
 80033e6:	4839      	ldr	r0, [pc, #228]	@ (80034cc <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033e8:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80033ea:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80033ee:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033f2:	f003 fbcb 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80033f6:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033f8:	a91b      	add	r1, sp, #108	@ 0x6c
 80033fa:	4834      	ldr	r0, [pc, #208]	@ (80034cc <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80033fc:	941f      	str	r4, [sp, #124]	@ 0x7c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80033fe:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
<<<<<<< HEAD
 80030d2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030d6:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030d8:	f003 fc20 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030dc:	a91b      	add	r1, sp, #108	@ 0x6c
 80030de:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030e0:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030e4:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030e8:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ea:	f003 fc17 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ee:	a91b      	add	r1, sp, #108	@ 0x6c
 80030f0:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80030f2:	e9cd a61b 	strd	sl, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80030f6:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80030fa:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030fc:	f003 fc0e 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003100:	a91b      	add	r1, sp, #108	@ 0x6c
 8003102:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003104:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003108:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800310c:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800310e:	f003 fc05 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003112:	4638      	mov	r0, r7
 8003114:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003116:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800311a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800311e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003120:	f003 fbfc 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003124:	a91b      	add	r1, sp, #108	@ 0x6c
 8003126:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003128:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800312c:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003130:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003132:	f003 fbf3 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003136:	a91b      	add	r1, sp, #108	@ 0x6c
 8003138:	4849      	ldr	r0, [pc, #292]	@ (8003260 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800313a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800313c:	e9cd 641b 	strd	r6, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003140:	f003 fbec 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003144:	a91b      	add	r1, sp, #108	@ 0x6c
 8003146:	4846      	ldr	r0, [pc, #280]	@ (8003260 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003148:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800314a:	e9cd a41b 	strd	sl, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800314e:	f003 fbe5 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8003152:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003154:	a91b      	add	r1, sp, #108	@ 0x6c
 8003156:	4842      	ldr	r0, [pc, #264]	@ (8003260 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8003158:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800315a:	e9cd 341b 	strd	r3, r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800315e:	f44f 7780 	mov.w	r7, #256	@ 0x100
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003162:	f003 fbdb 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003166:	a91b      	add	r1, sp, #108	@ 0x6c
 8003168:	483d      	ldr	r0, [pc, #244]	@ (8003260 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800316a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800316c:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800316e:	971b      	str	r7, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003170:	f003 fbd4 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003174:	a91b      	add	r1, sp, #108	@ 0x6c
 8003176:	4839      	ldr	r0, [pc, #228]	@ (800325c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003178:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800317a:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800317e:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003182:	f003 fbcb 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8003186:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003188:	a91b      	add	r1, sp, #108	@ 0x6c
 800318a:	4834      	ldr	r0, [pc, #208]	@ (800325c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800318c:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800318e:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003192:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003196:	f003 fbc1 	bl	800691c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800319a:	4b2f      	ldr	r3, [pc, #188]	@ (8003258 <main+0x2b8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800319c:	961c      	str	r6, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800319e:	4618      	mov	r0, r3
 80031a0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031a2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80031a6:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031aa:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031ac:	f003 fbb6 	bl	800691c <LL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80031b0:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80031b2:	482c      	ldr	r0, [pc, #176]	@ (8003264 <main+0x2c4>)
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80031b4:	ea43 030b 	orr.w	r3, r3, fp
 80031b8:	64ab      	str	r3, [r5, #72]	@ 0x48
 80031ba:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80031bc:	ea03 030b 	and.w	r3, r3, fp
 80031c0:	9305      	str	r3, [sp, #20]
 80031c2:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031c4:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80031c6:	4333      	orrs	r3, r6
 80031c8:	64ab      	str	r3, [r5, #72]	@ 0x48
 80031ca:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 80031cc:	6044      	str	r4, [r0, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031ce:	4033      	ands	r3, r6
 80031d0:	9306      	str	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80031d2:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031d6:	9b06      	ldr	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 80031d8:	61c4      	str	r4, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80031da:	2340      	movs	r3, #64	@ 0x40
 80031dc:	e9c0 6302 	strd	r6, r3, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 80031e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031e4:	6203      	str	r3, [r0, #32]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80031e6:	2680      	movs	r6, #128	@ 0x80
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80031e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003268 <main+0x2c8>)
 80031ea:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031ec:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80031f0:	6106      	str	r6, [r0, #16]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 80031f2:	f001 fa81 	bl	80046f8 <HAL_DMA_Init>
 80031f6:	b108      	cbz	r0, 80031fc <main+0x25c>
 80031f8:	b672      	cpsid	i
  while (1)
 80031fa:	e7fe      	b.n	80031fa <main+0x25a>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031fc:	4604      	mov	r4, r0
 80031fe:	4602      	mov	r2, r0
 8003200:	4601      	mov	r1, r0
 8003202:	200b      	movs	r0, #11
 8003204:	f001 fa14 	bl	8004630 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003208:	200b      	movs	r0, #11
 800320a:	f001 fa4d 	bl	80046a8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800320e:	4622      	mov	r2, r4
 8003210:	4621      	mov	r1, r4
 8003212:	200c      	movs	r0, #12
 8003214:	f001 fa0c 	bl	8004630 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003218:	200c      	movs	r0, #12
 800321a:	f001 fa45 	bl	80046a8 <HAL_NVIC_EnableIRQ>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800321e:	4621      	mov	r1, r4
 8003220:	2220      	movs	r2, #32
 8003222:	a813      	add	r0, sp, #76	@ 0x4c
 8003224:	f005 fb40 	bl	80088a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003228:	4621      	mov	r1, r4
 800322a:	2250      	movs	r2, #80	@ 0x50
 800322c:	a81c      	add	r0, sp, #112	@ 0x70
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800322e:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 8003232:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 8003236:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800323a:	f005 fb35 	bl	80088a8 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800323e:	a81b      	add	r0, sp, #108	@ 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003240:	f8cd b06c 	str.w	fp, [sp, #108]	@ 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003244:	f002 fa98 	bl	8005778 <HAL_RCCEx_PeriphCLKConfig>
 8003248:	4604      	mov	r4, r0
 800324a:	b188      	cbz	r0, 8003270 <main+0x2d0>
 800324c:	b672      	cpsid	i
  while (1)
 800324e:	e7fe      	b.n	800324e <main+0x2ae>
 8003250:	40021000 	.word	0x40021000
 8003254:	48000800 	.word	0x48000800
 8003258:	48001000 	.word	0x48001000
 800325c:	48000c00 	.word	0x48000c00
 8003260:	48001800 	.word	0x48001800
 8003264:	20000b9c 	.word	0x20000b9c
 8003268:	40020008 	.word	0x40020008
 800326c:	48001400 	.word	0x48001400
=======
 8003402:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003406:	f003 fbc1 	bl	8006b8c <LL_GPIO_Init>
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800340a:	4b2f      	ldr	r3, [pc, #188]	@ (80034c8 <main+0x2b8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800340c:	961c      	str	r6, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800340e:	4618      	mov	r0, r3
 8003410:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003412:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8003416:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800341a:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800341c:	f003 fbb6 	bl	8006b8c <LL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003420:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8003422:	482c      	ldr	r0, [pc, #176]	@ (80034d4 <main+0x2c4>)
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003424:	ea43 030b 	orr.w	r3, r3, fp
 8003428:	64ab      	str	r3, [r5, #72]	@ 0x48
 800342a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800342c:	ea03 030b 	and.w	r3, r3, fp
 8003430:	9305      	str	r3, [sp, #20]
 8003432:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003434:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8003436:	4333      	orrs	r3, r6
 8003438:	64ab      	str	r3, [r5, #72]	@ 0x48
 800343a:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 800343c:	6044      	str	r4, [r0, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800343e:	4033      	ands	r3, r6
 8003440:	9306      	str	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8003442:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003446:	9b06      	ldr	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8003448:	61c4      	str	r4, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800344a:	2340      	movs	r3, #64	@ 0x40
 800344c:	e9c0 6302 	strd	r6, r3, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8003450:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003454:	6203      	str	r3, [r0, #32]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8003456:	2680      	movs	r6, #128	@ 0x80
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8003458:	4b1f      	ldr	r3, [pc, #124]	@ (80034d8 <main+0x2c8>)
 800345a:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800345c:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8003460:	6106      	str	r6, [r0, #16]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8003462:	f001 fa81 	bl	8004968 <HAL_DMA_Init>
 8003466:	b108      	cbz	r0, 800346c <main+0x25c>
 8003468:	b672      	cpsid	i
  while (1)
 800346a:	e7fe      	b.n	800346a <main+0x25a>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800346c:	4604      	mov	r4, r0
 800346e:	4602      	mov	r2, r0
 8003470:	4601      	mov	r1, r0
 8003472:	200b      	movs	r0, #11
 8003474:	f001 fa14 	bl	80048a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003478:	200b      	movs	r0, #11
 800347a:	f001 fa4d 	bl	8004918 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800347e:	4622      	mov	r2, r4
 8003480:	4621      	mov	r1, r4
 8003482:	200c      	movs	r0, #12
 8003484:	f001 fa0c 	bl	80048a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003488:	200c      	movs	r0, #12
 800348a:	f001 fa45 	bl	8004918 <HAL_NVIC_EnableIRQ>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800348e:	4621      	mov	r1, r4
 8003490:	2220      	movs	r2, #32
 8003492:	a813      	add	r0, sp, #76	@ 0x4c
 8003494:	f005 fb40 	bl	8008b18 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003498:	4621      	mov	r1, r4
 800349a:	2250      	movs	r2, #80	@ 0x50
 800349c:	a81c      	add	r0, sp, #112	@ 0x70
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349e:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 80034a2:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 80034a6:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034aa:	f005 fb35 	bl	8008b18 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034ae:	a81b      	add	r0, sp, #108	@ 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80034b0:	f8cd b06c 	str.w	fp, [sp, #108]	@ 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034b4:	f002 fa98 	bl	80059e8 <HAL_RCCEx_PeriphCLKConfig>
 80034b8:	4604      	mov	r4, r0
 80034ba:	b188      	cbz	r0, 80034e0 <main+0x2d0>
 80034bc:	b672      	cpsid	i
  while (1)
 80034be:	e7fe      	b.n	80034be <main+0x2ae>
 80034c0:	40021000 	.word	0x40021000
 80034c4:	48000800 	.word	0x48000800
 80034c8:	48001000 	.word	0x48001000
 80034cc:	48000c00 	.word	0x48000c00
 80034d0:	48001800 	.word	0x48001800
 80034d4:	20000b60 	.word	0x20000b60
 80034d8:	40020008 	.word	0x40020008
 80034dc:	48001400 	.word	0x48001400
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
<<<<<<< HEAD
 8003270:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8003272:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003276:	65ab      	str	r3, [r5, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003278:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800327a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800327e:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8003280:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003282:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8003284:	f043 0302 	orr.w	r3, r3, #2
 8003288:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800328a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800328c:	970d      	str	r7, [sp, #52]	@ 0x34
 800328e:	f003 0302 	and.w	r3, r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003292:	e9cd a00e 	strd	sl, r0, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003296:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 800329a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800329c:	2507      	movs	r5, #7
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800329e:	a90d      	add	r1, sp, #52	@ 0x34
 80032a0:	48bf      	ldr	r0, [pc, #764]	@ (80035a0 <main+0x600>)
  (void)tmpreg;
 80032a2:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80032a4:	9512      	str	r5, [sp, #72]	@ 0x48
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032a6:	f003 fb39 	bl	800691c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80032aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ae:	a90d      	add	r1, sp, #52	@ 0x34
 80032b0:	48bb      	ldr	r0, [pc, #748]	@ (80035a0 <main+0x600>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80032b2:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80032b4:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80032b8:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80032bc:	9512      	str	r5, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80032be:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c0:	f003 fb2c 	bl	800691c <LL_GPIO_Init>
=======
 80034e0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80034e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e6:	65ab      	str	r3, [r5, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80034e8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80034ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034ee:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 80034f0:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034f2:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80034f4:	f043 0302 	orr.w	r3, r3, #2
 80034f8:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034fa:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 80034fc:	970d      	str	r7, [sp, #52]	@ 0x34
 80034fe:	f003 0302 	and.w	r3, r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003502:	e9cd a00e 	strd	sl, r0, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003506:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 800350a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800350c:	2507      	movs	r5, #7
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800350e:	a90d      	add	r1, sp, #52	@ 0x34
 8003510:	48bf      	ldr	r0, [pc, #764]	@ (8003810 <main+0x600>)
  (void)tmpreg;
 8003512:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8003514:	9512      	str	r5, [sp, #72]	@ 0x48
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003516:	f003 fb39 	bl	8006b8c <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 800351a:	f44f 7300 	mov.w	r3, #512	@ 0x200
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800351e:	a90d      	add	r1, sp, #52	@ 0x34
 8003520:	48bb      	ldr	r0, [pc, #748]	@ (8003810 <main+0x600>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8003522:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003524:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003528:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800352c:	9512      	str	r5, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800352e:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003530:	f003 fb2c 	bl	8006b8c <LL_GPIO_Init>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
<<<<<<< HEAD
 80032c4:	4bb7      	ldr	r3, [pc, #732]	@ (80035a4 <main+0x604>)
 80032c6:	68db      	ldr	r3, [r3, #12]
=======
 8003534:	4bb7      	ldr	r3, [pc, #732]	@ (8003814 <main+0x604>)
 8003536:	68db      	ldr	r3, [r3, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
<<<<<<< HEAD
 80032c8:	4bb7      	ldr	r3, [pc, #732]	@ (80035a8 <main+0x608>)
 80032ca:	f883 4327 	strb.w	r4, [r3, #807]	@ 0x327
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ce:	605e      	str	r6, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 80032d0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80032d4:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  LL_USART_Init(USART3, &USART_InitStruct);
 80032d8:	48b4      	ldr	r0, [pc, #720]	@ (80035ac <main+0x60c>)
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80032da:	230c      	movs	r3, #12
  LL_USART_Init(USART3, &USART_InitStruct);
 80032dc:	a913      	add	r1, sp, #76	@ 0x4c
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80032de:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80032e2:	e9cd 4317 	strd	r4, r3, [sp, #92]	@ 0x5c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80032e6:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART3, &USART_InitStruct);
 80032ea:	f003 ffa9 	bl	8007240 <LL_USART_Init>
=======
 8003538:	4bb7      	ldr	r3, [pc, #732]	@ (8003818 <main+0x608>)
 800353a:	f883 4327 	strb.w	r4, [r3, #807]	@ 0x327
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800353e:	605e      	str	r6, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 8003540:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003544:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  LL_USART_Init(USART3, &USART_InitStruct);
 8003548:	48b4      	ldr	r0, [pc, #720]	@ (800381c <main+0x60c>)
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800354a:	230c      	movs	r3, #12
  LL_USART_Init(USART3, &USART_InitStruct);
 800354c:	a913      	add	r1, sp, #76	@ 0x4c
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800354e:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003552:	e9cd 4317 	strd	r4, r3, [sp, #92]	@ 0x5c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8003556:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART3, &USART_InitStruct);
 800355a:	f003 ffa9 	bl	80074b0 <LL_USART_Init>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
<<<<<<< HEAD
 80032ee:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80032f2:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 80032f6:	e853 3f00 	ldrex	r3, [r3]
=======
 800355e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003562:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8003566:	e853 3f00 	ldrex	r3, [r3]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
<<<<<<< HEAD
 80032fa:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
=======
 800356a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
<<<<<<< HEAD
 80032fe:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8003302:	e840 3100 	strex	r1, r3, [r0]
 8003306:	2900      	cmp	r1, #0
 8003308:	d1f3      	bne.n	80032f2 <main+0x352>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800330e:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8003312:	e853 3f00 	ldrex	r3, [r3]
=======
 800356e:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8003572:	e840 3100 	strex	r1, r3, [r0]
 8003576:	2900      	cmp	r1, #0
 8003578:	d1f3      	bne.n	8003562 <main+0x352>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800357e:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8003582:	e853 3f00 	ldrex	r3, [r3]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
<<<<<<< HEAD
 8003316:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331a:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 800331e:	e840 3100 	strex	r1, r3, [r0]
 8003322:	460b      	mov	r3, r1
 8003324:	2900      	cmp	r1, #0
 8003326:	d1f2      	bne.n	800330e <main+0x36e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8003328:	4aa0      	ldr	r2, [pc, #640]	@ (80035ac <main+0x60c>)
 800332a:	6811      	ldr	r1, [r2, #0]
 800332c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
 8003330:	6011      	str	r1, [r2, #0]
=======
 8003586:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358a:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 800358e:	e840 3100 	strex	r1, r3, [r0]
 8003592:	460b      	mov	r3, r1
 8003594:	2900      	cmp	r1, #0
 8003596:	d1f2      	bne.n	800357e <main+0x36e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8003598:	4aa0      	ldr	r2, [pc, #640]	@ (800381c <main+0x60c>)
 800359a:	6811      	ldr	r1, [r2, #0]
 800359c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
 80035a0:	6011      	str	r1, [r2, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
<<<<<<< HEAD
 8003332:	6891      	ldr	r1, [r2, #8]
 8003334:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8003338:	6091      	str	r1, [r2, #8]
=======
 80035a2:	6891      	ldr	r1, [r2, #8]
 80035a4:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80035a8:	6091      	str	r1, [r2, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
<<<<<<< HEAD
 800333a:	6851      	ldr	r1, [r2, #4]
 800333c:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8003340:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8003342:	6891      	ldr	r1, [r2, #8]
 8003344:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 8003348:	6091      	str	r1, [r2, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800334a:	6811      	ldr	r1, [r2, #0]
 800334c:	f041 0101 	orr.w	r1, r1, #1
 8003350:	6011      	str	r1, [r2, #0]
=======
 80035aa:	6851      	ldr	r1, [r2, #4]
 80035ac:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 80035b0:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80035b2:	6891      	ldr	r1, [r2, #8]
 80035b4:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 80035b8:	6091      	str	r1, [r2, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80035ba:	6811      	ldr	r1, [r2, #0]
 80035bc:	f041 0101 	orr.w	r1, r1, #1
 80035c0:	6011      	str	r1, [r2, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003352:	69d1      	ldr	r1, [r2, #28]
 8003354:	0288      	lsls	r0, r1, #10
 8003356:	d5fc      	bpl.n	8003352 <main+0x3b2>
=======
 80035c2:	69d1      	ldr	r1, [r2, #28]
 80035c4:	0288      	lsls	r0, r1, #10
 80035c6:	d5fc      	bpl.n	80035c2 <main+0x3b2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003358:	69d1      	ldr	r1, [r2, #28]
 800335a:	0249      	lsls	r1, r1, #9
 800335c:	d5f9      	bpl.n	8003352 <main+0x3b2>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800335e:	2200      	movs	r2, #0
 8003360:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
 8003364:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
 8003368:	921f      	str	r2, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB1ENR1, Periphs);
 800336a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800336e:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003372:	488c      	ldr	r0, [pc, #560]	@ (80035a4 <main+0x604>)
 8003374:	6d91      	ldr	r1, [r2, #88]	@ 0x58
 8003376:	f041 0110 	orr.w	r1, r1, #16
 800337a:	6591      	str	r1, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800337c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800337e:	f002 0210 	and.w	r2, r2, #16
 8003382:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8003384:	9a02      	ldr	r2, [sp, #8]
 8003386:	68c2      	ldr	r2, [r0, #12]
 8003388:	f3c2 2202 	ubfx	r2, r2, #8, #3
=======
 80035c8:	69d1      	ldr	r1, [r2, #28]
 80035ca:	0249      	lsls	r1, r1, #9
 80035cc:	d5f9      	bpl.n	80035c2 <main+0x3b2>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80035ce:	2200      	movs	r2, #0
 80035d0:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
 80035d4:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
 80035d8:	921f      	str	r2, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB1ENR1, Periphs);
 80035da:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80035de:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035e2:	488c      	ldr	r0, [pc, #560]	@ (8003814 <main+0x604>)
 80035e4:	6d91      	ldr	r1, [r2, #88]	@ 0x58
 80035e6:	f041 0110 	orr.w	r1, r1, #16
 80035ea:	6591      	str	r1, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80035ec:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80035ee:	f002 0210 	and.w	r2, r2, #16
 80035f2:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80035f4:	9a02      	ldr	r2, [sp, #8]
 80035f6:	68c2      	ldr	r2, [r0, #12]
 80035f8:	f3c2 2202 	ubfx	r2, r2, #8, #3
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< HEAD
 800338c:	f1c2 0107 	rsb	r1, r2, #7
 8003390:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003392:	f102 0004 	add.w	r0, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003396:	bf28      	it	cs
 8003398:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339a:	2806      	cmp	r0, #6
 800339c:	bf88      	it	hi
 800339e:	1ed3      	subhi	r3, r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a0:	f04f 32ff 	mov.w	r2, #4294967295
 80033a4:	408a      	lsls	r2, r1
 80033a6:	43d2      	mvns	r2, r2
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ac:	011b      	lsls	r3, r3, #4
 80033ae:	4a7e      	ldr	r2, [pc, #504]	@ (80035a8 <main+0x608>)
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	f882 3336 	strb.w	r3, [r2, #822]	@ 0x336
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80033ba:	6053      	str	r3, [r2, #4]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80033bc:	4d7c      	ldr	r5, [pc, #496]	@ (80035b0 <main+0x610>)
=======
 80035fc:	f1c2 0107 	rsb	r1, r2, #7
 8003600:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003602:	f102 0004 	add.w	r0, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003606:	bf28      	it	cs
 8003608:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800360a:	2806      	cmp	r0, #6
 800360c:	bf88      	it	hi
 800360e:	1ed3      	subhi	r3, r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	408a      	lsls	r2, r1
 8003616:	43d2      	mvns	r2, r2
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	4a7e      	ldr	r2, [pc, #504]	@ (8003818 <main+0x608>)
 8003620:	b2db      	uxtb	r3, r3
 8003622:	f882 3336 	strb.w	r3, [r2, #822]	@ 0x336
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003626:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800362a:	6053      	str	r3, [r2, #4]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800362c:	4d7c      	ldr	r5, [pc, #496]	@ (8003820 <main+0x610>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
<<<<<<< HEAD
 80033be:	f8df 9204 	ldr.w	r9, [pc, #516]	@ 80035c4 <main+0x624>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80033c2:	4f7c      	ldr	r7, [pc, #496]	@ (80035b4 <main+0x614>)
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80033c4:	f8df a200 	ldr.w	sl, [pc, #512]	@ 80035c8 <main+0x628>
  TIM_InitStruct.Prescaler = 143;
 80033c8:	238f      	movs	r3, #143	@ 0x8f
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80033ca:	2400      	movs	r4, #0
  TIM_InitStruct.Prescaler = 143;
 80033cc:	f8ad 306c 	strh.w	r3, [sp, #108]	@ 0x6c
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80033d0:	a91b      	add	r1, sp, #108	@ 0x6c
  TIM_InitStruct.Autoreload = 49999;
 80033d2:	f24c 334f 	movw	r3, #49999	@ 0xc34f
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80033d6:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 49999;
 80033d8:	e9cd 431c 	strd	r4, r3, [sp, #112]	@ 0x70
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80033dc:	f003 fd10 	bl	8006e00 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80033e0:	682b      	ldr	r3, [r5, #0]
 80033e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033e6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80033e8:	686b      	ldr	r3, [r5, #4]
 80033ea:	ea03 0309 	and.w	r3, r3, r9
 80033ee:	606b      	str	r3, [r5, #4]
=======
 800362e:	f8df 9204 	ldr.w	r9, [pc, #516]	@ 8003834 <main+0x624>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003632:	4f7c      	ldr	r7, [pc, #496]	@ (8003824 <main+0x614>)
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8003634:	f8df a200 	ldr.w	sl, [pc, #512]	@ 8003838 <main+0x628>
  TIM_InitStruct.Prescaler = 143;
 8003638:	238f      	movs	r3, #143	@ 0x8f
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800363a:	2400      	movs	r4, #0
  TIM_InitStruct.Prescaler = 143;
 800363c:	f8ad 306c 	strh.w	r3, [sp, #108]	@ 0x6c
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003640:	a91b      	add	r1, sp, #108	@ 0x6c
  TIM_InitStruct.Autoreload = 49999;
 8003642:	f24c 334f 	movw	r3, #49999	@ 0xc34f
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003646:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 49999;
 8003648:	e9cd 431c 	strd	r4, r3, [sp, #112]	@ 0x70
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 800364c:	f003 fd10 	bl	8007070 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003650:	682b      	ldr	r3, [r5, #0]
 8003652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003656:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003658:	686b      	ldr	r3, [r5, #4]
 800365a:	ea03 0309 	and.w	r3, r3, r9
 800365e:	606b      	str	r3, [r5, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
<<<<<<< HEAD
 80033f0:	68ab      	ldr	r3, [r5, #8]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80033f2:	2620      	movs	r6, #32
 80033f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033f8:	60ab      	str	r3, [r5, #8]
 80033fa:	4632      	mov	r2, r6
 80033fc:	4621      	mov	r1, r4
 80033fe:	a81b      	add	r0, sp, #108	@ 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003400:	f8ad 4046 	strh.w	r4, [sp, #70]	@ 0x46
 8003404:	f8cd 4036 	str.w	r4, [sp, #54]	@ 0x36
 8003408:	f8cd 403a 	str.w	r4, [sp, #58]	@ 0x3a
 800340c:	f8cd 403e 	str.w	r4, [sp, #62]	@ 0x3e
 8003410:	f8cd 4042 	str.w	r4, [sp, #66]	@ 0x42
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003414:	f005 fa48 	bl	80088a8 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003418:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 800341c:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8003420:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8003424:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003426:	f043 0304 	orr.w	r3, r3, #4
 800342a:	65bb      	str	r3, [r7, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800342c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	9300      	str	r3, [sp, #0]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003434:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
  (void)tmpreg;
 8003438:	9b00      	ldr	r3, [sp, #0]
  TIM_InitStruct.Prescaler = 1439;
 800343a:	f240 539f 	movw	r3, #1439	@ 0x59f
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800343e:	a90d      	add	r1, sp, #52	@ 0x34
  TIM_InitStruct.Prescaler = 1439;
 8003440:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8003444:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 99;
 8003446:	2363      	movs	r3, #99	@ 0x63
 8003448:	930f      	str	r3, [sp, #60]	@ 0x3c
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800344a:	f003 fcd9 	bl	8006e00 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800344e:	682b      	ldr	r3, [r5, #0]
 8003450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003454:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003456:	68ab      	ldr	r3, [r5, #8]
 8003458:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800345c:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8003460:	f023 0307 	bic.w	r3, r3, #7
 8003464:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8003466:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
 800346a:	f043 0308 	orr.w	r3, r3, #8
 800346e:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003472:	aa1b      	add	r2, sp, #108	@ 0x6c
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003474:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003476:	2101      	movs	r1, #1
 8003478:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800347a:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800347e:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003482:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003484:	f003 fd28 	bl	8006ed8 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8003488:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800348c:	4844      	ldr	r0, [pc, #272]	@ (80035a0 <main+0x600>)
 800348e:	f023 0304 	bic.w	r3, r3, #4
 8003492:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003496:	686b      	ldr	r3, [r5, #4]
 8003498:	ea03 0309 	and.w	r3, r3, r9
 800349c:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800349e:	68ab      	ldr	r3, [r5, #8]
 80034a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034a4:	60ab      	str	r3, [r5, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034a8:	f043 0302 	orr.w	r3, r3, #2
 80034ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80034b0:	9415      	str	r4, [sp, #84]	@ 0x54
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034b8:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80034ba:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034bc:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80034be:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  (void)tmpreg;
 80034c2:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80034c4:	9313      	str	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80034c6:	9514      	str	r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80034c8:	9518      	str	r5, [sp, #96]	@ 0x60
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ca:	f003 fa27 	bl	800691c <LL_GPIO_Init>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80034ce:	483a      	ldr	r0, [pc, #232]	@ (80035b8 <main+0x618>)
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80034d0:	9422      	str	r4, [sp, #136]	@ 0x88
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80034d2:	2310      	movs	r3, #16
 80034d4:	6143      	str	r3, [r0, #20]
  Timing.CLKDivision = 16;
 80034d6:	9320      	str	r3, [sp, #128]	@ 0x80
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80034d8:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 80034dc:	e9c0 3a00 	strd	r3, sl, [r0]
  Timing.AddressHoldTime = 15;
 80034e0:	230f      	movs	r3, #15
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80034e2:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80034e6:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80034ea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80034ee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80034f2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80034f6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80034fa:	6104      	str	r4, [r0, #16]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80034fc:	6204      	str	r4, [r0, #32]
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 80034fe:	f880 4048 	strb.w	r4, [r0, #72]	@ 0x48
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003502:	4622      	mov	r2, r4
  Timing.AddressHoldTime = 15;
 8003504:	931c      	str	r3, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 1;
 8003506:	2401      	movs	r4, #1
  Timing.DataLatency = 17;
 8003508:	2311      	movs	r3, #17
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800350a:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800350e:	a91b      	add	r1, sp, #108	@ 0x6c
  Timing.DataLatency = 17;
 8003510:	9321      	str	r3, [sp, #132]	@ 0x84
  Timing.DataHoldTime = 1;
 8003512:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  Timing.AddressSetupTime = 1;
 8003516:	941b      	str	r4, [sp, #108]	@ 0x6c
  Timing.BusTurnAroundDuration = 1;
 8003518:	941f      	str	r4, [sp, #124]	@ 0x7c
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800351a:	6247      	str	r7, [r0, #36]	@ 0x24
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800351c:	f002 fefe 	bl	800631c <HAL_SRAM_Init>
 8003520:	4603      	mov	r3, r0
 8003522:	b108      	cbz	r0, 8003528 <main+0x588>
  __ASM volatile ("cpsid i" : : : "memory");
 8003524:	b672      	cpsid	i
  while (1)
 8003526:	e7fe      	b.n	8003526 <main+0x586>
  hspi1.Instance = SPI1;
 8003528:	4824      	ldr	r0, [pc, #144]	@ (80035bc <main+0x61c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800352a:	f8df e0a0 	ldr.w	lr, [pc, #160]	@ 80035cc <main+0x62c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800352e:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003530:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003534:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003538:	e9c0 330c 	strd	r3, r3, [r0, #48]	@ 0x30
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800353e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003542:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003546:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800354a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800354c:	f44f 7900 	mov.w	r9, #512	@ 0x200
 8003550:	2328      	movs	r3, #40	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003552:	f04f 0807 	mov.w	r8, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003556:	e9c0 9306 	strd	r9, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 800355a:	f8c0 802c 	str.w	r8, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800355e:	f002 fbaf 	bl	8005cc0 <HAL_SPI_Init>
 8003562:	b9d8      	cbnz	r0, 800359c <main+0x5fc>
  htim1.Instance = TIM1;
 8003564:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 80035d0 <main+0x630>
 8003568:	4b15      	ldr	r3, [pc, #84]	@ (80035c0 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800356a:	9015      	str	r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800356c:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
 8003570:	e9cd 001d 	strd	r0, r0, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003574:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003578:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 800357c:	e9c9 0004 	strd	r0, r0, [r9, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003580:	f8c9 0018 	str.w	r0, [r9, #24]
  htim1.Instance = TIM1;
 8003584:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003588:	4648      	mov	r0, r9
  htim1.Init.Period = 65535;
 800358a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800358e:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003592:	f002 fef1 	bl	8006378 <HAL_TIM_Base_Init>
 8003596:	b1e8      	cbz	r0, 80035d4 <main+0x634>
 8003598:	b672      	cpsid	i
  while (1)
 800359a:	e7fe      	b.n	800359a <main+0x5fa>
 800359c:	b672      	cpsid	i
 800359e:	e7fe      	b.n	800359e <main+0x5fe>
 80035a0:	48000400 	.word	0x48000400
 80035a4:	e000ed00 	.word	0xe000ed00
 80035a8:	e000e100 	.word	0xe000e100
 80035ac:	40004800 	.word	0x40004800
 80035b0:	40001000 	.word	0x40001000
 80035b4:	40021000 	.word	0x40021000
 80035b8:	20000b44 	.word	0x20000b44
 80035bc:	20000c48 	.word	0x20000c48
 80035c0:	40012c00 	.word	0x40012c00
 80035c4:	fdffff8f 	.word	0xfdffff8f
 80035c8:	a0000104 	.word	0xa0000104
 80035cc:	40013000 	.word	0x40013000
 80035d0:	20000bfc 	.word	0x20000bfc
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035d4:	a91b      	add	r1, sp, #108	@ 0x6c
 80035d6:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035d8:	971b      	str	r7, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035da:	f002 ffa7 	bl	800652c <HAL_TIM_ConfigClockSource>
 80035de:	b108      	cbz	r0, 80035e4 <main+0x644>
 80035e0:	b672      	cpsid	i
  while (1)
 80035e2:	e7fe      	b.n	80035e2 <main+0x642>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035e4:	e9cd 6013 	strd	r6, r0, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035e8:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035ea:	a913      	add	r1, sp, #76	@ 0x4c
 80035ec:	4648      	mov	r0, r9
 80035ee:	f003 f877 	bl	80066e0 <HAL_TIMEx_MasterConfigSynchronization>
 80035f2:	4607      	mov	r7, r0
 80035f4:	b108      	cbz	r0, 80035fa <main+0x65a>
 80035f6:	b672      	cpsid	i
  while (1)
 80035f8:	e7fe      	b.n	80035f8 <main+0x658>
  ADC_ChannelConfTypeDef sConfig = {0};
 80035fa:	4601      	mov	r1, r0
 80035fc:	4632      	mov	r2, r6
 80035fe:	a81b      	add	r0, sp, #108	@ 0x6c
 8003600:	f005 f952 	bl	80088a8 <memset>
  hadc4.Instance = ADC4;
 8003604:	4e28      	ldr	r6, [pc, #160]	@ (80036a8 <main+0x708>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003606:	4929      	ldr	r1, [pc, #164]	@ (80036ac <main+0x70c>)
  hadc4.Init.NbrOfConversion = 2;
 8003608:	6235      	str	r5, [r6, #32]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800360a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800360e:	e9c6 7404 	strd	r7, r4, [r6, #16]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003612:	e9c6 1300 	strd	r1, r3, [r6]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8003616:	f886 4038 	strb.w	r4, [r6, #56]	@ 0x38
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800361a:	f44f 65a4 	mov.w	r5, #1312	@ 0x520
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800361e:	2404      	movs	r4, #4
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003620:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8003624:	4630      	mov	r0, r6
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003626:	e9c6 7702 	strd	r7, r7, [r6, #8]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800362a:	e9c6 530b 	strd	r5, r3, [r6, #44]	@ 0x2c
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800362e:	83b7      	strh	r7, [r6, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8003630:	f886 7024 	strb.w	r7, [r6, #36]	@ 0x24
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003634:	63f7      	str	r7, [r6, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8003636:	f886 7040 	strb.w	r7, [r6, #64]	@ 0x40
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800363a:	61b4      	str	r4, [r6, #24]
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800363c:	f000 fa78 	bl	8003b30 <HAL_ADC_Init>
 8003640:	b108      	cbz	r0, 8003646 <main+0x6a6>
 8003642:	b672      	cpsid	i
  while (1)
 8003644:	e7fe      	b.n	8003644 <main+0x6a4>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003646:	4a1a      	ldr	r2, [pc, #104]	@ (80036b0 <main+0x710>)
  sConfig.Offset = 0;
 8003648:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800364a:	2306      	movs	r3, #6
 800364c:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8003650:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8003652:	4b18      	ldr	r3, [pc, #96]	@ (80036b4 <main+0x714>)
 8003654:	931e      	str	r3, [sp, #120]	@ 0x78
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8003656:	4630      	mov	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8003658:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800365c:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800365e:	f000 fbd3 	bl	8003e08 <HAL_ADC_ConfigChannel>
 8003662:	4603      	mov	r3, r0
 8003664:	b108      	cbz	r0, 800366a <main+0x6ca>
 8003666:	b672      	cpsid	i
  while (1)
 8003668:	e7fe      	b.n	8003668 <main+0x6c8>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800366a:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800366c:	a91b      	add	r1, sp, #108	@ 0x6c
 800366e:	4630      	mov	r0, r6
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003670:	921c      	str	r2, [sp, #112]	@ 0x70
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003672:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8003674:	f000 fbc8 	bl	8003e08 <HAL_ADC_ConfigChannel>
 8003678:	b108      	cbz	r0, 800367e <main+0x6de>
 800367a:	b672      	cpsid	i
  while (1)
 800367c:	e7fe      	b.n	800367c <main+0x6dc>
  SCI_init();
 800367e:	f003 fefb 	bl	8007478 <SCI_init>
  KBD_init();
 8003682:	f004 f87f 	bl	8007784 <KBD_init>
  LED_init();
 8003686:	f003 fe5d 	bl	8007344 <LED_init>
  PSERV_init();
 800368a:	f004 fa9f 	bl	8007bcc <PSERV_init>
  PSERV_enable();
 800368e:	f004 faa9 	bl	8007be4 <PSERV_enable>
  LCD_Init();
 8003692:	f004 f901 	bl	8007898 <LCD_Init>
  LCD_uGUI_init();
 8003696:	f004 f935 	bl	8007904 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 800369a:	4649      	mov	r1, r9
 800369c:	4630      	mov	r0, r6
 800369e:	f004 f83b 	bl	8007718 <JOY_init>
    Game();
 80036a2:	f7fe fa05 	bl	8001ab0 <Game>
  while (1)
 80036a6:	e7fc      	b.n	80036a2 <main+0x702>
 80036a8:	20000d0c 	.word	0x20000d0c
 80036ac:	50000500 	.word	0x50000500
 80036b0:	10c00010 	.word	0x10c00010
 80036b4:	407f0000 	.word	0x407f0000

080036b8 <Error_Handler>:
 80036b8:	b672      	cpsid	i
  while (1)
 80036ba:	e7fe      	b.n	80036ba <Error_Handler+0x2>

080036bc <HAL_MspInit>:
=======
 8003660:	68ab      	ldr	r3, [r5, #8]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003662:	2620      	movs	r6, #32
 8003664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003668:	60ab      	str	r3, [r5, #8]
 800366a:	4632      	mov	r2, r6
 800366c:	4621      	mov	r1, r4
 800366e:	a81b      	add	r0, sp, #108	@ 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003670:	f8ad 4046 	strh.w	r4, [sp, #70]	@ 0x46
 8003674:	f8cd 4036 	str.w	r4, [sp, #54]	@ 0x36
 8003678:	f8cd 403a 	str.w	r4, [sp, #58]	@ 0x3a
 800367c:	f8cd 403e 	str.w	r4, [sp, #62]	@ 0x3e
 8003680:	f8cd 4042 	str.w	r4, [sp, #66]	@ 0x42
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003684:	f005 fa48 	bl	8008b18 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003688:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 800368c:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8003690:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8003694:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003696:	f043 0304 	orr.w	r3, r3, #4
 800369a:	65bb      	str	r3, [r7, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800369c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800369e:	f003 0304 	and.w	r3, r3, #4
 80036a2:	9300      	str	r3, [sp, #0]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80036a4:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
  (void)tmpreg;
 80036a8:	9b00      	ldr	r3, [sp, #0]
  TIM_InitStruct.Prescaler = 1439;
 80036aa:	f240 539f 	movw	r3, #1439	@ 0x59f
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80036ae:	a90d      	add	r1, sp, #52	@ 0x34
  TIM_InitStruct.Prescaler = 1439;
 80036b0:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80036b4:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 99;
 80036b6:	2363      	movs	r3, #99	@ 0x63
 80036b8:	930f      	str	r3, [sp, #60]	@ 0x3c
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80036ba:	f003 fcd9 	bl	8007070 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80036be:	682b      	ldr	r3, [r5, #0]
 80036c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036c4:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80036c6:	68ab      	ldr	r3, [r5, #8]
 80036c8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80036cc:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80036d0:	f023 0307 	bic.w	r3, r3, #7
 80036d4:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80036d6:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
 80036da:	f043 0308 	orr.w	r3, r3, #8
 80036de:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80036e2:	aa1b      	add	r2, sp, #108	@ 0x6c
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80036e4:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80036e6:	2101      	movs	r1, #1
 80036e8:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80036ea:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80036ee:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80036f2:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80036f4:	f003 fd28 	bl	8007148 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80036f8:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036fc:	4844      	ldr	r0, [pc, #272]	@ (8003810 <main+0x600>)
 80036fe:	f023 0304 	bic.w	r3, r3, #4
 8003702:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003706:	686b      	ldr	r3, [r5, #4]
 8003708:	ea03 0309 	and.w	r3, r3, r9
 800370c:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800370e:	68ab      	ldr	r3, [r5, #8]
 8003710:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003714:	60ab      	str	r3, [r5, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003718:	f043 0302 	orr.w	r3, r3, #2
 800371c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800371e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003720:	9415      	str	r4, [sp, #84]	@ 0x54
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003728:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800372a:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372c:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800372e:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  (void)tmpreg;
 8003732:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8003734:	9313      	str	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003736:	9514      	str	r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8003738:	9518      	str	r5, [sp, #96]	@ 0x60
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800373a:	f003 fa27 	bl	8006b8c <LL_GPIO_Init>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800373e:	483a      	ldr	r0, [pc, #232]	@ (8003828 <main+0x618>)
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8003740:	9422      	str	r4, [sp, #136]	@ 0x88
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003742:	2310      	movs	r3, #16
 8003744:	6143      	str	r3, [r0, #20]
  Timing.CLKDivision = 16;
 8003746:	9320      	str	r3, [sp, #128]	@ 0x80
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8003748:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 800374c:	e9c0 3a00 	strd	r3, sl, [r0]
  Timing.AddressHoldTime = 15;
 8003750:	230f      	movs	r3, #15
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8003752:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8003756:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800375a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 800375e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8003762:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8003766:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800376a:	6104      	str	r4, [r0, #16]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 800376c:	6204      	str	r4, [r0, #32]
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 800376e:	f880 4048 	strb.w	r4, [r0, #72]	@ 0x48
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003772:	4622      	mov	r2, r4
  Timing.AddressHoldTime = 15;
 8003774:	931c      	str	r3, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 1;
 8003776:	2401      	movs	r4, #1
  Timing.DataLatency = 17;
 8003778:	2311      	movs	r3, #17
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800377a:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800377e:	a91b      	add	r1, sp, #108	@ 0x6c
  Timing.DataLatency = 17;
 8003780:	9321      	str	r3, [sp, #132]	@ 0x84
  Timing.DataHoldTime = 1;
 8003782:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  Timing.AddressSetupTime = 1;
 8003786:	941b      	str	r4, [sp, #108]	@ 0x6c
  Timing.BusTurnAroundDuration = 1;
 8003788:	941f      	str	r4, [sp, #124]	@ 0x7c
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800378a:	6247      	str	r7, [r0, #36]	@ 0x24
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800378c:	f002 fefe 	bl	800658c <HAL_SRAM_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	b108      	cbz	r0, 8003798 <main+0x588>
  __ASM volatile ("cpsid i" : : : "memory");
 8003794:	b672      	cpsid	i
  while (1)
 8003796:	e7fe      	b.n	8003796 <main+0x586>
  hspi1.Instance = SPI1;
 8003798:	4824      	ldr	r0, [pc, #144]	@ (800382c <main+0x61c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800379a:	f8df e0a0 	ldr.w	lr, [pc, #160]	@ 800383c <main+0x62c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800379e:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80037a0:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037a4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037a8:	e9c0 330c 	strd	r3, r3, [r0, #48]	@ 0x30
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ac:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037ae:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80037b2:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037b6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80037ba:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80037bc:	f44f 7900 	mov.w	r9, #512	@ 0x200
 80037c0:	2328      	movs	r3, #40	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80037c2:	f04f 0807 	mov.w	r8, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80037c6:	e9c0 9306 	strd	r9, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80037ca:	f8c0 802c 	str.w	r8, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80037ce:	f002 fbaf 	bl	8005f30 <HAL_SPI_Init>
 80037d2:	b9d8      	cbnz	r0, 800380c <main+0x5fc>
  htim1.Instance = TIM1;
 80037d4:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8003840 <main+0x630>
 80037d8:	4b15      	ldr	r3, [pc, #84]	@ (8003830 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037da:	9015      	str	r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037dc:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
 80037e0:	e9cd 001d 	strd	r0, r0, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037e4:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e8:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 80037ec:	e9c9 0004 	strd	r0, r0, [r9, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f0:	f8c9 0018 	str.w	r0, [r9, #24]
  htim1.Instance = TIM1;
 80037f4:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037f8:	4648      	mov	r0, r9
  htim1.Init.Period = 65535;
 80037fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037fe:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003802:	f002 fef1 	bl	80065e8 <HAL_TIM_Base_Init>
 8003806:	b1e8      	cbz	r0, 8003844 <main+0x634>
 8003808:	b672      	cpsid	i
  while (1)
 800380a:	e7fe      	b.n	800380a <main+0x5fa>
 800380c:	b672      	cpsid	i
 800380e:	e7fe      	b.n	800380e <main+0x5fe>
 8003810:	48000400 	.word	0x48000400
 8003814:	e000ed00 	.word	0xe000ed00
 8003818:	e000e100 	.word	0xe000e100
 800381c:	40004800 	.word	0x40004800
 8003820:	40001000 	.word	0x40001000
 8003824:	40021000 	.word	0x40021000
 8003828:	20000b08 	.word	0x20000b08
 800382c:	20000c0c 	.word	0x20000c0c
 8003830:	40012c00 	.word	0x40012c00
 8003834:	fdffff8f 	.word	0xfdffff8f
 8003838:	a0000104 	.word	0xa0000104
 800383c:	40013000 	.word	0x40013000
 8003840:	20000bc0 	.word	0x20000bc0
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003844:	a91b      	add	r1, sp, #108	@ 0x6c
 8003846:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003848:	971b      	str	r7, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800384a:	f002 ffa7 	bl	800679c <HAL_TIM_ConfigClockSource>
 800384e:	b108      	cbz	r0, 8003854 <main+0x644>
 8003850:	b672      	cpsid	i
  while (1)
 8003852:	e7fe      	b.n	8003852 <main+0x642>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003854:	e9cd 6013 	strd	r6, r0, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003858:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800385a:	a913      	add	r1, sp, #76	@ 0x4c
 800385c:	4648      	mov	r0, r9
 800385e:	f003 f877 	bl	8006950 <HAL_TIMEx_MasterConfigSynchronization>
 8003862:	4607      	mov	r7, r0
 8003864:	b108      	cbz	r0, 800386a <main+0x65a>
 8003866:	b672      	cpsid	i
  while (1)
 8003868:	e7fe      	b.n	8003868 <main+0x658>
  ADC_ChannelConfTypeDef sConfig = {0};
 800386a:	4601      	mov	r1, r0
 800386c:	4632      	mov	r2, r6
 800386e:	a81b      	add	r0, sp, #108	@ 0x6c
 8003870:	f005 f952 	bl	8008b18 <memset>
  hadc4.Instance = ADC4;
 8003874:	4e28      	ldr	r6, [pc, #160]	@ (8003918 <main+0x708>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003876:	4929      	ldr	r1, [pc, #164]	@ (800391c <main+0x70c>)
  hadc4.Init.NbrOfConversion = 2;
 8003878:	6235      	str	r5, [r6, #32]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800387a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800387e:	e9c6 7404 	strd	r7, r4, [r6, #16]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003882:	e9c6 1300 	strd	r1, r3, [r6]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8003886:	f886 4038 	strb.w	r4, [r6, #56]	@ 0x38
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800388a:	f44f 65a4 	mov.w	r5, #1312	@ 0x520
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800388e:	2404      	movs	r4, #4
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003890:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8003894:	4630      	mov	r0, r6
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003896:	e9c6 7702 	strd	r7, r7, [r6, #8]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800389a:	e9c6 530b 	strd	r5, r3, [r6, #44]	@ 0x2c
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800389e:	83b7      	strh	r7, [r6, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80038a0:	f886 7024 	strb.w	r7, [r6, #36]	@ 0x24
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80038a4:	63f7      	str	r7, [r6, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80038a6:	f886 7040 	strb.w	r7, [r6, #64]	@ 0x40
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038aa:	61b4      	str	r4, [r6, #24]
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 80038ac:	f000 fa78 	bl	8003da0 <HAL_ADC_Init>
 80038b0:	b108      	cbz	r0, 80038b6 <main+0x6a6>
 80038b2:	b672      	cpsid	i
  while (1)
 80038b4:	e7fe      	b.n	80038b4 <main+0x6a4>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003920 <main+0x710>)
  sConfig.Offset = 0;
 80038b8:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80038ba:	2306      	movs	r3, #6
 80038bc:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80038c0:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80038c2:	4b18      	ldr	r3, [pc, #96]	@ (8003924 <main+0x714>)
 80038c4:	931e      	str	r3, [sp, #120]	@ 0x78
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80038c6:	4630      	mov	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80038c8:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80038cc:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80038ce:	f000 fbd3 	bl	8004078 <HAL_ADC_ConfigChannel>
 80038d2:	4603      	mov	r3, r0
 80038d4:	b108      	cbz	r0, 80038da <main+0x6ca>
 80038d6:	b672      	cpsid	i
  while (1)
 80038d8:	e7fe      	b.n	80038d8 <main+0x6c8>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80038da:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80038dc:	a91b      	add	r1, sp, #108	@ 0x6c
 80038de:	4630      	mov	r0, r6
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80038e0:	921c      	str	r2, [sp, #112]	@ 0x70
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80038e2:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80038e4:	f000 fbc8 	bl	8004078 <HAL_ADC_ConfigChannel>
 80038e8:	b108      	cbz	r0, 80038ee <main+0x6de>
 80038ea:	b672      	cpsid	i
  while (1)
 80038ec:	e7fe      	b.n	80038ec <main+0x6dc>
  SCI_init();
 80038ee:	f003 fefb 	bl	80076e8 <SCI_init>
  KBD_init();
 80038f2:	f004 f87f 	bl	80079f4 <KBD_init>
  LED_init();
 80038f6:	f003 fe5d 	bl	80075b4 <LED_init>
  PSERV_init();
 80038fa:	f004 fa9f 	bl	8007e3c <PSERV_init>
  PSERV_enable();
 80038fe:	f004 faa9 	bl	8007e54 <PSERV_enable>
  LCD_Init();
 8003902:	f004 f901 	bl	8007b08 <LCD_Init>
  LCD_uGUI_init();
 8003906:	f004 f935 	bl	8007b74 <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 800390a:	4649      	mov	r1, r9
 800390c:	4630      	mov	r0, r6
 800390e:	f004 f83b 	bl	8007988 <JOY_init>
    Game();
 8003912:	f7fe fa65 	bl	8001de0 <Game>
  while (1)
 8003916:	e7fc      	b.n	8003912 <main+0x702>
 8003918:	20000cd0 	.word	0x20000cd0
 800391c:	50000500 	.word	0x50000500
 8003920:	10c00010 	.word	0x10c00010
 8003924:	407f0000 	.word	0x407f0000

08003928 <Error_Handler>:
 8003928:	b672      	cpsid	i
  while (1)
 800392a:	e7fe      	b.n	800392a <Error_Handler+0x2>

0800392c <HAL_MspInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 80036bc:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <HAL_MspInit+0x30>)
 80036be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036c0:	f042 0201 	orr.w	r2, r2, #1
 80036c4:	661a      	str	r2, [r3, #96]	@ 0x60
 80036c6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 80036c8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ca:	f002 0201 	and.w	r2, r2, #1
 80036ce:	9200      	str	r2, [sp, #0]
 80036d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80036d4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80036d8:	659a      	str	r2, [r3, #88]	@ 0x58
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e0:	9301      	str	r3, [sp, #4]
 80036e2:	9b01      	ldr	r3, [sp, #4]
=======
 800392c:	4b0b      	ldr	r3, [pc, #44]	@ (800395c <HAL_MspInit+0x30>)
 800392e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003930:	f042 0201 	orr.w	r2, r2, #1
 8003934:	661a      	str	r2, [r3, #96]	@ 0x60
 8003936:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8003938:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800393a:	f002 0201 	and.w	r2, r2, #1
 800393e:	9200      	str	r2, [sp, #0]
 8003940:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003942:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003944:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003948:	659a      	str	r2, [r3, #88]	@ 0x58
 800394a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003950:	9301      	str	r3, [sp, #4]
 8003952:	9b01      	ldr	r3, [sp, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 80036e4:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 80036e6:	f001 bcbd 	b.w	8005064 <HAL_PWREx_DisableUCPDDeadBattery>
 80036ea:	bf00      	nop
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_ADC_MspInit>:
=======
 8003954:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8003956:	f001 bcbd 	b.w	80052d4 <HAL_PWREx_DisableUCPDDeadBattery>
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000

08003960 <HAL_ADC_MspInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
<<<<<<< HEAD
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	4604      	mov	r4, r0
 80036f4:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036f8:	2254      	movs	r2, #84	@ 0x54
 80036fa:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036fc:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003700:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003704:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003706:	f005 f8cf 	bl	80088a8 <memset>
  if(hadc->Instance==ADC4)
 800370a:	4b27      	ldr	r3, [pc, #156]	@ (80037a8 <HAL_ADC_MspInit+0xb8>)
 800370c:	6822      	ldr	r2, [r4, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d001      	beq.n	8003716 <HAL_ADC_MspInit+0x26>
=======
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	4604      	mov	r4, r0
 8003964:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003966:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003968:	2254      	movs	r2, #84	@ 0x54
 800396a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003970:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003974:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003976:	f005 f8cf 	bl	8008b18 <memset>
  if(hadc->Instance==ADC4)
 800397a:	4b27      	ldr	r3, [pc, #156]	@ (8003a18 <HAL_ADC_MspInit+0xb8>)
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d001      	beq.n	8003986 <HAL_ADC_MspInit+0x26>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END ADC4_MspInit 1 */

  }

}
<<<<<<< HEAD
 8003712:	b01c      	add	sp, #112	@ 0x70
 8003714:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003716:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800371a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800371e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003720:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003722:	9319      	str	r3, [sp, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003724:	f002 f828 	bl	8005778 <HAL_RCCEx_PeriphCLKConfig>
 8003728:	2800      	cmp	r0, #0
 800372a:	d137      	bne.n	800379c <HAL_ADC_MspInit+0xac>
    __HAL_RCC_ADC345_CLK_ENABLE();
 800372c:	4b1f      	ldr	r3, [pc, #124]	@ (80037ac <HAL_ADC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372e:	4820      	ldr	r0, [pc, #128]	@ (80037b0 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003730:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    hdma_adc4.Instance = DMA1_Channel2;
 8003732:	4d20      	ldr	r5, [pc, #128]	@ (80037b4 <HAL_ADC_MspInit+0xc4>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003734:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003738:	64da      	str	r2, [r3, #76]	@ 0x4c
 800373a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800373c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003740:	9200      	str	r2, [sp, #0]
 8003742:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003744:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003746:	f042 0202 	orr.w	r2, r2, #2
 800374a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800374c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003754:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003756:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800375a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800375c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800375e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003762:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003764:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003766:	f001 fb03 	bl	8004d70 <HAL_GPIO_Init>
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800376a:	4a13      	ldr	r2, [pc, #76]	@ (80037b8 <HAL_ADC_MspInit+0xc8>)
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800376c:	622e      	str	r6, [r5, #32]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 800376e:	2326      	movs	r3, #38	@ 0x26
 8003770:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8003774:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003776:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800377a:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 800377e:	4628      	mov	r0, r5
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003780:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003784:	2320      	movs	r3, #32
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003786:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800378a:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 800378e:	f000 ffb3 	bl	80046f8 <HAL_DMA_Init>
 8003792:	b930      	cbnz	r0, 80037a2 <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003794:	6565      	str	r5, [r4, #84]	@ 0x54
 8003796:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8003798:	b01c      	add	sp, #112	@ 0x70
 800379a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800379c:	f7ff ff8c 	bl	80036b8 <Error_Handler>
 80037a0:	e7c4      	b.n	800372c <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80037a2:	f7ff ff89 	bl	80036b8 <Error_Handler>
 80037a6:	e7f5      	b.n	8003794 <HAL_ADC_MspInit+0xa4>
 80037a8:	50000500 	.word	0x50000500
 80037ac:	40021000 	.word	0x40021000
 80037b0:	48000400 	.word	0x48000400
 80037b4:	20000cac 	.word	0x20000cac
 80037b8:	4002001c 	.word	0x4002001c
 80037bc:	00000000 	.word	0x00000000

080037c0 <HAL_SPI_MspInit>:
=======
 8003982:	b01c      	add	sp, #112	@ 0x70
 8003984:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003986:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800398a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800398e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003990:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003992:	9319      	str	r3, [sp, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003994:	f002 f828 	bl	80059e8 <HAL_RCCEx_PeriphCLKConfig>
 8003998:	2800      	cmp	r0, #0
 800399a:	d137      	bne.n	8003a0c <HAL_ADC_MspInit+0xac>
    __HAL_RCC_ADC345_CLK_ENABLE();
 800399c:	4b1f      	ldr	r3, [pc, #124]	@ (8003a1c <HAL_ADC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800399e:	4820      	ldr	r0, [pc, #128]	@ (8003a20 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 80039a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    hdma_adc4.Instance = DMA1_Channel2;
 80039a2:	4d20      	ldr	r5, [pc, #128]	@ (8003a24 <HAL_ADC_MspInit+0xc4>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 80039a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039a8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80039aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039ac:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80039b0:	9200      	str	r2, [sp, #0]
 80039b2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039b6:	f042 0202 	orr.w	r2, r2, #2
 80039ba:	64da      	str	r2, [r3, #76]	@ 0x4c
 80039bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c4:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80039c6:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80039ca:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039cc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80039ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d6:	f001 fb03 	bl	8004fe0 <HAL_GPIO_Init>
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80039da:	4a13      	ldr	r2, [pc, #76]	@ (8003a28 <HAL_ADC_MspInit+0xc8>)
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80039dc:	622e      	str	r6, [r5, #32]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80039de:	2326      	movs	r3, #38	@ 0x26
 80039e0:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80039e4:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039ea:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80039ee:	4628      	mov	r0, r5
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80039f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039f4:	2320      	movs	r3, #32
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f6:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80039fa:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80039fe:	f000 ffb3 	bl	8004968 <HAL_DMA_Init>
 8003a02:	b930      	cbnz	r0, 8003a12 <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003a04:	6565      	str	r5, [r4, #84]	@ 0x54
 8003a06:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8003a08:	b01c      	add	sp, #112	@ 0x70
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003a0c:	f7ff ff8c 	bl	8003928 <Error_Handler>
 8003a10:	e7c4      	b.n	800399c <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8003a12:	f7ff ff89 	bl	8003928 <Error_Handler>
 8003a16:	e7f5      	b.n	8003a04 <HAL_ADC_MspInit+0xa4>
 8003a18:	50000500 	.word	0x50000500
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	48000400 	.word	0x48000400
 8003a24:	20000c70 	.word	0x20000c70
 8003a28:	4002001c 	.word	0x4002001c
 8003a2c:	00000000 	.word	0x00000000

08003a30 <HAL_SPI_MspInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
<<<<<<< HEAD
 80037c0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80037c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003830 <HAL_SPI_MspInit+0x70>)
 80037c4:	6801      	ldr	r1, [r0, #0]
{
 80037c6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c8:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80037ca:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037cc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80037d0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80037d4:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 80037d6:	d002      	beq.n	80037de <HAL_SPI_MspInit+0x1e>
=======
 8003a30:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 8003a32:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa0 <HAL_SPI_MspInit+0x70>)
 8003a34:	6801      	ldr	r1, [r0, #0]
{
 8003a36:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 8003a3a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003a40:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003a44:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 8003a46:	d002      	beq.n	8003a4e <HAL_SPI_MspInit+0x1e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END SPI1_MspInit 1 */

  }

}
<<<<<<< HEAD
 80037d8:	b009      	add	sp, #36	@ 0x24
 80037da:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80037e2:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80037e6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8003828 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80037ec:	4811      	ldr	r0, [pc, #68]	@ (8003834 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037f2:	661a      	str	r2, [r3, #96]	@ 0x60
 80037f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037f6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80037fa:	9200      	str	r2, [sp, #0]
 80037fc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80037fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003800:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003804:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800380c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800380e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003810:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003812:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003816:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003818:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800381a:	f001 faa9 	bl	8004d70 <HAL_GPIO_Init>
}
 800381e:	b009      	add	sp, #36	@ 0x24
 8003820:	f85d fb04 	ldr.w	pc, [sp], #4
 8003824:	f3af 8000 	nop.w
 8003828:	0000001c 	.word	0x0000001c
 800382c:	00000002 	.word	0x00000002
 8003830:	40013000 	.word	0x40013000
 8003834:	48001800 	.word	0x48001800

08003838 <HAL_TIM_Base_MspInit>:
=======
 8003a48:	b009      	add	sp, #36	@ 0x24
 8003a4a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003a52:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003a56:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8003a98 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a5c:	4811      	ldr	r0, [pc, #68]	@ (8003aa4 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a5e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a62:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a64:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a66:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003a6a:	9200      	str	r2, [sp, #0]
 8003a6c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a74:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a7c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a7e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a80:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003a82:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a86:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a88:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003a8a:	f001 faa9 	bl	8004fe0 <HAL_GPIO_Init>
}
 8003a8e:	b009      	add	sp, #36	@ 0x24
 8003a90:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a94:	f3af 8000 	nop.w
 8003a98:	0000001c 	.word	0x0000001c
 8003a9c:	00000002 	.word	0x00000002
 8003aa0:	40013000 	.word	0x40013000
 8003aa4:	48001800 	.word	0x48001800

08003aa8 <HAL_TIM_Base_MspInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
<<<<<<< HEAD
 8003838:	4b09      	ldr	r3, [pc, #36]	@ (8003860 <HAL_TIM_Base_MspInit+0x28>)
 800383a:	6802      	ldr	r2, [r0, #0]
 800383c:	429a      	cmp	r2, r3
 800383e:	d000      	beq.n	8003842 <HAL_TIM_Base_MspInit+0xa>
 8003840:	4770      	bx	lr
=======
 8003aa8:	4b09      	ldr	r3, [pc, #36]	@ (8003ad0 <HAL_TIM_Base_MspInit+0x28>)
 8003aaa:	6802      	ldr	r2, [r0, #0]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d000      	beq.n	8003ab2 <HAL_TIM_Base_MspInit+0xa>
 8003ab0:	4770      	bx	lr
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
<<<<<<< HEAD
 8003842:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 8003846:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003848:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800384a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800384e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003852:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003856:	9301      	str	r3, [sp, #4]
 8003858:	9b01      	ldr	r3, [sp, #4]
=======
 8003ab2:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 8003ab6:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ab8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003aba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003abe:	661a      	str	r2, [r3, #96]	@ 0x60
 8003ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	9b01      	ldr	r3, [sp, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END TIM1_MspInit 1 */

  }

}
<<<<<<< HEAD
 800385a:	b002      	add	sp, #8
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40012c00 	.word	0x40012c00

08003864 <HAL_SRAM_MspInit>:
=======
 8003aca:	b002      	add	sp, #8
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	40012c00 	.word	0x40012c00

08003ad4 <HAL_SRAM_MspInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
<<<<<<< HEAD
 8003864:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 8003866:	4b1c      	ldr	r3, [pc, #112]	@ (80038d8 <HAL_SRAM_MspInit+0x74>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003868:	b089      	sub	sp, #36	@ 0x24
  if (FMC_Initialized) {
 800386a:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800386c:	2200      	movs	r2, #0
 800386e:	9204      	str	r2, [sp, #16]
  if (FMC_Initialized) {
 8003870:	bb7c      	cbnz	r4, 80038d2 <HAL_SRAM_MspInit+0x6e>
  __HAL_RCC_FMC_CLK_ENABLE();
 8003872:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003876:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  FMC_Initialized = 1;
 800387a:	2101      	movs	r1, #1
 800387c:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 800387e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003880:	4816      	ldr	r0, [pc, #88]	@ (80038dc <HAL_SRAM_MspInit+0x78>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8003882:	430b      	orrs	r3, r1
 8003884:	6513      	str	r3, [r2, #80]	@ 0x50
 8003886:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003888:	400b      	ands	r3, r1
 800388a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800388c:	2603      	movs	r6, #3
 800388e:	250c      	movs	r5, #12
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003890:	f64f 7280 	movw	r2, #65408	@ 0xff80
  __HAL_RCC_FMC_CLK_ENABLE();
 8003894:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003896:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003898:	2302      	movs	r3, #2
 800389a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800389e:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038a0:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038a4:	f001 fa64 	bl	8004d70 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a8:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038ac:	480c      	ldr	r0, [pc, #48]	@ (80038e0 <HAL_SRAM_MspInit+0x7c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80038ae:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038b0:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b2:	e9cd 3702 	strd	r3, r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038b6:	e9cd 4604 	strd	r4, r6, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038ba:	f001 fa59 	bl	8004d70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80038be:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80038c0:	4808      	ldr	r0, [pc, #32]	@ (80038e4 <HAL_SRAM_MspInit+0x80>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80038c4:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c6:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80038ca:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80038cc:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80038ce:	f001 fa4f 	bl	8004d70 <HAL_GPIO_Init>
=======
 8003ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 8003ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8003b48 <HAL_SRAM_MspInit+0x74>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003ad8:	b089      	sub	sp, #36	@ 0x24
  if (FMC_Initialized) {
 8003ada:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003adc:	2200      	movs	r2, #0
 8003ade:	9204      	str	r2, [sp, #16]
  if (FMC_Initialized) {
 8003ae0:	bb7c      	cbnz	r4, 8003b42 <HAL_SRAM_MspInit+0x6e>
  __HAL_RCC_FMC_CLK_ENABLE();
 8003ae2:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003ae6:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  FMC_Initialized = 1;
 8003aea:	2101      	movs	r1, #1
 8003aec:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 8003aee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003af0:	4816      	ldr	r0, [pc, #88]	@ (8003b4c <HAL_SRAM_MspInit+0x78>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8003af2:	430b      	orrs	r3, r1
 8003af4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003af6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003af8:	400b      	ands	r3, r1
 8003afa:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003afc:	2603      	movs	r6, #3
 8003afe:	250c      	movs	r5, #12
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003b00:	f64f 7280 	movw	r2, #65408	@ 0xff80
  __HAL_RCC_FMC_CLK_ENABLE();
 8003b04:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b06:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003b08:	2302      	movs	r3, #2
 8003b0a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0e:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b10:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b14:	f001 fa64 	bl	8004fe0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b18:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b1c:	480c      	ldr	r0, [pc, #48]	@ (8003b50 <HAL_SRAM_MspInit+0x7c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003b1e:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b20:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b22:	e9cd 3702 	strd	r3, r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b26:	e9cd 4604 	strd	r4, r6, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b2a:	f001 fa59 	bl	8004fe0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003b2e:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b30:	4808      	ldr	r0, [pc, #32]	@ (8003b54 <HAL_SRAM_MspInit+0x80>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b32:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b34:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b36:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003b3a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003b3c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b3e:	f001 fa4f 	bl	8004fe0 <HAL_GPIO_Init>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
<<<<<<< HEAD
 80038d2:	b009      	add	sp, #36	@ 0x24
 80038d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000d78 	.word	0x20000d78
 80038dc:	48001000 	.word	0x48001000
 80038e0:	48000c00 	.word	0x48000c00
 80038e4:	48001800 	.word	0x48001800

080038e8 <NMI_Handler>:
=======
 8003b42:	b009      	add	sp, #36	@ 0x24
 8003b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000d3c 	.word	0x20000d3c
 8003b4c:	48001000 	.word	0x48001000
 8003b50:	48000c00 	.word	0x48000c00
 8003b54:	48001800 	.word	0x48001800

08003b58 <NMI_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
<<<<<<< HEAD
 80038e8:	e7fe      	b.n	80038e8 <NMI_Handler>
 80038ea:	bf00      	nop

080038ec <HardFault_Handler>:
=======
 8003b58:	e7fe      	b.n	8003b58 <NMI_Handler>
 8003b5a:	bf00      	nop

08003b5c <HardFault_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80038ec:	e7fe      	b.n	80038ec <HardFault_Handler>
 80038ee:	bf00      	nop

080038f0 <MemManage_Handler>:
=======
 8003b5c:	e7fe      	b.n	8003b5c <HardFault_Handler>
 8003b5e:	bf00      	nop

08003b60 <MemManage_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80038f0:	e7fe      	b.n	80038f0 <MemManage_Handler>
 80038f2:	bf00      	nop

080038f4 <BusFault_Handler>:
=======
 8003b60:	e7fe      	b.n	8003b60 <MemManage_Handler>
 8003b62:	bf00      	nop

08003b64 <BusFault_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80038f4:	e7fe      	b.n	80038f4 <BusFault_Handler>
 80038f6:	bf00      	nop

080038f8 <UsageFault_Handler>:
=======
 8003b64:	e7fe      	b.n	8003b64 <BusFault_Handler>
 8003b66:	bf00      	nop

08003b68 <UsageFault_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80038f8:	e7fe      	b.n	80038f8 <UsageFault_Handler>
 80038fa:	bf00      	nop

080038fc <SVC_Handler>:
=======
 8003b68:	e7fe      	b.n	8003b68 <UsageFault_Handler>
 8003b6a:	bf00      	nop

08003b6c <SVC_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
<<<<<<< HEAD
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop

08003900 <DebugMon_Handler>:
=======
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop

08003b70 <DebugMon_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
<<<<<<< HEAD
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop

08003904 <PendSV_Handler>:
=======
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop

08003b74 <PendSV_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
<<<<<<< HEAD
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop

08003908 <SysTick_Handler>:
=======
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop

08003b78 <SysTick_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< HEAD
 8003908:	f000 b8ee 	b.w	8003ae8 <HAL_IncTick>

0800390c <DMA1_Channel1_IRQHandler>:
=======
 8003b78:	f000 b8ee 	b.w	8003d58 <HAL_IncTick>

08003b7c <DMA1_Channel1_IRQHandler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
<<<<<<< HEAD
 800390c:	4801      	ldr	r0, [pc, #4]	@ (8003914 <DMA1_Channel1_IRQHandler+0x8>)
 800390e:	f000 bfdd 	b.w	80048cc <HAL_DMA_IRQHandler>
 8003912:	bf00      	nop
 8003914:	20000b9c 	.word	0x20000b9c

08003918 <DMA1_Channel2_IRQHandler>:
=======
 8003b7c:	4801      	ldr	r0, [pc, #4]	@ (8003b84 <DMA1_Channel1_IRQHandler+0x8>)
 8003b7e:	f000 bfdd 	b.w	8004b3c <HAL_DMA_IRQHandler>
 8003b82:	bf00      	nop
 8003b84:	20000b60 	.word	0x20000b60

08003b88 <DMA1_Channel2_IRQHandler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
<<<<<<< HEAD
 8003918:	4801      	ldr	r0, [pc, #4]	@ (8003920 <DMA1_Channel2_IRQHandler+0x8>)
 800391a:	f000 bfd7 	b.w	80048cc <HAL_DMA_IRQHandler>
 800391e:	bf00      	nop
 8003920:	20000cac 	.word	0x20000cac

08003924 <USART3_IRQHandler>:
=======
 8003b88:	4801      	ldr	r0, [pc, #4]	@ (8003b90 <DMA1_Channel2_IRQHandler+0x8>)
 8003b8a:	f000 bfd7 	b.w	8004b3c <HAL_DMA_IRQHandler>
 8003b8e:	bf00      	nop
 8003b90:	20000c70 	.word	0x20000c70

08003b94 <USART3_IRQHandler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
<<<<<<< HEAD
 8003924:	b508      	push	{r3, lr}
=======
 8003b94:	b508      	push	{r3, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <USART3_IRQHandler+0x30>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	0690      	lsls	r0, r2, #26
 800392c:	d502      	bpl.n	8003934 <USART3_IRQHandler+0x10>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	0699      	lsls	r1, r3, #26
 8003932:	d40b      	bmi.n	800394c <USART3_IRQHandler+0x28>
=======
 8003b96:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc4 <USART3_IRQHandler+0x30>)
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	0690      	lsls	r0, r2, #26
 8003b9c:	d502      	bpl.n	8003ba4 <USART3_IRQHandler+0x10>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	0699      	lsls	r1, r3, #26
 8003ba2:	d40b      	bmi.n	8003bbc <USART3_IRQHandler+0x28>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003934:	4b07      	ldr	r3, [pc, #28]	@ (8003954 <USART3_IRQHandler+0x30>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	0612      	lsls	r2, r2, #24
 800393a:	d506      	bpl.n	800394a <USART3_IRQHandler+0x26>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	061b      	lsls	r3, r3, #24
 8003940:	d503      	bpl.n	800394a <USART3_IRQHandler+0x26>
=======
 8003ba4:	4b07      	ldr	r3, [pc, #28]	@ (8003bc4 <USART3_IRQHandler+0x30>)
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	0612      	lsls	r2, r2, #24
 8003baa:	d506      	bpl.n	8003bba <USART3_IRQHandler+0x26>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	061b      	lsls	r3, r3, #24
 8003bb0:	d503      	bpl.n	8003bba <USART3_IRQHandler+0x26>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
<<<<<<< HEAD
 8003942:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SCI_transmit_char_Callback();
 8003946:	f003 bde9 	b.w	800751c <SCI_transmit_char_Callback>
}
 800394a:	bd08      	pop	{r3, pc}
				SCI_receive_char_Callback();
 800394c:	f003 fdda 	bl	8007504 <SCI_receive_char_Callback>
 8003950:	e7f0      	b.n	8003934 <USART3_IRQHandler+0x10>
 8003952:	bf00      	nop
 8003954:	40004800 	.word	0x40004800

08003958 <TIM6_DAC_IRQHandler>:
=======
 8003bb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SCI_transmit_char_Callback();
 8003bb6:	f003 bde9 	b.w	800778c <SCI_transmit_char_Callback>
}
 8003bba:	bd08      	pop	{r3, pc}
				SCI_receive_char_Callback();
 8003bbc:	f003 fdda 	bl	8007774 <SCI_receive_char_Callback>
 8003bc0:	e7f0      	b.n	8003ba4 <USART3_IRQHandler+0x10>
 8003bc2:	bf00      	nop
 8003bc4:	40004800 	.word	0x40004800

08003bc8 <TIM6_DAC_IRQHandler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
<<<<<<< HEAD
 8003958:	b510      	push	{r4, lr}
=======
 8003bc8:	b510      	push	{r4, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
<<<<<<< HEAD
 800395a:	4c06      	ldr	r4, [pc, #24]	@ (8003974 <TIM6_DAC_IRQHandler+0x1c>)
 800395c:	68e3      	ldr	r3, [r4, #12]
 800395e:	07da      	lsls	r2, r3, #31
 8003960:	d507      	bpl.n	8003972 <TIM6_DAC_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003962:	6923      	ldr	r3, [r4, #16]
 8003964:	07db      	lsls	r3, r3, #31
 8003966:	d504      	bpl.n	8003972 <TIM6_DAC_IRQHandler+0x1a>
=======
 8003bca:	4c06      	ldr	r4, [pc, #24]	@ (8003be4 <TIM6_DAC_IRQHandler+0x1c>)
 8003bcc:	68e3      	ldr	r3, [r4, #12]
 8003bce:	07da      	lsls	r2, r3, #31
 8003bd0:	d507      	bpl.n	8003be2 <TIM6_DAC_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003bd2:	6923      	ldr	r3, [r4, #16]
 8003bd4:	07db      	lsls	r3, r3, #31
 8003bd6:	d504      	bpl.n	8003be2 <TIM6_DAC_IRQHandler+0x1a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
		{
			PSERV_run_services_Callback();
<<<<<<< HEAD
 8003968:	f004 f946 	bl	8007bf8 <PSERV_run_services_Callback>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800396c:	f06f 0301 	mvn.w	r3, #1
 8003970:	6123      	str	r3, [r4, #16]
=======
 8003bd8:	f004 f946 	bl	8007e68 <PSERV_run_services_Callback>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003bdc:	f06f 0301 	mvn.w	r3, #1
 8003be0:	6123      	str	r3, [r4, #16]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* USER CODE END TIM6_DAC_IRQn 0 */
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
<<<<<<< HEAD
 8003972:	bd10      	pop	{r4, pc}
 8003974:	40001000 	.word	0x40001000

08003978 <_getpid>:
=======
 8003be2:	bd10      	pop	{r4, pc}
 8003be4:	40001000 	.word	0x40001000

08003be8 <_getpid>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

int _getpid(void)
{
	return 1;
}
<<<<<<< HEAD
 8003978:	2001      	movs	r0, #1
 800397a:	4770      	bx	lr

0800397c <_kill>:

int _kill(int pid, int sig)
{
 800397c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800397e:	f004 fff1 	bl	8008964 <__errno>
 8003982:	2316      	movs	r3, #22
 8003984:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003986:	f04f 30ff 	mov.w	r0, #4294967295
 800398a:	bd08      	pop	{r3, pc}

0800398c <_exit>:

void _exit (int status)
{
 800398c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800398e:	f004 ffe9 	bl	8008964 <__errno>
 8003992:	2316      	movs	r3, #22
 8003994:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003996:	e7fe      	b.n	8003996 <_exit+0xa>

08003998 <_read>:
=======
 8003be8:	2001      	movs	r0, #1
 8003bea:	4770      	bx	lr

08003bec <_kill>:

int _kill(int pid, int sig)
{
 8003bec:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003bee:	f004 fff1 	bl	8008bd4 <__errno>
 8003bf2:	2316      	movs	r3, #22
 8003bf4:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8003bfa:	bd08      	pop	{r3, pc}

08003bfc <_exit>:

void _exit (int status)
{
 8003bfc:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003bfe:	f004 ffe9 	bl	8008bd4 <__errno>
 8003c02:	2316      	movs	r3, #22
 8003c04:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003c06:	e7fe      	b.n	8003c06 <_exit+0xa>

08003c08 <_read>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
<<<<<<< HEAD
 8003998:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800399a:	1e16      	subs	r6, r2, #0
 800399c:	dd07      	ble.n	80039ae <_read+0x16>
 800399e:	460c      	mov	r4, r1
 80039a0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80039a2:	f3af 8000 	nop.w
 80039a6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039aa:	42a5      	cmp	r5, r4
 80039ac:	d1f9      	bne.n	80039a2 <_read+0xa>
=======
 8003c08:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c0a:	1e16      	subs	r6, r2, #0
 8003c0c:	dd07      	ble.n	8003c1e <_read+0x16>
 8003c0e:	460c      	mov	r4, r1
 8003c10:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003c12:	f3af 8000 	nop.w
 8003c16:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c1a:	42a5      	cmp	r5, r4
 8003c1c:	d1f9      	bne.n	8003c12 <_read+0xa>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	}

return len;
}
<<<<<<< HEAD
 80039ae:	4630      	mov	r0, r6
 80039b0:	bd70      	pop	{r4, r5, r6, pc}
 80039b2:	bf00      	nop

080039b4 <_close>:
=======
 8003c1e:	4630      	mov	r0, r6
 8003c20:	bd70      	pop	{r4, r5, r6, pc}
 8003c22:	bf00      	nop

08003c24 <_close>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

int _close(int file)
{
	return -1;
}
<<<<<<< HEAD
 80039b4:	f04f 30ff 	mov.w	r0, #4294967295
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop

080039bc <_fstat>:
=======
 8003c24:	f04f 30ff 	mov.w	r0, #4294967295
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop

08003c2c <_fstat>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
<<<<<<< HEAD
 80039bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039c0:	604b      	str	r3, [r1, #4]
	return 0;
}
 80039c2:	2000      	movs	r0, #0
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop

080039c8 <_isatty>:
=======
 8003c2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c30:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003c32:	2000      	movs	r0, #0
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop

08003c38 <_isatty>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

int _isatty(int file)
{
	return 1;
}
<<<<<<< HEAD
 80039c8:	2001      	movs	r0, #1
 80039ca:	4770      	bx	lr

080039cc <_lseek>:
=======
 8003c38:	2001      	movs	r0, #1
 8003c3a:	4770      	bx	lr

08003c3c <_lseek>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
<<<<<<< HEAD
 80039cc:	2000      	movs	r0, #0
 80039ce:	4770      	bx	lr

080039d0 <_sbrk>:
=======
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	4770      	bx	lr

08003c40 <_sbrk>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
<<<<<<< HEAD
 80039d0:	490c      	ldr	r1, [pc, #48]	@ (8003a04 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003a08 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80039d4:	680b      	ldr	r3, [r1, #0]
{
 80039d6:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d8:	4c0c      	ldr	r4, [pc, #48]	@ (8003a0c <_sbrk+0x3c>)
 80039da:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80039dc:	b12b      	cbz	r3, 80039ea <_sbrk+0x1a>
=======
 8003c40:	490c      	ldr	r1, [pc, #48]	@ (8003c74 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c42:	4a0d      	ldr	r2, [pc, #52]	@ (8003c78 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8003c44:	680b      	ldr	r3, [r1, #0]
{
 8003c46:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c48:	4c0c      	ldr	r4, [pc, #48]	@ (8003c7c <_sbrk+0x3c>)
 8003c4a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8003c4c:	b12b      	cbz	r3, 8003c5a <_sbrk+0x1a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
<<<<<<< HEAD
 80039de:	4418      	add	r0, r3
 80039e0:	4290      	cmp	r0, r2
 80039e2:	d807      	bhi.n	80039f4 <_sbrk+0x24>
=======
 8003c4e:	4418      	add	r0, r3
 8003c50:	4290      	cmp	r0, r2
 8003c52:	d807      	bhi.n	8003c64 <_sbrk+0x24>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
<<<<<<< HEAD
 80039e4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <_sbrk+0x40>)
 80039ec:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80039ee:	4418      	add	r0, r3
 80039f0:	4290      	cmp	r0, r2
 80039f2:	d9f7      	bls.n	80039e4 <_sbrk+0x14>
    errno = ENOMEM;
 80039f4:	f004 ffb6 	bl	8008964 <__errno>
 80039f8:	230c      	movs	r3, #12
 80039fa:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	bd10      	pop	{r4, pc}
 8003a04:	20000d7c 	.word	0x20000d7c
 8003a08:	20020000 	.word	0x20020000
 8003a0c:	00000400 	.word	0x00000400
 8003a10:	200014c8 	.word	0x200014c8

08003a14 <SystemInit>:
=======
 8003c54:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003c5a:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <_sbrk+0x40>)
 8003c5c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003c5e:	4418      	add	r0, r3
 8003c60:	4290      	cmp	r0, r2
 8003c62:	d9f7      	bls.n	8003c54 <_sbrk+0x14>
    errno = ENOMEM;
 8003c64:	f004 ffb6 	bl	8008bd4 <__errno>
 8003c68:	230c      	movs	r3, #12
 8003c6a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003c6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd10      	pop	{r4, pc}
 8003c74:	20000d40 	.word	0x20000d40
 8003c78:	20020000 	.word	0x20020000
 8003c7c:	00000400 	.word	0x00000400
 8003c80:	20001488 	.word	0x20001488

08003c84 <SystemInit>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
<<<<<<< HEAD
 8003a14:	4a03      	ldr	r2, [pc, #12]	@ (8003a24 <SystemInit+0x10>)
 8003a16:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003a1a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a1e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
=======
 8003c84:	4a03      	ldr	r2, [pc, #12]	@ (8003c94 <SystemInit+0x10>)
 8003c86:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003c8a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c8e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< HEAD
 8003a22:	4770      	bx	lr
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <Reset_Handler>:
=======
 8003c92:	4770      	bx	lr
 8003c94:	e000ed00 	.word	0xe000ed00

08003c98 <Reset_Handler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
<<<<<<< HEAD
 8003a28:	480d      	ldr	r0, [pc, #52]	@ (8003a60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a2a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a2c:	f7ff fff2 	bl	8003a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a30:	480c      	ldr	r0, [pc, #48]	@ (8003a64 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a32:	490d      	ldr	r1, [pc, #52]	@ (8003a68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a34:	4a0d      	ldr	r2, [pc, #52]	@ (8003a6c <LoopForever+0xe>)
  movs r3, #0
 8003a36:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003a38:	e002      	b.n	8003a40 <LoopCopyDataInit>

08003a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a3e:	3304      	adds	r3, #4

08003a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a44:	d3f9      	bcc.n	8003a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a46:	4a0a      	ldr	r2, [pc, #40]	@ (8003a70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a48:	4c0a      	ldr	r4, [pc, #40]	@ (8003a74 <LoopForever+0x16>)
  movs r3, #0
 8003a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a4c:	e001      	b.n	8003a52 <LoopFillZerobss>

08003a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a50:	3204      	adds	r2, #4

08003a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a54:	d3fb      	bcc.n	8003a4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a56:	f004 ff8b 	bl	8008970 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a5a:	f7ff faa1 	bl	8002fa0 <main>

08003a5e <LoopForever>:

LoopForever:
    b LoopForever
 8003a5e:	e7fe      	b.n	8003a5e <LoopForever>
  ldr   r0, =_estack
 8003a60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a68:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8003a6c:	0805ac24 	.word	0x0805ac24
  ldr r2, =_sbss
 8003a70:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8003a74:	200014c8 	.word	0x200014c8

08003a78 <ADC1_2_IRQHandler>:
=======
 8003c98:	480d      	ldr	r0, [pc, #52]	@ (8003cd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c9a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003c9c:	f7ff fff2 	bl	8003c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ca0:	480c      	ldr	r0, [pc, #48]	@ (8003cd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ca2:	490d      	ldr	r1, [pc, #52]	@ (8003cd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8003cdc <LoopForever+0xe>)
  movs r3, #0
 8003ca6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003ca8:	e002      	b.n	8003cb0 <LoopCopyDataInit>

08003caa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003caa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cae:	3304      	adds	r3, #4

08003cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cb4:	d3f9      	bcc.n	8003caa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cb8:	4c0a      	ldr	r4, [pc, #40]	@ (8003ce4 <LoopForever+0x16>)
  movs r3, #0
 8003cba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cbc:	e001      	b.n	8003cc2 <LoopFillZerobss>

08003cbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cc0:	3204      	adds	r2, #4

08003cc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cc4:	d3fb      	bcc.n	8003cbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cc6:	f004 ff8b 	bl	8008be0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003cca:	f7ff faa1 	bl	8003210 <main>

08003cce <LoopForever>:

LoopForever:
    b LoopForever
 8003cce:	e7fe      	b.n	8003cce <LoopForever>
  ldr   r0, =_estack
 8003cd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003cd8:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8003cdc:	08065444 	.word	0x08065444
  ldr r2, =_sbss
 8003ce0:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8003ce4:	20001488 	.word	0x20001488

08003ce8 <ADC1_2_IRQHandler>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
<<<<<<< HEAD
 8003a78:	e7fe      	b.n	8003a78 <ADC1_2_IRQHandler>
	...

08003a7c <HAL_InitTick>:
=======
 8003ce8:	e7fe      	b.n	8003ce8 <ADC1_2_IRQHandler>
	...

08003cec <HAL_InitTick>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8003a7c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8003abc <HAL_InitTick+0x40>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	b90b      	cbnz	r3, 8003a88 <HAL_InitTick+0xc>
=======
 8003cec:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003cee:	4b0f      	ldr	r3, [pc, #60]	@ (8003d2c <HAL_InitTick+0x40>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	b90b      	cbnz	r3, 8003cf8 <HAL_InitTick+0xc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
<<<<<<< HEAD
 8003a84:	2001      	movs	r0, #1
=======
 8003cf4:	2001      	movs	r0, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
<<<<<<< HEAD
 8003a86:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003a88:	490d      	ldr	r1, [pc, #52]	@ (8003ac0 <HAL_InitTick+0x44>)
 8003a8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a8e:	4605      	mov	r5, r0
 8003a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a94:	6808      	ldr	r0, [r1, #0]
 8003a96:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a9a:	f000 fe13 	bl	80046c4 <HAL_SYSTICK_Config>
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	d1ef      	bne.n	8003a84 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003aa4:	2d0f      	cmp	r5, #15
 8003aa6:	d8ed      	bhi.n	8003a84 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4629      	mov	r1, r5
 8003aac:	f04f 30ff 	mov.w	r0, #4294967295
 8003ab0:	f000 fdbe 	bl	8004630 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ab4:	4b03      	ldr	r3, [pc, #12]	@ (8003ac4 <HAL_InitTick+0x48>)
 8003ab6:	4620      	mov	r0, r4
 8003ab8:	601d      	str	r5, [r3, #0]
}
 8003aba:	bd38      	pop	{r3, r4, r5, pc}
 8003abc:	20000034 	.word	0x20000034
 8003ac0:	20000030 	.word	0x20000030
 8003ac4:	20000038 	.word	0x20000038

08003ac8 <HAL_Init>:
{
 8003ac8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003aca:	2003      	movs	r0, #3
 8003acc:	f000 fd9e 	bl	800460c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ad0:	200e      	movs	r0, #14
 8003ad2:	f7ff ffd3 	bl	8003a7c <HAL_InitTick>
 8003ad6:	b110      	cbz	r0, 8003ade <HAL_Init+0x16>
    status = HAL_ERROR;
 8003ad8:	2401      	movs	r4, #1
}
 8003ada:	4620      	mov	r0, r4
 8003adc:	bd10      	pop	{r4, pc}
 8003ade:	4604      	mov	r4, r0
    HAL_MspInit();
 8003ae0:	f7ff fdec 	bl	80036bc <HAL_MspInit>
}
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	bd10      	pop	{r4, pc}

08003ae8 <HAL_IncTick>:
=======
 8003cf6:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003cf8:	490d      	ldr	r1, [pc, #52]	@ (8003d30 <HAL_InitTick+0x44>)
 8003cfa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cfe:	4605      	mov	r5, r0
 8003d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d04:	6808      	ldr	r0, [r1, #0]
 8003d06:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d0a:	f000 fe13 	bl	8004934 <HAL_SYSTICK_Config>
 8003d0e:	4604      	mov	r4, r0
 8003d10:	2800      	cmp	r0, #0
 8003d12:	d1ef      	bne.n	8003cf4 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d14:	2d0f      	cmp	r5, #15
 8003d16:	d8ed      	bhi.n	8003cf4 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d18:	4602      	mov	r2, r0
 8003d1a:	4629      	mov	r1, r5
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	f000 fdbe 	bl	80048a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d24:	4b03      	ldr	r3, [pc, #12]	@ (8003d34 <HAL_InitTick+0x48>)
 8003d26:	4620      	mov	r0, r4
 8003d28:	601d      	str	r5, [r3, #0]
}
 8003d2a:	bd38      	pop	{r3, r4, r5, pc}
 8003d2c:	20000030 	.word	0x20000030
 8003d30:	2000002c 	.word	0x2000002c
 8003d34:	20000034 	.word	0x20000034

08003d38 <HAL_Init>:
{
 8003d38:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d3a:	2003      	movs	r0, #3
 8003d3c:	f000 fd9e 	bl	800487c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d40:	200e      	movs	r0, #14
 8003d42:	f7ff ffd3 	bl	8003cec <HAL_InitTick>
 8003d46:	b110      	cbz	r0, 8003d4e <HAL_Init+0x16>
    status = HAL_ERROR;
 8003d48:	2401      	movs	r4, #1
}
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	bd10      	pop	{r4, pc}
 8003d4e:	4604      	mov	r4, r0
    HAL_MspInit();
 8003d50:	f7ff fdec 	bl	800392c <HAL_MspInit>
}
 8003d54:	4620      	mov	r0, r4
 8003d56:	bd10      	pop	{r4, pc}

08003d58 <HAL_IncTick>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
<<<<<<< HEAD
 8003ae8:	4a03      	ldr	r2, [pc, #12]	@ (8003af8 <HAL_IncTick+0x10>)
 8003aea:	4904      	ldr	r1, [pc, #16]	@ (8003afc <HAL_IncTick+0x14>)
 8003aec:	6813      	ldr	r3, [r2, #0]
 8003aee:	6809      	ldr	r1, [r1, #0]
 8003af0:	440b      	add	r3, r1
 8003af2:	6013      	str	r3, [r2, #0]
}
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000d80 	.word	0x20000d80
 8003afc:	20000034 	.word	0x20000034

08003b00 <HAL_GetTick>:
=======
 8003d58:	4a03      	ldr	r2, [pc, #12]	@ (8003d68 <HAL_IncTick+0x10>)
 8003d5a:	4904      	ldr	r1, [pc, #16]	@ (8003d6c <HAL_IncTick+0x14>)
 8003d5c:	6813      	ldr	r3, [r2, #0]
 8003d5e:	6809      	ldr	r1, [r1, #0]
 8003d60:	440b      	add	r3, r1
 8003d62:	6013      	str	r3, [r2, #0]
}
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	20000d44 	.word	0x20000d44
 8003d6c:	20000030 	.word	0x20000030

08003d70 <HAL_GetTick>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
<<<<<<< HEAD
 8003b00:	4b01      	ldr	r3, [pc, #4]	@ (8003b08 <HAL_GetTick+0x8>)
 8003b02:	6818      	ldr	r0, [r3, #0]
}
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20000d80 	.word	0x20000d80

08003b0c <HAL_Delay>:
=======
 8003d70:	4b01      	ldr	r3, [pc, #4]	@ (8003d78 <HAL_GetTick+0x8>)
 8003d72:	6818      	ldr	r0, [r3, #0]
}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	20000d44 	.word	0x20000d44

08003d7c <HAL_Delay>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
<<<<<<< HEAD
 8003b0c:	b538      	push	{r3, r4, r5, lr}
 8003b0e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003b10:	f7ff fff6 	bl	8003b00 <HAL_GetTick>
=======
 8003d7c:	b538      	push	{r3, r4, r5, lr}
 8003d7e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003d80:	f7ff fff6 	bl	8003d70 <HAL_GetTick>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
<<<<<<< HEAD
 8003b14:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003b16:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003b18:	d002      	beq.n	8003b20 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b1a:	4b04      	ldr	r3, [pc, #16]	@ (8003b2c <HAL_Delay+0x20>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b20:	f7ff ffee 	bl	8003b00 <HAL_GetTick>
 8003b24:	1b40      	subs	r0, r0, r5
 8003b26:	42a0      	cmp	r0, r4
 8003b28:	d3fa      	bcc.n	8003b20 <HAL_Delay+0x14>
  {
  }
}
 8003b2a:	bd38      	pop	{r3, r4, r5, pc}
 8003b2c:	20000034 	.word	0x20000034

08003b30 <HAL_ADC_Init>:
=======
 8003d84:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003d86:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003d88:	d002      	beq.n	8003d90 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d8a:	4b04      	ldr	r3, [pc, #16]	@ (8003d9c <HAL_Delay+0x20>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d90:	f7ff ffee 	bl	8003d70 <HAL_GetTick>
 8003d94:	1b40      	subs	r0, r0, r5
 8003d96:	42a0      	cmp	r0, r4
 8003d98:	d3fa      	bcc.n	8003d90 <HAL_Delay+0x14>
  {
  }
}
 8003d9a:	bd38      	pop	{r3, r4, r5, pc}
 8003d9c:	20000030 	.word	0x20000030

08003da0 <HAL_ADC_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
<<<<<<< HEAD
 8003b30:	b530      	push	{r4, r5, lr}
 8003b32:	b083      	sub	sp, #12
=======
 8003da0:	b530      	push	{r4, r5, lr}
 8003da2:	b083      	sub	sp, #12
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
<<<<<<< HEAD
 8003b34:	2300      	movs	r3, #0
 8003b36:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	d05c      	beq.n	8003bf6 <HAL_ADC_Init+0xc6>
=======
 8003da4:	2300      	movs	r3, #0
 8003da6:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d05c      	beq.n	8003e66 <HAL_ADC_Init+0xc6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
<<<<<<< HEAD
 8003b3c:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8003b3e:	4604      	mov	r4, r0
 8003b40:	2d00      	cmp	r5, #0
 8003b42:	f000 80cc 	beq.w	8003cde <HAL_ADC_Init+0x1ae>
=======
 8003dac:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8003dae:	4604      	mov	r4, r0
 8003db0:	2d00      	cmp	r5, #0
 8003db2:	f000 80cc 	beq.w	8003f4e <HAL_ADC_Init+0x1ae>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
<<<<<<< HEAD
 8003b46:	6822      	ldr	r2, [r4, #0]
=======
 8003db6:	6822      	ldr	r2, [r4, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003b48:	6893      	ldr	r3, [r2, #8]
 8003b4a:	009d      	lsls	r5, r3, #2
 8003b4c:	d505      	bpl.n	8003b5a <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b4e:	6893      	ldr	r3, [r2, #8]
 8003b50:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003b54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b58:	6093      	str	r3, [r2, #8]
=======
 8003db8:	6893      	ldr	r3, [r2, #8]
 8003dba:	009d      	lsls	r5, r3, #2
 8003dbc:	d505      	bpl.n	8003dca <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003dbe:	6893      	ldr	r3, [r2, #8]
 8003dc0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003dc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003dc8:	6093      	str	r3, [r2, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003b5a:	6893      	ldr	r3, [r2, #8]
 8003b5c:	00d8      	lsls	r0, r3, #3
 8003b5e:	d419      	bmi.n	8003b94 <HAL_ADC_Init+0x64>
=======
 8003dca:	6893      	ldr	r3, [r2, #8]
 8003dcc:	00d8      	lsls	r0, r3, #3
 8003dce:	d419      	bmi.n	8003e04 <HAL_ADC_Init+0x64>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
<<<<<<< HEAD
 8003b60:	4b78      	ldr	r3, [pc, #480]	@ (8003d44 <HAL_ADC_Init+0x214>)
 8003b62:	4879      	ldr	r0, [pc, #484]	@ (8003d48 <HAL_ADC_Init+0x218>)
 8003b64:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003b66:	6891      	ldr	r1, [r2, #8]
 8003b68:	099b      	lsrs	r3, r3, #6
 8003b6a:	fba0 0303 	umull	r0, r3, r0, r3
 8003b6e:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8003b72:	099b      	lsrs	r3, r3, #6
 8003b74:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003b78:	3301      	adds	r3, #1
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003b80:	6091      	str	r1, [r2, #8]
 8003b82:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003b84:	9b01      	ldr	r3, [sp, #4]
 8003b86:	b12b      	cbz	r3, 8003b94 <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8003b88:	9b01      	ldr	r3, [sp, #4]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003b8e:	9b01      	ldr	r3, [sp, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f9      	bne.n	8003b88 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b94:	6893      	ldr	r3, [r2, #8]
 8003b96:	00d9      	lsls	r1, r3, #3
 8003b98:	d430      	bmi.n	8003bfc <HAL_ADC_Init+0xcc>
=======
 8003dd0:	4b78      	ldr	r3, [pc, #480]	@ (8003fb4 <HAL_ADC_Init+0x214>)
 8003dd2:	4879      	ldr	r0, [pc, #484]	@ (8003fb8 <HAL_ADC_Init+0x218>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003dd6:	6891      	ldr	r1, [r2, #8]
 8003dd8:	099b      	lsrs	r3, r3, #6
 8003dda:	fba0 0303 	umull	r0, r3, r0, r3
 8003dde:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8003de2:	099b      	lsrs	r3, r3, #6
 8003de4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003de8:	3301      	adds	r3, #1
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003df0:	6091      	str	r1, [r2, #8]
 8003df2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003df4:	9b01      	ldr	r3, [sp, #4]
 8003df6:	b12b      	cbz	r3, 8003e04 <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8003df8:	9b01      	ldr	r3, [sp, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003dfe:	9b01      	ldr	r3, [sp, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1f9      	bne.n	8003df8 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e04:	6893      	ldr	r3, [r2, #8]
 8003e06:	00d9      	lsls	r1, r3, #3
 8003e08:	d430      	bmi.n	8003e6c <HAL_ADC_Init+0xcc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
<<<<<<< HEAD
 8003b9a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003b9c:	f043 0310 	orr.w	r3, r3, #16
 8003ba0:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba2:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003ba4:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba6:	4303      	orrs	r3, r0
 8003ba8:	6623      	str	r3, [r4, #96]	@ 0x60
=======
 8003e0a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e0c:	f043 0310 	orr.w	r3, r3, #16
 8003e10:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e12:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003e14:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e16:	4303      	orrs	r3, r0
 8003e18:	6623      	str	r3, [r4, #96]	@ 0x60
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003baa:	6893      	ldr	r3, [r2, #8]
 8003bac:	f013 0f04 	tst.w	r3, #4
=======
 8003e1a:	6893      	ldr	r3, [r2, #8]
 8003e1c:	f013 0f04 	tst.w	r3, #4
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
<<<<<<< HEAD
 8003bb0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003bb2:	d11c      	bne.n	8003bee <HAL_ADC_Init+0xbe>
 8003bb4:	06db      	lsls	r3, r3, #27
 8003bb6:	d41a      	bmi.n	8003bee <HAL_ADC_Init+0xbe>
=======
 8003e20:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e22:	d11c      	bne.n	8003e5e <HAL_ADC_Init+0xbe>
 8003e24:	06db      	lsls	r3, r3, #27
 8003e26:	d41a      	bmi.n	8003e5e <HAL_ADC_Init+0xbe>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< HEAD
 8003bb8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003bba:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003bbe:	f043 0302 	orr.w	r3, r3, #2
 8003bc2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bc4:	6893      	ldr	r3, [r2, #8]
 8003bc6:	07dd      	lsls	r5, r3, #31
 8003bc8:	d432      	bmi.n	8003c30 <HAL_ADC_Init+0x100>
=======
 8003e28:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e2a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003e2e:	f043 0302 	orr.w	r3, r3, #2
 8003e32:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e34:	6893      	ldr	r3, [r2, #8]
 8003e36:	07dd      	lsls	r5, r3, #31
 8003e38:	d432      	bmi.n	8003ea0 <HAL_ADC_Init+0x100>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
<<<<<<< HEAD
 8003bca:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003bce:	d017      	beq.n	8003c00 <HAL_ADC_Init+0xd0>
 8003bd0:	4b5e      	ldr	r3, [pc, #376]	@ (8003d4c <HAL_ADC_Init+0x21c>)
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d014      	beq.n	8003c00 <HAL_ADC_Init+0xd0>
 8003bd6:	495e      	ldr	r1, [pc, #376]	@ (8003d50 <HAL_ADC_Init+0x220>)
 8003bd8:	4b5e      	ldr	r3, [pc, #376]	@ (8003d54 <HAL_ADC_Init+0x224>)
 8003bda:	6889      	ldr	r1, [r1, #8]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	430b      	orrs	r3, r1
 8003be0:	495d      	ldr	r1, [pc, #372]	@ (8003d58 <HAL_ADC_Init+0x228>)
 8003be2:	6889      	ldr	r1, [r1, #8]
 8003be4:	430b      	orrs	r3, r1
 8003be6:	07d9      	lsls	r1, r3, #31
 8003be8:	d422      	bmi.n	8003c30 <HAL_ADC_Init+0x100>
=======
 8003e3a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003e3e:	d017      	beq.n	8003e70 <HAL_ADC_Init+0xd0>
 8003e40:	4b5e      	ldr	r3, [pc, #376]	@ (8003fbc <HAL_ADC_Init+0x21c>)
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d014      	beq.n	8003e70 <HAL_ADC_Init+0xd0>
 8003e46:	495e      	ldr	r1, [pc, #376]	@ (8003fc0 <HAL_ADC_Init+0x220>)
 8003e48:	4b5e      	ldr	r3, [pc, #376]	@ (8003fc4 <HAL_ADC_Init+0x224>)
 8003e4a:	6889      	ldr	r1, [r1, #8]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	430b      	orrs	r3, r1
 8003e50:	495d      	ldr	r1, [pc, #372]	@ (8003fc8 <HAL_ADC_Init+0x228>)
 8003e52:	6889      	ldr	r1, [r1, #8]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	07d9      	lsls	r1, r3, #31
 8003e58:	d422      	bmi.n	8003ea0 <HAL_ADC_Init+0x100>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
<<<<<<< HEAD
 8003bea:	495c      	ldr	r1, [pc, #368]	@ (8003d5c <HAL_ADC_Init+0x22c>)
 8003bec:	e01a      	b.n	8003c24 <HAL_ADC_Init+0xf4>
=======
 8003e5a:	495c      	ldr	r1, [pc, #368]	@ (8003fcc <HAL_ADC_Init+0x22c>)
 8003e5c:	e01a      	b.n	8003e94 <HAL_ADC_Init+0xf4>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
<<<<<<< HEAD
 8003bee:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003bf0:	f043 0310 	orr.w	r3, r3, #16
 8003bf4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8003bf6:	2001      	movs	r0, #1
=======
 8003e5e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e60:	f043 0310 	orr.w	r3, r3, #16
 8003e64:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8003e66:	2001      	movs	r0, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
<<<<<<< HEAD
 8003bf8:	b003      	add	sp, #12
 8003bfa:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	e7d4      	b.n	8003baa <HAL_ADC_Init+0x7a>
 8003c00:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8003c04:	4b51      	ldr	r3, [pc, #324]	@ (8003d4c <HAL_ADC_Init+0x21c>)
 8003c06:	688d      	ldr	r5, [r1, #8]
 8003c08:	6899      	ldr	r1, [r3, #8]
 8003c0a:	07c9      	lsls	r1, r1, #31
 8003c0c:	d410      	bmi.n	8003c30 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c0e:	07ed      	lsls	r5, r5, #31
 8003c10:	d40e      	bmi.n	8003c30 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003c12:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003c16:	f000 8092 	beq.w	8003d3e <HAL_ADC_Init+0x20e>
 8003c1a:	4950      	ldr	r1, [pc, #320]	@ (8003d5c <HAL_ADC_Init+0x22c>)
 8003c1c:	4d50      	ldr	r5, [pc, #320]	@ (8003d60 <HAL_ADC_Init+0x230>)
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	bf08      	it	eq
 8003c22:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003c24:	688b      	ldr	r3, [r1, #8]
 8003c26:	6865      	ldr	r5, [r4, #4]
 8003c28:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003c2c:	432b      	orrs	r3, r5
 8003c2e:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8003c30:	68e5      	ldr	r5, [r4, #12]
 8003c32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003c34:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8003c38:	432b      	orrs	r3, r5
 8003c3a:	68a5      	ldr	r5, [r4, #8]
 8003c3c:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c3e:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c40:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8003c42:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c4a:	d04e      	beq.n	8003cea <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c4c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003c4e:	b121      	cbz	r1, 8003c5a <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8003c50:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003c52:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003c56:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003c58:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003c5a:	68d5      	ldr	r5, [r2, #12]
 8003c5c:	4941      	ldr	r1, [pc, #260]	@ (8003d64 <HAL_ADC_Init+0x234>)
 8003c5e:	4029      	ands	r1, r5
 8003c60:	4319      	orrs	r1, r3
 8003c62:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003c64:	6913      	ldr	r3, [r2, #16]
 8003c66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c68:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	6113      	str	r3, [r2, #16]
=======
 8003e68:	b003      	add	sp, #12
 8003e6a:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	e7d4      	b.n	8003e1a <HAL_ADC_Init+0x7a>
 8003e70:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8003e74:	4b51      	ldr	r3, [pc, #324]	@ (8003fbc <HAL_ADC_Init+0x21c>)
 8003e76:	688d      	ldr	r5, [r1, #8]
 8003e78:	6899      	ldr	r1, [r3, #8]
 8003e7a:	07c9      	lsls	r1, r1, #31
 8003e7c:	d410      	bmi.n	8003ea0 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e7e:	07ed      	lsls	r5, r5, #31
 8003e80:	d40e      	bmi.n	8003ea0 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e82:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003e86:	f000 8092 	beq.w	8003fae <HAL_ADC_Init+0x20e>
 8003e8a:	4950      	ldr	r1, [pc, #320]	@ (8003fcc <HAL_ADC_Init+0x22c>)
 8003e8c:	4d50      	ldr	r5, [pc, #320]	@ (8003fd0 <HAL_ADC_Init+0x230>)
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	bf08      	it	eq
 8003e92:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003e94:	688b      	ldr	r3, [r1, #8]
 8003e96:	6865      	ldr	r5, [r4, #4]
 8003e98:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003e9c:	432b      	orrs	r3, r5
 8003e9e:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8003ea0:	68e5      	ldr	r5, [r4, #12]
 8003ea2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ea4:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8003ea8:	432b      	orrs	r3, r5
 8003eaa:	68a5      	ldr	r5, [r4, #8]
 8003eac:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003eae:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003eb0:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8003eb2:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003eba:	d04e      	beq.n	8003f5a <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ebc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003ebe:	b121      	cbz	r1, 8003eca <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8003ec0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ec2:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ec6:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ec8:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003eca:	68d5      	ldr	r5, [r2, #12]
 8003ecc:	4941      	ldr	r1, [pc, #260]	@ (8003fd4 <HAL_ADC_Init+0x234>)
 8003ece:	4029      	ands	r1, r5
 8003ed0:	4319      	orrs	r1, r3
 8003ed2:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ed4:	6913      	ldr	r3, [r2, #16]
 8003ed6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ed8:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8003edc:	430b      	orrs	r3, r1
 8003ede:	6113      	str	r3, [r2, #16]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
<<<<<<< HEAD
 8003c70:	6893      	ldr	r3, [r2, #8]
 8003c72:	071b      	lsls	r3, r3, #28
 8003c74:	d424      	bmi.n	8003cc0 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003c76:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c78:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003c7c:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003c7e:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c82:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003c84:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003c88:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003c8c:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8003c8e:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003c90:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c92:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003c94:	2900      	cmp	r1, #0
 8003c96:	d035      	beq.n	8003d04 <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c9c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003c9e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003ca2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003ca6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003caa:	430b      	orrs	r3, r1
 8003cac:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003cb0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d031      	beq.n	8003d1c <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003cb8:	6913      	ldr	r3, [r2, #16]
 8003cba:	f023 0301 	bic.w	r3, r3, #1
 8003cbe:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003cc0:	6963      	ldr	r3, [r4, #20]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d016      	beq.n	8003cf4 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003cc6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003cc8:	f023 030f 	bic.w	r3, r3, #15
 8003ccc:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003cce:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003cd0:	f023 0303 	bic.w	r3, r3, #3
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8003cda:	b003      	add	sp, #12
 8003cdc:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003cde:	f7ff fd07 	bl	80036f0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003ce2:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003ce4:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8003ce8:	e72d      	b.n	8003b46 <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003cea:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003cec:	3901      	subs	r1, #1
 8003cee:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003cf2:	e7ab      	b.n	8003c4c <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003cf4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003cf6:	6a23      	ldr	r3, [r4, #32]
 8003cf8:	f021 010f 	bic.w	r1, r1, #15
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	430b      	orrs	r3, r1
 8003d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d02:	e7e4      	b.n	8003cce <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d08:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003d0a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003d0e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003d12:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d16:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003d1a:	e7c9      	b.n	8003cb0 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003d1c:	6911      	ldr	r1, [r2, #16]
 8003d1e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003d20:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003d22:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8003d26:	f021 0104 	bic.w	r1, r1, #4
 8003d2a:	432b      	orrs	r3, r5
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003d34:	430b      	orrs	r3, r1
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	6113      	str	r3, [r2, #16]
 8003d3c:	e7c0      	b.n	8003cc0 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003d3e:	4908      	ldr	r1, [pc, #32]	@ (8003d60 <HAL_ADC_Init+0x230>)
 8003d40:	e770      	b.n	8003c24 <HAL_ADC_Init+0xf4>
 8003d42:	bf00      	nop
 8003d44:	20000030 	.word	0x20000030
 8003d48:	053e2d63 	.word	0x053e2d63
 8003d4c:	50000100 	.word	0x50000100
 8003d50:	50000400 	.word	0x50000400
 8003d54:	50000500 	.word	0x50000500
 8003d58:	50000600 	.word	0x50000600
 8003d5c:	50000700 	.word	0x50000700
 8003d60:	50000300 	.word	0x50000300
 8003d64:	fff04007 	.word	0xfff04007

08003d68 <HAL_ADC_ConvCpltCallback>:
=======
 8003ee0:	6893      	ldr	r3, [r2, #8]
 8003ee2:	071b      	lsls	r3, r3, #28
 8003ee4:	d424      	bmi.n	8003f30 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003ee6:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ee8:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003eec:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003eee:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ef2:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003ef4:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ef8:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003efc:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8003efe:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003f00:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f02:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003f04:	2900      	cmp	r1, #0
 8003f06:	d035      	beq.n	8003f74 <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f0c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003f0e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003f12:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f1a:	430b      	orrs	r3, r1
 8003f1c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003f20:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d031      	beq.n	8003f8c <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f28:	6913      	ldr	r3, [r2, #16]
 8003f2a:	f023 0301 	bic.w	r3, r3, #1
 8003f2e:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f30:	6963      	ldr	r3, [r4, #20]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d016      	beq.n	8003f64 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f36:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003f38:	f023 030f 	bic.w	r3, r3, #15
 8003f3c:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f3e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003f40:	f023 0303 	bic.w	r3, r3, #3
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8003f4a:	b003      	add	sp, #12
 8003f4c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003f4e:	f7ff fd07 	bl	8003960 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003f52:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003f54:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8003f58:	e72d      	b.n	8003db6 <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f5a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003f5c:	3901      	subs	r1, #1
 8003f5e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003f62:	e7ab      	b.n	8003ebc <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003f64:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003f66:	6a23      	ldr	r3, [r4, #32]
 8003f68:	f021 010f 	bic.w	r1, r1, #15
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	430b      	orrs	r3, r1
 8003f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f72:	e7e4      	b.n	8003f3e <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f78:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f7a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003f7e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f82:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f86:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003f8a:	e7c9      	b.n	8003f20 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f8c:	6911      	ldr	r1, [r2, #16]
 8003f8e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003f90:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003f92:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8003f96:	f021 0104 	bic.w	r1, r1, #4
 8003f9a:	432b      	orrs	r3, r5
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003fa0:	430b      	orrs	r3, r1
 8003fa2:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003fa4:	430b      	orrs	r3, r1
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	6113      	str	r3, [r2, #16]
 8003fac:	e7c0      	b.n	8003f30 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fae:	4908      	ldr	r1, [pc, #32]	@ (8003fd0 <HAL_ADC_Init+0x230>)
 8003fb0:	e770      	b.n	8003e94 <HAL_ADC_Init+0xf4>
 8003fb2:	bf00      	nop
 8003fb4:	2000002c 	.word	0x2000002c
 8003fb8:	053e2d63 	.word	0x053e2d63
 8003fbc:	50000100 	.word	0x50000100
 8003fc0:	50000400 	.word	0x50000400
 8003fc4:	50000500 	.word	0x50000500
 8003fc8:	50000600 	.word	0x50000600
 8003fcc:	50000700 	.word	0x50000700
 8003fd0:	50000300 	.word	0x50000300
 8003fd4:	fff04007 	.word	0xfff04007

08003fd8 <HAL_ADC_ConvCpltCallback>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
<<<<<<< HEAD
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop

08003d6c <HAL_ADC_ConvHalfCpltCallback>:
=======
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop

08003fdc <HAL_ADC_ConvHalfCpltCallback>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
<<<<<<< HEAD
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop

08003d70 <ADC_DMAHalfConvCplt>:
=======
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop

08003fe0 <ADC_DMAHalfConvCplt>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 8003d70:	b508      	push	{r3, lr}
=======
 8003fe0:	b508      	push	{r3, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
<<<<<<< HEAD
 8003d72:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8003d74:	f7ff fffa 	bl	8003d6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d78:	bd08      	pop	{r3, pc}
 8003d7a:	bf00      	nop

08003d7c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d80:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003d82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d84:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8003d88:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003d8c:	d11d      	bne.n	8003dca <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d8e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d94:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003d96:	680a      	ldr	r2, [r1, #0]
 8003d98:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d9c:	68ca      	ldr	r2, [r1, #12]
 8003d9e:	d01b      	beq.n	8003dd8 <ADC_DMAConvCplt+0x58>
 8003da0:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8003da4:	d10d      	bne.n	8003dc2 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003da6:	68ca      	ldr	r2, [r1, #12]
 8003da8:	0494      	lsls	r4, r2, #18
 8003daa:	d40a      	bmi.n	8003dc2 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003dac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003db2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003db4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003db6:	04d1      	lsls	r1, r2, #19
 8003db8:	d403      	bmi.n	8003dc2 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dbc:	f042 0201 	orr.w	r2, r2, #1
 8003dc0:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff ffd0 	bl	8003d68 <HAL_ADC_ConvCpltCallback>
}
 8003dc8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003dca:	06d2      	lsls	r2, r2, #27
 8003dcc:	d40a      	bmi.n	8003de4 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003dd8:	0790      	lsls	r0, r2, #30
 8003dda:	d5e7      	bpl.n	8003dac <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff ffc3 	bl	8003d68 <HAL_ADC_ConvCpltCallback>
 8003de2:	e7f1      	b.n	8003dc8 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff ffc9 	bl	8003d7c <HAL_ADC_ErrorCallback>
}
 8003dea:	bd10      	pop	{r4, pc}

08003dec <ADC_DMAError>:
=======
 8003fe2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8003fe4:	f7ff fffa 	bl	8003fdc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fe8:	bd08      	pop	{r3, pc}
 8003fea:	bf00      	nop

08003fec <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop

08003ff0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ff0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ff2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ff4:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8003ff8:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ffa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ffc:	d11d      	bne.n	800403a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003ffe:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004000:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004004:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004006:	680a      	ldr	r2, [r1, #0]
 8004008:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800400c:	68ca      	ldr	r2, [r1, #12]
 800400e:	d01b      	beq.n	8004048 <ADC_DMAConvCplt+0x58>
 8004010:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8004014:	d10d      	bne.n	8004032 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004016:	68ca      	ldr	r2, [r1, #12]
 8004018:	0494      	lsls	r4, r2, #18
 800401a:	d40a      	bmi.n	8004032 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800401c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800401e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004022:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004024:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004026:	04d1      	lsls	r1, r2, #19
 8004028:	d403      	bmi.n	8004032 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800402a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800402c:	f042 0201 	orr.w	r2, r2, #1
 8004030:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004032:	4618      	mov	r0, r3
 8004034:	f7ff ffd0 	bl	8003fd8 <HAL_ADC_ConvCpltCallback>
}
 8004038:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800403a:	06d2      	lsls	r2, r2, #27
 800403c:	d40a      	bmi.n	8004054 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800403e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004046:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004048:	0790      	lsls	r0, r2, #30
 800404a:	d5e7      	bpl.n	800401c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff ffc3 	bl	8003fd8 <HAL_ADC_ConvCpltCallback>
 8004052:	e7f1      	b.n	8004038 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff ffc9 	bl	8003fec <HAL_ADC_ErrorCallback>
}
 800405a:	bd10      	pop	{r4, pc}

0800405c <ADC_DMAError>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
<<<<<<< HEAD
 8003dec:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8003dee:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003df0:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8003df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003df6:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003df8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003dfa:	f043 0304 	orr.w	r3, r3, #4
 8003dfe:	6603      	str	r3, [r0, #96]	@ 0x60
=======
 800405c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 800405e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004060:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004066:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004068:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800406a:	f043 0304 	orr.w	r3, r3, #4
 800406e:	6603      	str	r3, [r0, #96]	@ 0x60
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
<<<<<<< HEAD
 8003e00:	f7ff ffbc 	bl	8003d7c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003e04:	bd08      	pop	{r3, pc}
 8003e06:	bf00      	nop

08003e08 <HAL_ADC_ConfigChannel>:
{
 8003e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8003e0c:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8003e10:	b082      	sub	sp, #8
 8003e12:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003e14:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003e16:	f04f 0000 	mov.w	r0, #0
 8003e1a:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003e1c:	f000 811e 	beq.w	800405c <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e20:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003e22:	2001      	movs	r0, #1
 8003e24:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e28:	6894      	ldr	r4, [r2, #8]
 8003e2a:	0764      	lsls	r4, r4, #29
 8003e2c:	d467      	bmi.n	8003efe <HAL_ADC_ConfigChannel+0xf6>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003e2e:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003e30:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8003e34:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003e38:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8003e3c:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003e3e:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8003e42:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003e46:	f854 500e 	ldr.w	r5, [r4, lr]
 8003e4a:	261f      	movs	r6, #31
 8003e4c:	fa00 f00c 	lsl.w	r0, r0, ip
 8003e50:	fa06 fc0c 	lsl.w	ip, r6, ip
 8003e54:	ea25 0c0c 	bic.w	ip, r5, ip
 8003e58:	ea40 000c 	orr.w	r0, r0, ip
 8003e5c:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e60:	6890      	ldr	r0, [r2, #8]
 8003e62:	0747      	lsls	r7, r0, #29
 8003e64:	d555      	bpl.n	8003f12 <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e66:	6890      	ldr	r0, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003e68:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e6a:	6894      	ldr	r4, [r2, #8]
 8003e6c:	07e5      	lsls	r5, r4, #31
 8003e6e:	d412      	bmi.n	8003e96 <HAL_ADC_ConfigChannel+0x8e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003e70:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003e72:	4cba      	ldr	r4, [pc, #744]	@ (800415c <HAL_ADC_ConfigChannel+0x354>)
 8003e74:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8003e78:	f006 0718 	and.w	r7, r6, #24
 8003e7c:	40fc      	lsrs	r4, r7
 8003e7e:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8003e82:	4004      	ands	r4, r0
 8003e84:	ea25 0507 	bic.w	r5, r5, r7
 8003e88:	432c      	orrs	r4, r5
 8003e8a:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003e8e:	4cb4      	ldr	r4, [pc, #720]	@ (8004160 <HAL_ADC_ConfigChannel+0x358>)
 8003e90:	42a6      	cmp	r6, r4
 8003e92:	f000 8090 	beq.w	8003fb6 <HAL_ADC_ConfigChannel+0x1ae>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003e96:	49b3      	ldr	r1, [pc, #716]	@ (8004164 <HAL_ADC_ConfigChannel+0x35c>)
 8003e98:	4208      	tst	r0, r1
 8003e9a:	d02e      	beq.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e9c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003ea0:	f000 80da 	beq.w	8004058 <HAL_ADC_ConfigChannel+0x250>
 8003ea4:	4db0      	ldr	r5, [pc, #704]	@ (8004168 <HAL_ADC_ConfigChannel+0x360>)
 8003ea6:	49b1      	ldr	r1, [pc, #708]	@ (800416c <HAL_ADC_ConfigChannel+0x364>)
 8003ea8:	4cb1      	ldr	r4, [pc, #708]	@ (8004170 <HAL_ADC_ConfigChannel+0x368>)
 8003eaa:	42aa      	cmp	r2, r5
 8003eac:	bf08      	it	eq
 8003eae:	4621      	moveq	r1, r4
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003eb0:	4cb0      	ldr	r4, [pc, #704]	@ (8004174 <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003eb2:	6889      	ldr	r1, [r1, #8]
 8003eb4:	42a0      	cmp	r0, r4
 8003eb6:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 8003eba:	f000 80d3 	beq.w	8004064 <HAL_ADC_ConfigChannel+0x25c>
 8003ebe:	4cae      	ldr	r4, [pc, #696]	@ (8004178 <HAL_ADC_ConfigChannel+0x370>)
 8003ec0:	42a0      	cmp	r0, r4
 8003ec2:	f000 80cf 	beq.w	8004064 <HAL_ADC_ConfigChannel+0x25c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ec6:	4cad      	ldr	r4, [pc, #692]	@ (800417c <HAL_ADC_ConfigChannel+0x374>)
 8003ec8:	42a0      	cmp	r0, r4
 8003eca:	f000 80f4 	beq.w	80040b6 <HAL_ADC_ConfigChannel+0x2ae>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ece:	4cac      	ldr	r4, [pc, #688]	@ (8004180 <HAL_ADC_ConfigChannel+0x378>)
 8003ed0:	42a0      	cmp	r0, r4
 8003ed2:	d112      	bne.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ed4:	0249      	lsls	r1, r1, #9
 8003ed6:	d410      	bmi.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ed8:	49a3      	ldr	r1, [pc, #652]	@ (8004168 <HAL_ADC_ConfigChannel+0x360>)
 8003eda:	428a      	cmp	r2, r1
 8003edc:	d00d      	beq.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ede:	48a4      	ldr	r0, [pc, #656]	@ (8004170 <HAL_ADC_ConfigChannel+0x368>)
 8003ee0:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 8003ee4:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003ee8:	bf08      	it	eq
 8003eea:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003eec:	688a      	ldr	r2, [r1, #8]
 8003eee:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003ef2:	432a      	orrs	r2, r5
 8003ef4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003ef8:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003efa:	2000      	movs	r0, #0
 8003efc:	e003      	b.n	8003f06 <HAL_ADC_ConfigChannel+0xfe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003efe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f00:	f042 0220 	orr.w	r2, r2, #32
 8003f04:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8003f0c:	b002      	add	sp, #8
 8003f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f12:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f14:	6808      	ldr	r0, [r1, #0]
 8003f16:	0726      	lsls	r6, r4, #28
 8003f18:	d4a7      	bmi.n	8003e6a <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f1a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8003f1c:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8003f20:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003f22:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8003f24:	40b4      	lsls	r4, r6
 8003f26:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003f2a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8003f2e:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003f32:	f102 0714 	add.w	r7, r2, #20
 8003f36:	f000 812d 	beq.w	8004194 <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 8003f3a:	40b5      	lsls	r5, r6
 8003f3c:	583e      	ldr	r6, [r7, r0]
 8003f3e:	4034      	ands	r4, r6
 8003f40:	432c      	orrs	r4, r5
 8003f42:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003f44:	6950      	ldr	r0, [r2, #20]
 8003f46:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003f4a:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f4c:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003f50:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f52:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f54:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f56:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003f5a:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f5c:	f000 80d6 	beq.w	800410c <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f60:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8003f64:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8003f66:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8003f6a:	40b5      	lsls	r5, r6
 8003f6c:	4e85      	ldr	r6, [pc, #532]	@ (8004184 <HAL_ADC_ConfigChannel+0x37c>)
 8003f6e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003f72:	ea0c 0606 	and.w	r6, ip, r6
 8003f76:	4306      	orrs	r6, r0
 8003f78:	4335      	orrs	r5, r6
 8003f7a:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8003f7e:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f82:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8003f84:	698e      	ldr	r6, [r1, #24]
 8003f86:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8003f8a:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8003f8e:	4330      	orrs	r0, r6
 8003f90:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f94:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003f96:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8003f98:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003f9c:	f1a5 0501 	sub.w	r5, r5, #1
 8003fa0:	fab5 f585 	clz	r5, r5
 8003fa4:	096d      	lsrs	r5, r5, #5
 8003fa6:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8003faa:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8003fae:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003fb2:	6808      	ldr	r0, [r1, #0]
}
 8003fb4:	e759      	b.n	8003e6a <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fb6:	2f00      	cmp	r7, #0
 8003fb8:	f000 8092 	beq.w	80040e0 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fbc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003fc0:	2c00      	cmp	r4, #0
 8003fc2:	f000 80ef 	beq.w	80041a4 <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 8003fc6:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fca:	3401      	adds	r4, #1
 8003fcc:	f004 041f 	and.w	r4, r4, #31
 8003fd0:	2c09      	cmp	r4, #9
 8003fd2:	f240 80e7 	bls.w	80041a4 <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd6:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003fda:	2c00      	cmp	r4, #0
 8003fdc:	f000 8186 	beq.w	80042ec <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003fe0:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fe4:	3401      	adds	r4, #1
 8003fe6:	06a4      	lsls	r4, r4, #26
 8003fe8:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fec:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003ff0:	2d00      	cmp	r5, #0
 8003ff2:	f000 8180 	beq.w	80042f6 <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 8003ff6:	fab5 f585 	clz	r5, r5
 8003ffa:	3501      	adds	r5, #1
 8003ffc:	f005 051f 	and.w	r5, r5, #31
 8004000:	2601      	movs	r6, #1
 8004002:	fa06 f505 	lsl.w	r5, r6, r5
 8004006:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004008:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800400c:	2800      	cmp	r0, #0
 800400e:	f000 8170 	beq.w	80042f2 <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 8004012:	fab0 f080 	clz	r0, r0
 8004016:	1c45      	adds	r5, r0, #1
 8004018:	f005 051f 	and.w	r5, r5, #31
 800401c:	2003      	movs	r0, #3
 800401e:	f06f 061d 	mvn.w	r6, #29
 8004022:	fb10 6005 	smlabb	r0, r0, r5, r6
 8004026:	0500      	lsls	r0, r0, #20
 8004028:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800402c:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800402e:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8004030:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004032:	f005 0504 	and.w	r5, r5, #4
 8004036:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800403a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800403e:	fa04 f700 	lsl.w	r7, r4, r0
 8004042:	f04f 0c07 	mov.w	ip, #7
 8004046:	5974      	ldr	r4, [r6, r5]
 8004048:	fa0c f000 	lsl.w	r0, ip, r0
 800404c:	ea24 0000 	bic.w	r0, r4, r0
 8004050:	4338      	orrs	r0, r7
 8004052:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004054:	6808      	ldr	r0, [r1, #0]
}
 8004056:	e71e      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004058:	4945      	ldr	r1, [pc, #276]	@ (8004170 <HAL_ADC_ConfigChannel+0x368>)
 800405a:	e729      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 800405c:	2002      	movs	r0, #2
}
 800405e:	b002      	add	sp, #8
 8004060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004064:	020c      	lsls	r4, r1, #8
 8004066:	f53f af48 	bmi.w	8003efa <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800406a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800406e:	d04b      	beq.n	8004108 <HAL_ADC_ConfigChannel+0x300>
 8004070:	4945      	ldr	r1, [pc, #276]	@ (8004188 <HAL_ADC_ConfigChannel+0x380>)
 8004072:	428a      	cmp	r2, r1
 8004074:	f47f af41 	bne.w	8003efa <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004078:	483c      	ldr	r0, [pc, #240]	@ (800416c <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800407a:	4a44      	ldr	r2, [pc, #272]	@ (800418c <HAL_ADC_ConfigChannel+0x384>)
 800407c:	4c44      	ldr	r4, [pc, #272]	@ (8004190 <HAL_ADC_ConfigChannel+0x388>)
 800407e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004080:	6881      	ldr	r1, [r0, #8]
 8004082:	0992      	lsrs	r2, r2, #6
 8004084:	fba4 4202 	umull	r4, r2, r4, r2
 8004088:	0992      	lsrs	r2, r2, #6
 800408a:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 800408e:	3201      	adds	r2, #1
 8004090:	4329      	orrs	r1, r5
 8004092:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004096:	0092      	lsls	r2, r2, #2
 8004098:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800409c:	6081      	str	r1, [r0, #8]
 800409e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80040a0:	9a01      	ldr	r2, [sp, #4]
 80040a2:	2a00      	cmp	r2, #0
 80040a4:	f43f af29 	beq.w	8003efa <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 80040a8:	9a01      	ldr	r2, [sp, #4]
 80040aa:	3a01      	subs	r2, #1
 80040ac:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80040ae:	9a01      	ldr	r2, [sp, #4]
 80040b0:	2a00      	cmp	r2, #0
 80040b2:	d1f9      	bne.n	80040a8 <HAL_ADC_ConfigChannel+0x2a0>
 80040b4:	e721      	b.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040b6:	01c8      	lsls	r0, r1, #7
 80040b8:	f53f af1f 	bmi.w	8003efa <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040bc:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80040c0:	f000 810a 	beq.w	80042d8 <HAL_ADC_ConfigChannel+0x4d0>
 80040c4:	4c28      	ldr	r4, [pc, #160]	@ (8004168 <HAL_ADC_ConfigChannel+0x360>)
 80040c6:	4929      	ldr	r1, [pc, #164]	@ (800416c <HAL_ADC_ConfigChannel+0x364>)
 80040c8:	4829      	ldr	r0, [pc, #164]	@ (8004170 <HAL_ADC_ConfigChannel+0x368>)
 80040ca:	42a2      	cmp	r2, r4
 80040cc:	bf08      	it	eq
 80040ce:	4601      	moveq	r1, r0
 80040d0:	688a      	ldr	r2, [r1, #8]
 80040d2:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80040d6:	432a      	orrs	r2, r5
 80040d8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80040dc:	608a      	str	r2, [r1, #8]
}
 80040de:	e70c      	b.n	8003efa <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040e0:	0e80      	lsrs	r0, r0, #26
 80040e2:	3001      	adds	r0, #1
 80040e4:	f000 051f 	and.w	r5, r0, #31
 80040e8:	2401      	movs	r4, #1
 80040ea:	0680      	lsls	r0, r0, #26
 80040ec:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80040f0:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f2:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040f4:	ea44 0400 	orr.w	r4, r4, r0
 80040f8:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040fc:	d977      	bls.n	80041ee <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040fe:	381e      	subs	r0, #30
 8004100:	0500      	lsls	r0, r0, #20
 8004102:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004106:	e791      	b.n	800402c <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004108:	4819      	ldr	r0, [pc, #100]	@ (8004170 <HAL_ADC_ConfigChannel+0x368>)
 800410a:	e7b6      	b.n	800407a <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800410c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 800410e:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004110:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004114:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004118:	2e00      	cmp	r6, #0
 800411a:	d16a      	bne.n	80041f2 <HAL_ADC_ConfigChannel+0x3ea>
 800411c:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004120:	4285      	cmp	r5, r0
 8004122:	f000 8097 	beq.w	8004254 <HAL_ADC_ConfigChannel+0x44c>
 8004126:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004128:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800412a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800412e:	4285      	cmp	r5, r0
 8004130:	f000 80a2 	beq.w	8004278 <HAL_ADC_ConfigChannel+0x470>
 8004134:	68a5      	ldr	r5, [r4, #8]
 8004136:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004138:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800413c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004140:	4285      	cmp	r5, r0
 8004142:	f000 80ae 	beq.w	80042a2 <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004146:	68e5      	ldr	r5, [r4, #12]
 8004148:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800414a:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800414e:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8004152:	42a0      	cmp	r0, r4
 8004154:	f000 80ba 	beq.w	80042cc <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004158:	4660      	mov	r0, ip
 800415a:	e686      	b.n	8003e6a <HAL_ADC_ConfigChannel+0x62>
 800415c:	0007ffff 	.word	0x0007ffff
 8004160:	407f0000 	.word	0x407f0000
 8004164:	80080000 	.word	0x80080000
 8004168:	50000100 	.word	0x50000100
 800416c:	50000700 	.word	0x50000700
 8004170:	50000300 	.word	0x50000300
 8004174:	c3210000 	.word	0xc3210000
 8004178:	90c00010 	.word	0x90c00010
 800417c:	c7520000 	.word	0xc7520000
 8004180:	cb840000 	.word	0xcb840000
 8004184:	03fff000 	.word	0x03fff000
 8004188:	50000600 	.word	0x50000600
 800418c:	20000030 	.word	0x20000030
 8004190:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 8004194:	583d      	ldr	r5, [r7, r0]
 8004196:	402c      	ands	r4, r5
 8004198:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800419a:	6950      	ldr	r0, [r2, #20]
 800419c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80041a0:	6150      	str	r0, [r2, #20]
}
 80041a2:	e6d3      	b.n	8003f4c <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a4:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80041a8:	2c00      	cmp	r4, #0
 80041aa:	f000 8099 	beq.w	80042e0 <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 80041ae:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041b2:	3401      	adds	r4, #1
 80041b4:	06a4      	lsls	r4, r4, #26
 80041b6:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ba:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80041be:	2d00      	cmp	r5, #0
 80041c0:	f000 808c 	beq.w	80042dc <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80041c4:	fab5 f585 	clz	r5, r5
 80041c8:	3501      	adds	r5, #1
 80041ca:	f005 051f 	and.w	r5, r5, #31
 80041ce:	2601      	movs	r6, #1
 80041d0:	fa06 f505 	lsl.w	r5, r6, r5
 80041d4:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80041da:	2800      	cmp	r0, #0
 80041dc:	f000 8083 	beq.w	80042e6 <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 80041e0:	fab0 f080 	clz	r0, r0
 80041e4:	3001      	adds	r0, #1
 80041e6:	f000 001f 	and.w	r0, r0, #31
 80041ea:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80041ee:	0500      	lsls	r0, r0, #20
 80041f0:	e71c      	b.n	800402c <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f2:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 80041f6:	b11e      	cbz	r6, 8004200 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 80041f8:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041fc:	42b5      	cmp	r5, r6
 80041fe:	d029      	beq.n	8004254 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004200:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004202:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004204:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004208:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800420c:	f104 0708 	add.w	r7, r4, #8
 8004210:	46be      	mov	lr, r7
  if (value == 0U)
 8004212:	b11e      	cbz	r6, 800421c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004214:	fab6 f686 	clz	r6, r6
 8004218:	42ae      	cmp	r6, r5
 800421a:	d02f      	beq.n	800427c <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800421c:	68a5      	ldr	r5, [r4, #8]
 800421e:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004220:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004224:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004228:	f104 060c 	add.w	r6, r4, #12
 800422c:	46b0      	mov	r8, r6
  if (value == 0U)
 800422e:	f1be 0f00 	cmp.w	lr, #0
 8004232:	d003      	beq.n	800423c <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 8004234:	fabe fe8e 	clz	lr, lr
 8004238:	45ae      	cmp	lr, r5
 800423a:	d034      	beq.n	80042a6 <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800423c:	68e5      	ldr	r5, [r4, #12]
 800423e:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004240:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004244:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8004248:	2d00      	cmp	r5, #0
 800424a:	f43f ae0e 	beq.w	8003e6a <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 800424e:	fab5 f085 	clz	r0, r5
 8004252:	e77e      	b.n	8004152 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 8004254:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8004256:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800425a:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800425c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004260:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8004262:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004264:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004268:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800426c:	4660      	mov	r0, ip
 800426e:	2e00      	cmp	r6, #0
 8004270:	d1ca      	bne.n	8004208 <HAL_ADC_ConfigChannel+0x400>
 8004272:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004276:	e75a      	b.n	800412e <HAL_ADC_ConfigChannel+0x326>
 8004278:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 800427c:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800427e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004282:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004284:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004288:	68a0      	ldr	r0, [r4, #8]
 800428a:	68a5      	ldr	r5, [r4, #8]
 800428c:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004290:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004292:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004296:	4660      	mov	r0, ip
 8004298:	2e00      	cmp	r6, #0
 800429a:	d1c3      	bne.n	8004224 <HAL_ADC_ConfigChannel+0x41c>
 800429c:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80042a0:	e74e      	b.n	8004140 <HAL_ADC_ConfigChannel+0x338>
 80042a2:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 80042a6:	6838      	ldr	r0, [r7, #0]
 80042a8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80042ac:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042ae:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042b2:	68e0      	ldr	r0, [r4, #12]
 80042b4:	68e4      	ldr	r4, [r4, #12]
 80042b6:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042ba:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80042bc:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042c0:	4660      	mov	r0, ip
 80042c2:	2d00      	cmp	r5, #0
 80042c4:	d1be      	bne.n	8004244 <HAL_ADC_ConfigChannel+0x43c>
 80042c6:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80042ca:	e742      	b.n	8004152 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 80042cc:	6830      	ldr	r0, [r6, #0]
 80042ce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80042d2:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80042d4:	6808      	ldr	r0, [r1, #0]
}
 80042d6:	e5c8      	b.n	8003e6a <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042d8:	4908      	ldr	r1, [pc, #32]	@ (80042fc <HAL_ADC_ConfigChannel+0x4f4>)
 80042da:	e6f9      	b.n	80040d0 <HAL_ADC_ConfigChannel+0x2c8>
 80042dc:	2502      	movs	r5, #2
 80042de:	e779      	b.n	80041d4 <HAL_ADC_ConfigChannel+0x3cc>
 80042e0:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80042e4:	e769      	b.n	80041ba <HAL_ADC_ConfigChannel+0x3b2>
 80042e6:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 80042ea:	e69f      	b.n	800402c <HAL_ADC_ConfigChannel+0x224>
 80042ec:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80042f0:	e67c      	b.n	8003fec <HAL_ADC_ConfigChannel+0x1e4>
 80042f2:	4803      	ldr	r0, [pc, #12]	@ (8004300 <HAL_ADC_ConfigChannel+0x4f8>)
 80042f4:	e69a      	b.n	800402c <HAL_ADC_ConfigChannel+0x224>
 80042f6:	2502      	movs	r5, #2
 80042f8:	e685      	b.n	8004006 <HAL_ADC_ConfigChannel+0x1fe>
 80042fa:	bf00      	nop
 80042fc:	50000300 	.word	0x50000300
 8004300:	fe500000 	.word	0xfe500000

08004304 <ADC_Enable>:
{
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8004308:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800430a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 800430c:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	07d2      	lsls	r2, r2, #31
 8004312:	d434      	bmi.n	800437e <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004314:	6899      	ldr	r1, [r3, #8]
 8004316:	4a2d      	ldr	r2, [pc, #180]	@ (80043cc <ADC_Enable+0xc8>)
 8004318:	4211      	tst	r1, r2
 800431a:	4604      	mov	r4, r0
 800431c:	d132      	bne.n	8004384 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004324:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004328:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800432c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004330:	609a      	str	r2, [r3, #8]
 8004332:	d048      	beq.n	80043c6 <ADC_Enable+0xc2>
 8004334:	4826      	ldr	r0, [pc, #152]	@ (80043d0 <ADC_Enable+0xcc>)
 8004336:	4a27      	ldr	r2, [pc, #156]	@ (80043d4 <ADC_Enable+0xd0>)
 8004338:	4927      	ldr	r1, [pc, #156]	@ (80043d8 <ADC_Enable+0xd4>)
 800433a:	4283      	cmp	r3, r0
 800433c:	bf08      	it	eq
 800433e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004340:	6893      	ldr	r3, [r2, #8]
 8004342:	021b      	lsls	r3, r3, #8
 8004344:	d429      	bmi.n	800439a <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 8004346:	f7ff fbdb 	bl	8003b00 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8004350:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004352:	d414      	bmi.n	800437e <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 8004354:	4e21      	ldr	r6, [pc, #132]	@ (80043dc <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	07d0      	lsls	r0, r2, #31
 800435a:	d404      	bmi.n	8004366 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	4032      	ands	r2, r6
 8004360:	f042 0201 	orr.w	r2, r2, #1
 8004364:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004366:	f7ff fbcb 	bl	8003b00 <HAL_GetTick>
 800436a:	1b43      	subs	r3, r0, r5
 800436c:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800436e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004370:	d902      	bls.n	8004378 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	07d1      	lsls	r1, r2, #31
 8004376:	d505      	bpl.n	8004384 <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	07d2      	lsls	r2, r2, #31
 800437c:	d5eb      	bpl.n	8004356 <ADC_Enable+0x52>
  return HAL_OK;
 800437e:	2000      	movs	r0, #0
}
 8004380:	b002      	add	sp, #8
 8004382:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004384:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004386:	f043 0310 	orr.w	r3, r3, #16
 800438a:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800438c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 800438e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004390:	f043 0301 	orr.w	r3, r3, #1
 8004394:	6623      	str	r3, [r4, #96]	@ 0x60
}
 8004396:	b002      	add	sp, #8
 8004398:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800439a:	4b11      	ldr	r3, [pc, #68]	@ (80043e0 <ADC_Enable+0xdc>)
 800439c:	4a11      	ldr	r2, [pc, #68]	@ (80043e4 <ADC_Enable+0xe0>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	099b      	lsrs	r3, r3, #6
 80043a2:	fba2 2303 	umull	r2, r3, r2, r3
 80043a6:	099b      	lsrs	r3, r3, #6
 80043a8:	3301      	adds	r3, #1
 80043aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80043b2:	9b01      	ldr	r3, [sp, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0c6      	beq.n	8004346 <ADC_Enable+0x42>
        wait_loop_index--;
 80043b8:	9b01      	ldr	r3, [sp, #4]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80043be:	9b01      	ldr	r3, [sp, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1f9      	bne.n	80043b8 <ADC_Enable+0xb4>
 80043c4:	e7bf      	b.n	8004346 <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80043c6:	4a04      	ldr	r2, [pc, #16]	@ (80043d8 <ADC_Enable+0xd4>)
 80043c8:	e7ba      	b.n	8004340 <ADC_Enable+0x3c>
 80043ca:	bf00      	nop
 80043cc:	8000003f 	.word	0x8000003f
 80043d0:	50000100 	.word	0x50000100
 80043d4:	50000700 	.word	0x50000700
 80043d8:	50000300 	.word	0x50000300
 80043dc:	7fffffc0 	.word	0x7fffffc0
 80043e0:	20000030 	.word	0x20000030
 80043e4:	053e2d63 	.word	0x053e2d63

080043e8 <HAL_ADC_Start_DMA>:
{
 80043e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043ec:	6805      	ldr	r5, [r0, #0]
 80043ee:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 80043f2:	4604      	mov	r4, r0
 80043f4:	460e      	mov	r6, r1
 80043f6:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043f8:	d022      	beq.n	8004440 <HAL_ADC_Start_DMA+0x58>
 80043fa:	4a39      	ldr	r2, [pc, #228]	@ (80044e0 <HAL_ADC_Start_DMA+0xf8>)
 80043fc:	4839      	ldr	r0, [pc, #228]	@ (80044e4 <HAL_ADC_Start_DMA+0xfc>)
 80043fe:	4b3a      	ldr	r3, [pc, #232]	@ (80044e8 <HAL_ADC_Start_DMA+0x100>)
 8004400:	4295      	cmp	r5, r2
 8004402:	bf08      	it	eq
 8004404:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004406:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004408:	68ab      	ldr	r3, [r5, #8]
 800440a:	075b      	lsls	r3, r3, #29
 800440c:	d415      	bmi.n	800443a <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 800440e:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8004412:	2b01      	cmp	r3, #1
 8004414:	d011      	beq.n	800443a <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004416:	4b35      	ldr	r3, [pc, #212]	@ (80044ec <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8004418:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800441a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800441c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8004420:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004424:	d00e      	beq.n	8004444 <HAL_ADC_Start_DMA+0x5c>
 8004426:	f240 2321 	movw	r3, #545	@ 0x221
 800442a:	fa23 f308 	lsr.w	r3, r3, r8
 800442e:	4003      	ands	r3, r0
 8004430:	d108      	bne.n	8004444 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8004432:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8004436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 800443a:	2002      	movs	r0, #2
}
 800443c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004440:	4829      	ldr	r0, [pc, #164]	@ (80044e8 <HAL_ADC_Start_DMA+0x100>)
 8004442:	e7e0      	b.n	8004406 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8004444:	4620      	mov	r0, r4
 8004446:	f7ff ff5d 	bl	8004304 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800444a:	2800      	cmp	r0, #0
 800444c:	d13f      	bne.n	80044ce <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 800444e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004450:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8004452:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004456:	f023 0301 	bic.w	r3, r3, #1
 800445a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800445e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004460:	4b1f      	ldr	r3, [pc, #124]	@ (80044e0 <HAL_ADC_Start_DMA+0xf8>)
 8004462:	4299      	cmp	r1, r3
 8004464:	d038      	beq.n	80044d8 <HAL_ADC_Start_DMA+0xf0>
 8004466:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800446a:	4299      	cmp	r1, r3
 800446c:	d034      	beq.n	80044d8 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800446e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004470:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004474:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004476:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004478:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800447a:	4d1d      	ldr	r5, [pc, #116]	@ (80044f0 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800447c:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004480:	bf1c      	itt	ne
 8004482:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 8004484:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8004488:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800448a:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800448c:	4d19      	ldr	r5, [pc, #100]	@ (80044f4 <HAL_ADC_Start_DMA+0x10c>)
 800448e:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004490:	4d19      	ldr	r5, [pc, #100]	@ (80044f8 <HAL_ADC_Start_DMA+0x110>)
 8004492:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004494:	251c      	movs	r5, #28
 8004496:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8004498:	2500      	movs	r5, #0
 800449a:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800449e:	684d      	ldr	r5, [r1, #4]
 80044a0:	f045 0510 	orr.w	r5, r5, #16
 80044a4:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80044a6:	68cd      	ldr	r5, [r1, #12]
 80044a8:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80044ac:	463b      	mov	r3, r7
 80044ae:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80044b0:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80044b2:	3140      	adds	r1, #64	@ 0x40
 80044b4:	f000 f9b2 	bl	800481c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80044b8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80044ba:	6893      	ldr	r3, [r2, #8]
 80044bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044c4:	f043 0304 	orr.w	r3, r3, #4
 80044c8:	6093      	str	r3, [r2, #8]
}
 80044ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80044ce:	2300      	movs	r3, #0
 80044d0:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 80044d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80044d8:	f1b8 0f00 	cmp.w	r8, #0
 80044dc:	d1cb      	bne.n	8004476 <HAL_ADC_Start_DMA+0x8e>
 80044de:	e7c6      	b.n	800446e <HAL_ADC_Start_DMA+0x86>
 80044e0:	50000100 	.word	0x50000100
 80044e4:	50000700 	.word	0x50000700
 80044e8:	50000300 	.word	0x50000300
 80044ec:	50000600 	.word	0x50000600
 80044f0:	08003d81 	.word	0x08003d81
 80044f4:	08003d71 	.word	0x08003d71
 80044f8:	08003ded 	.word	0x08003ded

080044fc <ADC_Disable>:
{
 80044fc:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80044fe:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004500:	689a      	ldr	r2, [r3, #8]
 8004502:	0795      	lsls	r5, r2, #30
 8004504:	d502      	bpl.n	800450c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004506:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004508:	2000      	movs	r0, #0
}
 800450a:	bd38      	pop	{r3, r4, r5, pc}
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	07d4      	lsls	r4, r2, #31
 8004510:	d5fa      	bpl.n	8004508 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	f002 020d 	and.w	r2, r2, #13
 8004518:	2a01      	cmp	r2, #1
 800451a:	4604      	mov	r4, r0
 800451c:	d009      	beq.n	8004532 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800451e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004520:	f043 0310 	orr.w	r3, r3, #16
 8004524:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004526:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004528:	f043 0301 	orr.w	r3, r3, #1
 800452c:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 800452e:	2001      	movs	r0, #1
}
 8004530:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004538:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800453c:	2103      	movs	r1, #3
 800453e:	f042 0202 	orr.w	r2, r2, #2
 8004542:	609a      	str	r2, [r3, #8]
 8004544:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8004546:	f7ff fadb 	bl	8003b00 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8004550:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004552:	d403      	bmi.n	800455c <ADC_Disable+0x60>
 8004554:	e7d8      	b.n	8004508 <ADC_Disable+0xc>
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	07db      	lsls	r3, r3, #31
 800455a:	d5d5      	bpl.n	8004508 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800455c:	f7ff fad0 	bl	8003b00 <HAL_GetTick>
 8004560:	1b40      	subs	r0, r0, r5
 8004562:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004564:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004566:	d9f6      	bls.n	8004556 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004568:	689a      	ldr	r2, [r3, #8]
 800456a:	07d2      	lsls	r2, r2, #31
 800456c:	d5f3      	bpl.n	8004556 <ADC_Disable+0x5a>
 800456e:	e7d6      	b.n	800451e <ADC_Disable+0x22>

08004570 <HAL_ADCEx_Calibration_Start>:
=======
 8004070:	f7ff ffbc 	bl	8003fec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004074:	bd08      	pop	{r3, pc}
 8004076:	bf00      	nop

08004078 <HAL_ADC_ConfigChannel>:
{
 8004078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 800407c:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8004080:	b082      	sub	sp, #8
 8004082:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004084:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004086:	f04f 0000 	mov.w	r0, #0
 800408a:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800408c:	f000 811e 	beq.w	80042cc <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004090:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8004092:	2001      	movs	r0, #1
 8004094:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004098:	6894      	ldr	r4, [r2, #8]
 800409a:	0764      	lsls	r4, r4, #29
 800409c:	d467      	bmi.n	800416e <HAL_ADC_ConfigChannel+0xf6>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800409e:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80040a0:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80040a4:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80040a8:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80040ac:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80040ae:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80040b2:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80040b6:	f854 500e 	ldr.w	r5, [r4, lr]
 80040ba:	261f      	movs	r6, #31
 80040bc:	fa00 f00c 	lsl.w	r0, r0, ip
 80040c0:	fa06 fc0c 	lsl.w	ip, r6, ip
 80040c4:	ea25 0c0c 	bic.w	ip, r5, ip
 80040c8:	ea40 000c 	orr.w	r0, r0, ip
 80040cc:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040d0:	6890      	ldr	r0, [r2, #8]
 80040d2:	0747      	lsls	r7, r0, #29
 80040d4:	d555      	bpl.n	8004182 <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040d6:	6890      	ldr	r0, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040d8:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040da:	6894      	ldr	r4, [r2, #8]
 80040dc:	07e5      	lsls	r5, r4, #31
 80040de:	d412      	bmi.n	8004106 <HAL_ADC_ConfigChannel+0x8e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80040e0:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 80040e2:	4cba      	ldr	r4, [pc, #744]	@ (80043cc <HAL_ADC_ConfigChannel+0x354>)
 80040e4:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 80040e8:	f006 0718 	and.w	r7, r6, #24
 80040ec:	40fc      	lsrs	r4, r7
 80040ee:	f3c0 0712 	ubfx	r7, r0, #0, #19
 80040f2:	4004      	ands	r4, r0
 80040f4:	ea25 0507 	bic.w	r5, r5, r7
 80040f8:	432c      	orrs	r4, r5
 80040fa:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80040fe:	4cb4      	ldr	r4, [pc, #720]	@ (80043d0 <HAL_ADC_ConfigChannel+0x358>)
 8004100:	42a6      	cmp	r6, r4
 8004102:	f000 8090 	beq.w	8004226 <HAL_ADC_ConfigChannel+0x1ae>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004106:	49b3      	ldr	r1, [pc, #716]	@ (80043d4 <HAL_ADC_ConfigChannel+0x35c>)
 8004108:	4208      	tst	r0, r1
 800410a:	d02e      	beq.n	800416a <HAL_ADC_ConfigChannel+0xf2>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800410c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004110:	f000 80da 	beq.w	80042c8 <HAL_ADC_ConfigChannel+0x250>
 8004114:	4db0      	ldr	r5, [pc, #704]	@ (80043d8 <HAL_ADC_ConfigChannel+0x360>)
 8004116:	49b1      	ldr	r1, [pc, #708]	@ (80043dc <HAL_ADC_ConfigChannel+0x364>)
 8004118:	4cb1      	ldr	r4, [pc, #708]	@ (80043e0 <HAL_ADC_ConfigChannel+0x368>)
 800411a:	42aa      	cmp	r2, r5
 800411c:	bf08      	it	eq
 800411e:	4621      	moveq	r1, r4
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004120:	4cb0      	ldr	r4, [pc, #704]	@ (80043e4 <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004122:	6889      	ldr	r1, [r1, #8]
 8004124:	42a0      	cmp	r0, r4
 8004126:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 800412a:	f000 80d3 	beq.w	80042d4 <HAL_ADC_ConfigChannel+0x25c>
 800412e:	4cae      	ldr	r4, [pc, #696]	@ (80043e8 <HAL_ADC_ConfigChannel+0x370>)
 8004130:	42a0      	cmp	r0, r4
 8004132:	f000 80cf 	beq.w	80042d4 <HAL_ADC_ConfigChannel+0x25c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004136:	4cad      	ldr	r4, [pc, #692]	@ (80043ec <HAL_ADC_ConfigChannel+0x374>)
 8004138:	42a0      	cmp	r0, r4
 800413a:	f000 80f4 	beq.w	8004326 <HAL_ADC_ConfigChannel+0x2ae>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800413e:	4cac      	ldr	r4, [pc, #688]	@ (80043f0 <HAL_ADC_ConfigChannel+0x378>)
 8004140:	42a0      	cmp	r0, r4
 8004142:	d112      	bne.n	800416a <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004144:	0249      	lsls	r1, r1, #9
 8004146:	d410      	bmi.n	800416a <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004148:	49a3      	ldr	r1, [pc, #652]	@ (80043d8 <HAL_ADC_ConfigChannel+0x360>)
 800414a:	428a      	cmp	r2, r1
 800414c:	d00d      	beq.n	800416a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800414e:	48a4      	ldr	r0, [pc, #656]	@ (80043e0 <HAL_ADC_ConfigChannel+0x368>)
 8004150:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 8004154:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004158:	bf08      	it	eq
 800415a:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800415c:	688a      	ldr	r2, [r1, #8]
 800415e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004162:	432a      	orrs	r2, r5
 8004164:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004168:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800416a:	2000      	movs	r0, #0
 800416c:	e003      	b.n	8004176 <HAL_ADC_ConfigChannel+0xfe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800416e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004170:	f042 0220 	orr.w	r2, r2, #32
 8004174:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800417c:	b002      	add	sp, #8
 800417e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004182:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004184:	6808      	ldr	r0, [r1, #0]
 8004186:	0726      	lsls	r6, r4, #28
 8004188:	d4a7      	bmi.n	80040da <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800418a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 800418c:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8004190:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004192:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8004194:	40b4      	lsls	r4, r6
 8004196:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800419a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800419e:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80041a2:	f102 0714 	add.w	r7, r2, #20
 80041a6:	f000 812d 	beq.w	8004404 <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 80041aa:	40b5      	lsls	r5, r6
 80041ac:	583e      	ldr	r6, [r7, r0]
 80041ae:	4034      	ands	r4, r6
 80041b0:	432c      	orrs	r4, r5
 80041b2:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80041b4:	6950      	ldr	r0, [r2, #20]
 80041b6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80041ba:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80041bc:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80041c0:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80041c2:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041c4:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041c6:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80041ca:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041cc:	f000 80d6 	beq.w	800437c <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80041d0:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 80041d4:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 80041d6:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 80041da:	40b5      	lsls	r5, r6
 80041dc:	4e85      	ldr	r6, [pc, #532]	@ (80043f4 <HAL_ADC_ConfigChannel+0x37c>)
 80041de:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80041e2:	ea0c 0606 	and.w	r6, ip, r6
 80041e6:	4306      	orrs	r6, r0
 80041e8:	4335      	orrs	r5, r6
 80041ea:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 80041ee:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041f2:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 80041f4:	698e      	ldr	r6, [r1, #24]
 80041f6:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80041fa:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 80041fe:	4330      	orrs	r0, r6
 8004200:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004204:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004206:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8004208:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800420c:	f1a5 0501 	sub.w	r5, r5, #1
 8004210:	fab5 f585 	clz	r5, r5
 8004214:	096d      	lsrs	r5, r5, #5
 8004216:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800421a:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 800421e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004222:	6808      	ldr	r0, [r1, #0]
}
 8004224:	e759      	b.n	80040da <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004226:	2f00      	cmp	r7, #0
 8004228:	f000 8092 	beq.w	8004350 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004230:	2c00      	cmp	r4, #0
 8004232:	f000 80ef 	beq.w	8004414 <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 8004236:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800423a:	3401      	adds	r4, #1
 800423c:	f004 041f 	and.w	r4, r4, #31
 8004240:	2c09      	cmp	r4, #9
 8004242:	f240 80e7 	bls.w	8004414 <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004246:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800424a:	2c00      	cmp	r4, #0
 800424c:	f000 8186 	beq.w	800455c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004250:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004254:	3401      	adds	r4, #1
 8004256:	06a4      	lsls	r4, r4, #26
 8004258:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004260:	2d00      	cmp	r5, #0
 8004262:	f000 8180 	beq.w	8004566 <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 8004266:	fab5 f585 	clz	r5, r5
 800426a:	3501      	adds	r5, #1
 800426c:	f005 051f 	and.w	r5, r5, #31
 8004270:	2601      	movs	r6, #1
 8004272:	fa06 f505 	lsl.w	r5, r6, r5
 8004276:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004278:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800427c:	2800      	cmp	r0, #0
 800427e:	f000 8170 	beq.w	8004562 <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 8004282:	fab0 f080 	clz	r0, r0
 8004286:	1c45      	adds	r5, r0, #1
 8004288:	f005 051f 	and.w	r5, r5, #31
 800428c:	2003      	movs	r0, #3
 800428e:	f06f 061d 	mvn.w	r6, #29
 8004292:	fb10 6005 	smlabb	r0, r0, r5, r6
 8004296:	0500      	lsls	r0, r0, #20
 8004298:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800429c:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800429e:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80042a0:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80042a2:	f005 0504 	and.w	r5, r5, #4
 80042a6:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80042aa:	f3c0 5004 	ubfx	r0, r0, #20, #5
 80042ae:	fa04 f700 	lsl.w	r7, r4, r0
 80042b2:	f04f 0c07 	mov.w	ip, #7
 80042b6:	5974      	ldr	r4, [r6, r5]
 80042b8:	fa0c f000 	lsl.w	r0, ip, r0
 80042bc:	ea24 0000 	bic.w	r0, r4, r0
 80042c0:	4338      	orrs	r0, r7
 80042c2:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042c4:	6808      	ldr	r0, [r1, #0]
}
 80042c6:	e71e      	b.n	8004106 <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042c8:	4945      	ldr	r1, [pc, #276]	@ (80043e0 <HAL_ADC_ConfigChannel+0x368>)
 80042ca:	e729      	b.n	8004120 <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 80042cc:	2002      	movs	r0, #2
}
 80042ce:	b002      	add	sp, #8
 80042d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042d4:	020c      	lsls	r4, r1, #8
 80042d6:	f53f af48 	bmi.w	800416a <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042da:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80042de:	d04b      	beq.n	8004378 <HAL_ADC_ConfigChannel+0x300>
 80042e0:	4945      	ldr	r1, [pc, #276]	@ (80043f8 <HAL_ADC_ConfigChannel+0x380>)
 80042e2:	428a      	cmp	r2, r1
 80042e4:	f47f af41 	bne.w	800416a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042e8:	483c      	ldr	r0, [pc, #240]	@ (80043dc <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042ea:	4a44      	ldr	r2, [pc, #272]	@ (80043fc <HAL_ADC_ConfigChannel+0x384>)
 80042ec:	4c44      	ldr	r4, [pc, #272]	@ (8004400 <HAL_ADC_ConfigChannel+0x388>)
 80042ee:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80042f0:	6881      	ldr	r1, [r0, #8]
 80042f2:	0992      	lsrs	r2, r2, #6
 80042f4:	fba4 4202 	umull	r4, r2, r4, r2
 80042f8:	0992      	lsrs	r2, r2, #6
 80042fa:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 80042fe:	3201      	adds	r2, #1
 8004300:	4329      	orrs	r1, r5
 8004302:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004306:	0092      	lsls	r2, r2, #2
 8004308:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800430c:	6081      	str	r1, [r0, #8]
 800430e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004310:	9a01      	ldr	r2, [sp, #4]
 8004312:	2a00      	cmp	r2, #0
 8004314:	f43f af29 	beq.w	800416a <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 8004318:	9a01      	ldr	r2, [sp, #4]
 800431a:	3a01      	subs	r2, #1
 800431c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800431e:	9a01      	ldr	r2, [sp, #4]
 8004320:	2a00      	cmp	r2, #0
 8004322:	d1f9      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x2a0>
 8004324:	e721      	b.n	800416a <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004326:	01c8      	lsls	r0, r1, #7
 8004328:	f53f af1f 	bmi.w	800416a <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800432c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004330:	f000 810a 	beq.w	8004548 <HAL_ADC_ConfigChannel+0x4d0>
 8004334:	4c28      	ldr	r4, [pc, #160]	@ (80043d8 <HAL_ADC_ConfigChannel+0x360>)
 8004336:	4929      	ldr	r1, [pc, #164]	@ (80043dc <HAL_ADC_ConfigChannel+0x364>)
 8004338:	4829      	ldr	r0, [pc, #164]	@ (80043e0 <HAL_ADC_ConfigChannel+0x368>)
 800433a:	42a2      	cmp	r2, r4
 800433c:	bf08      	it	eq
 800433e:	4601      	moveq	r1, r0
 8004340:	688a      	ldr	r2, [r1, #8]
 8004342:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004346:	432a      	orrs	r2, r5
 8004348:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800434c:	608a      	str	r2, [r1, #8]
}
 800434e:	e70c      	b.n	800416a <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004350:	0e80      	lsrs	r0, r0, #26
 8004352:	3001      	adds	r0, #1
 8004354:	f000 051f 	and.w	r5, r0, #31
 8004358:	2401      	movs	r4, #1
 800435a:	0680      	lsls	r0, r0, #26
 800435c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8004360:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004362:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004364:	ea44 0400 	orr.w	r4, r4, r0
 8004368:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800436c:	d977      	bls.n	800445e <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800436e:	381e      	subs	r0, #30
 8004370:	0500      	lsls	r0, r0, #20
 8004372:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004376:	e791      	b.n	800429c <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004378:	4819      	ldr	r0, [pc, #100]	@ (80043e0 <HAL_ADC_ConfigChannel+0x368>)
 800437a:	e7b6      	b.n	80042ea <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800437c:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 800437e:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004380:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004384:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004388:	2e00      	cmp	r6, #0
 800438a:	d16a      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x3ea>
 800438c:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004390:	4285      	cmp	r5, r0
 8004392:	f000 8097 	beq.w	80044c4 <HAL_ADC_ConfigChannel+0x44c>
 8004396:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004398:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800439a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800439e:	4285      	cmp	r5, r0
 80043a0:	f000 80a2 	beq.w	80044e8 <HAL_ADC_ConfigChannel+0x470>
 80043a4:	68a5      	ldr	r5, [r4, #8]
 80043a6:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043a8:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043ac:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80043b0:	4285      	cmp	r5, r0
 80043b2:	f000 80ae 	beq.w	8004512 <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043b6:	68e5      	ldr	r5, [r4, #12]
 80043b8:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043ba:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043be:	f3c5 6484 	ubfx	r4, r5, #26, #5
 80043c2:	42a0      	cmp	r0, r4
 80043c4:	f000 80ba 	beq.w	800453c <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80043c8:	4660      	mov	r0, ip
 80043ca:	e686      	b.n	80040da <HAL_ADC_ConfigChannel+0x62>
 80043cc:	0007ffff 	.word	0x0007ffff
 80043d0:	407f0000 	.word	0x407f0000
 80043d4:	80080000 	.word	0x80080000
 80043d8:	50000100 	.word	0x50000100
 80043dc:	50000700 	.word	0x50000700
 80043e0:	50000300 	.word	0x50000300
 80043e4:	c3210000 	.word	0xc3210000
 80043e8:	90c00010 	.word	0x90c00010
 80043ec:	c7520000 	.word	0xc7520000
 80043f0:	cb840000 	.word	0xcb840000
 80043f4:	03fff000 	.word	0x03fff000
 80043f8:	50000600 	.word	0x50000600
 80043fc:	2000002c 	.word	0x2000002c
 8004400:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 8004404:	583d      	ldr	r5, [r7, r0]
 8004406:	402c      	ands	r4, r5
 8004408:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800440a:	6950      	ldr	r0, [r2, #20]
 800440c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004410:	6150      	str	r0, [r2, #20]
}
 8004412:	e6d3      	b.n	80041bc <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004414:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004418:	2c00      	cmp	r4, #0
 800441a:	f000 8099 	beq.w	8004550 <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 800441e:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004422:	3401      	adds	r4, #1
 8004424:	06a4      	lsls	r4, r4, #26
 8004426:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800442e:	2d00      	cmp	r5, #0
 8004430:	f000 808c 	beq.w	800454c <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 8004434:	fab5 f585 	clz	r5, r5
 8004438:	3501      	adds	r5, #1
 800443a:	f005 051f 	and.w	r5, r5, #31
 800443e:	2601      	movs	r6, #1
 8004440:	fa06 f505 	lsl.w	r5, r6, r5
 8004444:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004446:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800444a:	2800      	cmp	r0, #0
 800444c:	f000 8083 	beq.w	8004556 <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 8004450:	fab0 f080 	clz	r0, r0
 8004454:	3001      	adds	r0, #1
 8004456:	f000 001f 	and.w	r0, r0, #31
 800445a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800445e:	0500      	lsls	r0, r0, #20
 8004460:	e71c      	b.n	800429c <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004462:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8004466:	b11e      	cbz	r6, 8004470 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 8004468:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800446c:	42b5      	cmp	r5, r6
 800446e:	d029      	beq.n	80044c4 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004470:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004472:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004474:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004478:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800447c:	f104 0708 	add.w	r7, r4, #8
 8004480:	46be      	mov	lr, r7
  if (value == 0U)
 8004482:	b11e      	cbz	r6, 800448c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004484:	fab6 f686 	clz	r6, r6
 8004488:	42ae      	cmp	r6, r5
 800448a:	d02f      	beq.n	80044ec <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800448c:	68a5      	ldr	r5, [r4, #8]
 800448e:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004490:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004494:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004498:	f104 060c 	add.w	r6, r4, #12
 800449c:	46b0      	mov	r8, r6
  if (value == 0U)
 800449e:	f1be 0f00 	cmp.w	lr, #0
 80044a2:	d003      	beq.n	80044ac <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 80044a4:	fabe fe8e 	clz	lr, lr
 80044a8:	45ae      	cmp	lr, r5
 80044aa:	d034      	beq.n	8004516 <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044ac:	68e5      	ldr	r5, [r4, #12]
 80044ae:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044b0:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b4:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 80044b8:	2d00      	cmp	r5, #0
 80044ba:	f43f ae0e 	beq.w	80040da <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 80044be:	fab5 f085 	clz	r0, r5
 80044c2:	e77e      	b.n	80043c2 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 80044c4:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80044c6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80044ca:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044cc:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044d0:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80044d2:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80044d4:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80044d8:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044dc:	4660      	mov	r0, ip
 80044de:	2e00      	cmp	r6, #0
 80044e0:	d1ca      	bne.n	8004478 <HAL_ADC_ConfigChannel+0x400>
 80044e2:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80044e6:	e75a      	b.n	800439e <HAL_ADC_ConfigChannel+0x326>
 80044e8:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 80044ec:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80044ee:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80044f2:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044f4:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044f8:	68a0      	ldr	r0, [r4, #8]
 80044fa:	68a5      	ldr	r5, [r4, #8]
 80044fc:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004500:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004502:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004506:	4660      	mov	r0, ip
 8004508:	2e00      	cmp	r6, #0
 800450a:	d1c3      	bne.n	8004494 <HAL_ADC_ConfigChannel+0x41c>
 800450c:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004510:	e74e      	b.n	80043b0 <HAL_ADC_ConfigChannel+0x338>
 8004512:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8004516:	6838      	ldr	r0, [r7, #0]
 8004518:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800451c:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800451e:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004522:	68e0      	ldr	r0, [r4, #12]
 8004524:	68e4      	ldr	r4, [r4, #12]
 8004526:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800452a:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800452c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004530:	4660      	mov	r0, ip
 8004532:	2d00      	cmp	r5, #0
 8004534:	d1be      	bne.n	80044b4 <HAL_ADC_ConfigChannel+0x43c>
 8004536:	f3cc 6084 	ubfx	r0, ip, #26, #5
 800453a:	e742      	b.n	80043c2 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 800453c:	6830      	ldr	r0, [r6, #0]
 800453e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004542:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004544:	6808      	ldr	r0, [r1, #0]
}
 8004546:	e5c8      	b.n	80040da <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004548:	4908      	ldr	r1, [pc, #32]	@ (800456c <HAL_ADC_ConfigChannel+0x4f4>)
 800454a:	e6f9      	b.n	8004340 <HAL_ADC_ConfigChannel+0x2c8>
 800454c:	2502      	movs	r5, #2
 800454e:	e779      	b.n	8004444 <HAL_ADC_ConfigChannel+0x3cc>
 8004550:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004554:	e769      	b.n	800442a <HAL_ADC_ConfigChannel+0x3b2>
 8004556:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 800455a:	e69f      	b.n	800429c <HAL_ADC_ConfigChannel+0x224>
 800455c:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004560:	e67c      	b.n	800425c <HAL_ADC_ConfigChannel+0x1e4>
 8004562:	4803      	ldr	r0, [pc, #12]	@ (8004570 <HAL_ADC_ConfigChannel+0x4f8>)
 8004564:	e69a      	b.n	800429c <HAL_ADC_ConfigChannel+0x224>
 8004566:	2502      	movs	r5, #2
 8004568:	e685      	b.n	8004276 <HAL_ADC_ConfigChannel+0x1fe>
 800456a:	bf00      	nop
 800456c:	50000300 	.word	0x50000300
 8004570:	fe500000 	.word	0xfe500000

08004574 <ADC_Enable>:
{
 8004574:	b570      	push	{r4, r5, r6, lr}
 8004576:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8004578:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800457a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 800457c:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	07d2      	lsls	r2, r2, #31
 8004582:	d434      	bmi.n	80045ee <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004584:	6899      	ldr	r1, [r3, #8]
 8004586:	4a2d      	ldr	r2, [pc, #180]	@ (800463c <ADC_Enable+0xc8>)
 8004588:	4211      	tst	r1, r2
 800458a:	4604      	mov	r4, r0
 800458c:	d132      	bne.n	80045f4 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004594:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004598:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800459c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045a0:	609a      	str	r2, [r3, #8]
 80045a2:	d048      	beq.n	8004636 <ADC_Enable+0xc2>
 80045a4:	4826      	ldr	r0, [pc, #152]	@ (8004640 <ADC_Enable+0xcc>)
 80045a6:	4a27      	ldr	r2, [pc, #156]	@ (8004644 <ADC_Enable+0xd0>)
 80045a8:	4927      	ldr	r1, [pc, #156]	@ (8004648 <ADC_Enable+0xd4>)
 80045aa:	4283      	cmp	r3, r0
 80045ac:	bf08      	it	eq
 80045ae:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80045b0:	6893      	ldr	r3, [r2, #8]
 80045b2:	021b      	lsls	r3, r3, #8
 80045b4:	d429      	bmi.n	800460a <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 80045b6:	f7ff fbdb 	bl	8003d70 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045ba:	6823      	ldr	r3, [r4, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 80045c0:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045c2:	d414      	bmi.n	80045ee <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 80045c4:	4e21      	ldr	r6, [pc, #132]	@ (800464c <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	07d0      	lsls	r0, r2, #31
 80045ca:	d404      	bmi.n	80045d6 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	4032      	ands	r2, r6
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045d6:	f7ff fbcb 	bl	8003d70 <HAL_GetTick>
 80045da:	1b43      	subs	r3, r0, r5
 80045dc:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045de:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045e0:	d902      	bls.n	80045e8 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	07d1      	lsls	r1, r2, #31
 80045e6:	d505      	bpl.n	80045f4 <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	07d2      	lsls	r2, r2, #31
 80045ec:	d5eb      	bpl.n	80045c6 <ADC_Enable+0x52>
  return HAL_OK;
 80045ee:	2000      	movs	r0, #0
}
 80045f0:	b002      	add	sp, #8
 80045f2:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80045f6:	f043 0310 	orr.w	r3, r3, #16
 80045fa:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045fc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 80045fe:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6623      	str	r3, [r4, #96]	@ 0x60
}
 8004606:	b002      	add	sp, #8
 8004608:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800460a:	4b11      	ldr	r3, [pc, #68]	@ (8004650 <ADC_Enable+0xdc>)
 800460c:	4a11      	ldr	r2, [pc, #68]	@ (8004654 <ADC_Enable+0xe0>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	099b      	lsrs	r3, r3, #6
 8004612:	fba2 2303 	umull	r2, r3, r2, r3
 8004616:	099b      	lsrs	r3, r3, #6
 8004618:	3301      	adds	r3, #1
 800461a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004622:	9b01      	ldr	r3, [sp, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0c6      	beq.n	80045b6 <ADC_Enable+0x42>
        wait_loop_index--;
 8004628:	9b01      	ldr	r3, [sp, #4]
 800462a:	3b01      	subs	r3, #1
 800462c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800462e:	9b01      	ldr	r3, [sp, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1f9      	bne.n	8004628 <ADC_Enable+0xb4>
 8004634:	e7bf      	b.n	80045b6 <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004636:	4a04      	ldr	r2, [pc, #16]	@ (8004648 <ADC_Enable+0xd4>)
 8004638:	e7ba      	b.n	80045b0 <ADC_Enable+0x3c>
 800463a:	bf00      	nop
 800463c:	8000003f 	.word	0x8000003f
 8004640:	50000100 	.word	0x50000100
 8004644:	50000700 	.word	0x50000700
 8004648:	50000300 	.word	0x50000300
 800464c:	7fffffc0 	.word	0x7fffffc0
 8004650:	2000002c 	.word	0x2000002c
 8004654:	053e2d63 	.word	0x053e2d63

08004658 <HAL_ADC_Start_DMA>:
{
 8004658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800465c:	6805      	ldr	r5, [r0, #0]
 800465e:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 8004662:	4604      	mov	r4, r0
 8004664:	460e      	mov	r6, r1
 8004666:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004668:	d022      	beq.n	80046b0 <HAL_ADC_Start_DMA+0x58>
 800466a:	4a39      	ldr	r2, [pc, #228]	@ (8004750 <HAL_ADC_Start_DMA+0xf8>)
 800466c:	4839      	ldr	r0, [pc, #228]	@ (8004754 <HAL_ADC_Start_DMA+0xfc>)
 800466e:	4b3a      	ldr	r3, [pc, #232]	@ (8004758 <HAL_ADC_Start_DMA+0x100>)
 8004670:	4295      	cmp	r5, r2
 8004672:	bf08      	it	eq
 8004674:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004676:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004678:	68ab      	ldr	r3, [r5, #8]
 800467a:	075b      	lsls	r3, r3, #29
 800467c:	d415      	bmi.n	80046aa <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 800467e:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 8004682:	2b01      	cmp	r3, #1
 8004684:	d011      	beq.n	80046aa <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004686:	4b35      	ldr	r3, [pc, #212]	@ (800475c <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8004688:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800468a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800468c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8004690:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004694:	d00e      	beq.n	80046b4 <HAL_ADC_Start_DMA+0x5c>
 8004696:	f240 2321 	movw	r3, #545	@ 0x221
 800469a:	fa23 f308 	lsr.w	r3, r3, r8
 800469e:	4003      	ands	r3, r0
 80046a0:	d108      	bne.n	80046b4 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 80046a2:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 80046a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 80046aa:	2002      	movs	r0, #2
}
 80046ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046b0:	4829      	ldr	r0, [pc, #164]	@ (8004758 <HAL_ADC_Start_DMA+0x100>)
 80046b2:	e7e0      	b.n	8004676 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 80046b4:	4620      	mov	r0, r4
 80046b6:	f7ff ff5d 	bl	8004574 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80046ba:	2800      	cmp	r0, #0
 80046bc:	d13f      	bne.n	800473e <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 80046be:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046c0:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80046c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80046c6:	f023 0301 	bic.w	r3, r3, #1
 80046ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ce:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046d0:	4b1f      	ldr	r3, [pc, #124]	@ (8004750 <HAL_ADC_Start_DMA+0xf8>)
 80046d2:	4299      	cmp	r1, r3
 80046d4:	d038      	beq.n	8004748 <HAL_ADC_Start_DMA+0xf0>
 80046d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046da:	4299      	cmp	r1, r3
 80046dc:	d034      	beq.n	8004748 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046de:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80046e0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80046e4:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80046e6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046e8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80046ea:	4d1d      	ldr	r5, [pc, #116]	@ (8004760 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80046ec:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80046f0:	bf1c      	itt	ne
 80046f2:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 80046f4:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80046f8:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80046fa:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80046fc:	4d19      	ldr	r5, [pc, #100]	@ (8004764 <HAL_ADC_Start_DMA+0x10c>)
 80046fe:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004700:	4d19      	ldr	r5, [pc, #100]	@ (8004768 <HAL_ADC_Start_DMA+0x110>)
 8004702:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004704:	251c      	movs	r5, #28
 8004706:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8004708:	2500      	movs	r5, #0
 800470a:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800470e:	684d      	ldr	r5, [r1, #4]
 8004710:	f045 0510 	orr.w	r5, r5, #16
 8004714:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004716:	68cd      	ldr	r5, [r1, #12]
 8004718:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800471c:	463b      	mov	r3, r7
 800471e:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004720:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004722:	3140      	adds	r1, #64	@ 0x40
 8004724:	f000 f9b2 	bl	8004a8c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004728:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800472a:	6893      	ldr	r3, [r2, #8]
 800472c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004730:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004734:	f043 0304 	orr.w	r3, r3, #4
 8004738:	6093      	str	r3, [r2, #8]
}
 800473a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 800473e:	2300      	movs	r3, #0
 8004740:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8004744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004748:	f1b8 0f00 	cmp.w	r8, #0
 800474c:	d1cb      	bne.n	80046e6 <HAL_ADC_Start_DMA+0x8e>
 800474e:	e7c6      	b.n	80046de <HAL_ADC_Start_DMA+0x86>
 8004750:	50000100 	.word	0x50000100
 8004754:	50000700 	.word	0x50000700
 8004758:	50000300 	.word	0x50000300
 800475c:	50000600 	.word	0x50000600
 8004760:	08003ff1 	.word	0x08003ff1
 8004764:	08003fe1 	.word	0x08003fe1
 8004768:	0800405d 	.word	0x0800405d

0800476c <ADC_Disable>:
{
 800476c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800476e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	0795      	lsls	r5, r2, #30
 8004774:	d502      	bpl.n	800477c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004776:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004778:	2000      	movs	r0, #0
}
 800477a:	bd38      	pop	{r3, r4, r5, pc}
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	07d4      	lsls	r4, r2, #31
 8004780:	d5fa      	bpl.n	8004778 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	f002 020d 	and.w	r2, r2, #13
 8004788:	2a01      	cmp	r2, #1
 800478a:	4604      	mov	r4, r0
 800478c:	d009      	beq.n	80047a2 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800478e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004790:	f043 0310 	orr.w	r3, r3, #16
 8004794:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004796:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 800479e:	2001      	movs	r0, #1
}
 80047a0:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80047a8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047ac:	2103      	movs	r1, #3
 80047ae:	f042 0202 	orr.w	r2, r2, #2
 80047b2:	609a      	str	r2, [r3, #8]
 80047b4:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80047b6:	f7ff fadb 	bl	8003d70 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 80047c0:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047c2:	d403      	bmi.n	80047cc <ADC_Disable+0x60>
 80047c4:	e7d8      	b.n	8004778 <ADC_Disable+0xc>
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	07db      	lsls	r3, r3, #31
 80047ca:	d5d5      	bpl.n	8004778 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047cc:	f7ff fad0 	bl	8003d70 <HAL_GetTick>
 80047d0:	1b40      	subs	r0, r0, r5
 80047d2:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047d4:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047d6:	d9f6      	bls.n	80047c6 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	07d2      	lsls	r2, r2, #31
 80047dc:	d5f3      	bpl.n	80047c6 <ADC_Disable+0x5a>
 80047de:	e7d6      	b.n	800478e <ADC_Disable+0x22>

080047e0 <HAL_ADCEx_Calibration_Start>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
<<<<<<< HEAD
 8004570:	b530      	push	{r4, r5, lr}
=======
 80047e0:	b530      	push	{r4, r5, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< HEAD
 8004572:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8004576:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004578:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800457a:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 800457c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800457e:	d03f      	beq.n	8004600 <HAL_ADCEx_Calibration_Start+0x90>
 8004580:	2301      	movs	r3, #1
 8004582:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
=======
 80047e2:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 80047e6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80047e8:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80047ea:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 80047ec:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80047ee:	d03f      	beq.n	8004870 <HAL_ADCEx_Calibration_Start+0x90>
 80047f0:	2301      	movs	r3, #1
 80047f2:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
<<<<<<< HEAD
 8004586:	4604      	mov	r4, r0
 8004588:	460d      	mov	r5, r1
 800458a:	f7ff ffb7 	bl	80044fc <ADC_Disable>
=======
 80047f6:	4604      	mov	r4, r0
 80047f8:	460d      	mov	r5, r1
 80047fa:	f7ff ffb7 	bl	800476c <ADC_Disable>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< HEAD
 800458e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
  if (tmp_hal_status == HAL_OK)
 8004590:	b9e8      	cbnz	r0, 80045ce <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004592:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004596:	f023 0302 	bic.w	r3, r3, #2
=======
 80047fe:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
  if (tmp_hal_status == HAL_OK)
 8004800:	b9e8      	cbnz	r0, 800483e <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004802:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004806:	f023 0302 	bic.w	r3, r3, #2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
<<<<<<< HEAD
 800459a:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	65e3      	str	r3, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 80045a2:	6893      	ldr	r3, [r2, #8]
 80045a4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80045a8:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 80045ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045b0:	430b      	orrs	r3, r1
 80045b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045b6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80045b8:	6893      	ldr	r3, [r2, #8]
=======
 800480a:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800480c:	f043 0302 	orr.w	r3, r3, #2
 8004810:	65e3      	str	r3, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 8004812:	6893      	ldr	r3, [r2, #8]
 8004814:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004818:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 800481c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004820:	430b      	orrs	r3, r1
 8004822:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004826:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004828:	6893      	ldr	r3, [r2, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
<<<<<<< HEAD
 80045ba:	4913      	ldr	r1, [pc, #76]	@ (8004608 <HAL_ADCEx_Calibration_Start+0x98>)
 80045bc:	2b00      	cmp	r3, #0
 80045be:	db0e      	blt.n	80045de <HAL_ADCEx_Calibration_Start+0x6e>
=======
 800482a:	4913      	ldr	r1, [pc, #76]	@ (8004878 <HAL_ADCEx_Calibration_Start+0x98>)
 800482c:	2b00      	cmp	r3, #0
 800482e:	db0e      	blt.n	800484e <HAL_ADCEx_Calibration_Start+0x6e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< HEAD
 80045c0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80045c2:	f023 0303 	bic.w	r3, r3, #3
 80045c6:	f043 0301 	orr.w	r3, r3, #1
 80045ca:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80045cc:	e002      	b.n	80045d4 <HAL_ADCEx_Calibration_Start+0x64>
=======
 8004830:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004832:	f023 0303 	bic.w	r3, r3, #3
 8004836:	f043 0301 	orr.w	r3, r3, #1
 800483a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800483c:	e002      	b.n	8004844 <HAL_ADCEx_Calibration_Start+0x64>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
<<<<<<< HEAD
 80045ce:	f043 0310 	orr.w	r3, r3, #16
 80045d2:	65e3      	str	r3, [r4, #92]	@ 0x5c
=======
 800483e:	f043 0310 	orr.w	r3, r3, #16
 8004842:	65e3      	str	r3, [r4, #92]	@ 0x5c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< HEAD
 80045d4:	2300      	movs	r3, #0
 80045d6:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
=======
 8004844:	2300      	movs	r3, #0
 8004846:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Return function status */
  return tmp_hal_status;
}
<<<<<<< HEAD
 80045da:	b003      	add	sp, #12
 80045dc:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 80045de:	9b01      	ldr	r3, [sp, #4]
 80045e0:	3301      	adds	r3, #1
 80045e2:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80045e4:	9b01      	ldr	r3, [sp, #4]
 80045e6:	428b      	cmp	r3, r1
 80045e8:	d9e6      	bls.n	80045b8 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 80045ea:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80045ec:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80045f0:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 80045f2:	f043 0310 	orr.w	r3, r3, #16
 80045f6:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 80045f8:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
        return HAL_ERROR;
 80045fc:	2001      	movs	r0, #1
 80045fe:	e7ec      	b.n	80045da <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8004600:	2002      	movs	r0, #2
}
 8004602:	b003      	add	sp, #12
 8004604:	bd30      	pop	{r4, r5, pc}
 8004606:	bf00      	nop
 8004608:	0004de01 	.word	0x0004de01

0800460c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800460c:	4907      	ldr	r1, [pc, #28]	@ (800462c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800460e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004610:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004612:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004616:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800461a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800461c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800461e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004626:	60cb      	str	r3, [r1, #12]
=======
 800484a:	b003      	add	sp, #12
 800484c:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 800484e:	9b01      	ldr	r3, [sp, #4]
 8004850:	3301      	adds	r3, #1
 8004852:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004854:	9b01      	ldr	r3, [sp, #4]
 8004856:	428b      	cmp	r3, r1
 8004858:	d9e6      	bls.n	8004828 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800485a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800485c:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004860:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8004862:	f043 0310 	orr.w	r3, r3, #16
 8004866:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 8004868:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
        return HAL_ERROR;
 800486c:	2001      	movs	r0, #1
 800486e:	e7ec      	b.n	800484a <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8004870:	2002      	movs	r0, #2
}
 8004872:	b003      	add	sp, #12
 8004874:	bd30      	pop	{r4, r5, pc}
 8004876:	bf00      	nop
 8004878:	0004de01 	.word	0x0004de01

0800487c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800487c:	4907      	ldr	r1, [pc, #28]	@ (800489c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800487e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004880:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004882:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004886:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800488a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800488c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800488e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004896:	60cb      	str	r3, [r1, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
<<<<<<< HEAD
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	e000ed00 	.word	0xe000ed00

08004630 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004630:	4b1b      	ldr	r3, [pc, #108]	@ (80046a0 <HAL_NVIC_SetPriority+0x70>)
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f3c3 2302 	ubfx	r3, r3, #8, #3
=======
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	e000ed00 	.word	0xe000ed00

080048a0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004910 <HAL_NVIC_SetPriority+0x70>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f3c3 2302 	ubfx	r3, r3, #8, #3
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8004638:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800463a:	f1c3 0e07 	rsb	lr, r3, #7
 800463e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004642:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004646:	bf28      	it	cs
 8004648:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800464c:	f1bc 0f06 	cmp.w	ip, #6
 8004650:	d91c      	bls.n	800468c <HAL_NVIC_SetPriority+0x5c>
 8004652:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004656:	f04f 33ff 	mov.w	r3, #4294967295
 800465a:	fa03 f30c 	lsl.w	r3, r3, ip
 800465e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004662:	f04f 33ff 	mov.w	r3, #4294967295
 8004666:	fa03 f30e 	lsl.w	r3, r3, lr
 800466a:	ea21 0303 	bic.w	r3, r1, r3
 800466e:	fa03 f30c 	lsl.w	r3, r3, ip
 8004672:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004674:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8004676:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004678:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800467a:	db0a      	blt.n	8004692 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800467c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004680:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004684:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
=======
 80048a8:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048aa:	f1c3 0e07 	rsb	lr, r3, #7
 80048ae:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048b2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b6:	bf28      	it	cs
 80048b8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048bc:	f1bc 0f06 	cmp.w	ip, #6
 80048c0:	d91c      	bls.n	80048fc <HAL_NVIC_SetPriority+0x5c>
 80048c2:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048c6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ca:	fa03 f30c 	lsl.w	r3, r3, ip
 80048ce:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d2:	f04f 33ff 	mov.w	r3, #4294967295
 80048d6:	fa03 f30e 	lsl.w	r3, r3, lr
 80048da:	ea21 0303 	bic.w	r3, r1, r3
 80048de:	fa03 f30c 	lsl.w	r3, r3, ip
 80048e2:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048e4:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80048e6:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048e8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80048ea:	db0a      	blt.n	8004902 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ec:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80048f0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80048f4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
<<<<<<< HEAD
 8004688:	f85d fb04 	ldr.w	pc, [sp], #4
 800468c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800468e:	4694      	mov	ip, r2
 8004690:	e7e7      	b.n	8004662 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004692:	4a04      	ldr	r2, [pc, #16]	@ (80046a4 <HAL_NVIC_SetPriority+0x74>)
 8004694:	f000 000f 	and.w	r0, r0, #15
 8004698:	4402      	add	r2, r0
 800469a:	7613      	strb	r3, [r2, #24]
 800469c:	f85d fb04 	ldr.w	pc, [sp], #4
 80046a0:	e000ed00 	.word	0xe000ed00
 80046a4:	e000ecfc 	.word	0xe000ecfc

080046a8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80046a8:	2800      	cmp	r0, #0
 80046aa:	db07      	blt.n	80046bc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046ac:	4a04      	ldr	r2, [pc, #16]	@ (80046c0 <HAL_NVIC_EnableIRQ+0x18>)
 80046ae:	0941      	lsrs	r1, r0, #5
 80046b0:	2301      	movs	r3, #1
 80046b2:	f000 001f 	and.w	r0, r0, #31
 80046b6:	4083      	lsls	r3, r0
 80046b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
=======
 80048f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80048fc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048fe:	4694      	mov	ip, r2
 8004900:	e7e7      	b.n	80048d2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004902:	4a04      	ldr	r2, [pc, #16]	@ (8004914 <HAL_NVIC_SetPriority+0x74>)
 8004904:	f000 000f 	and.w	r0, r0, #15
 8004908:	4402      	add	r2, r0
 800490a:	7613      	strb	r3, [r2, #24]
 800490c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004910:	e000ed00 	.word	0xe000ed00
 8004914:	e000ecfc 	.word	0xe000ecfc

08004918 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004918:	2800      	cmp	r0, #0
 800491a:	db07      	blt.n	800492c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800491c:	4a04      	ldr	r2, [pc, #16]	@ (8004930 <HAL_NVIC_EnableIRQ+0x18>)
 800491e:	0941      	lsrs	r1, r0, #5
 8004920:	2301      	movs	r3, #1
 8004922:	f000 001f 	and.w	r0, r0, #31
 8004926:	4083      	lsls	r3, r0
 8004928:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
<<<<<<< HEAD
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	e000e100 	.word	0xe000e100

080046c4 <HAL_SYSTICK_Config>:
=======
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	e000e100 	.word	0xe000e100

08004934 <HAL_SYSTICK_Config>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
<<<<<<< HEAD
 80046c4:	3801      	subs	r0, #1
 80046c6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80046ca:	d301      	bcc.n	80046d0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046cc:	2001      	movs	r0, #1
=======
 8004934:	3801      	subs	r0, #1
 8004936:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800493a:	d301      	bcc.n	8004940 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800493c:	2001      	movs	r0, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
<<<<<<< HEAD
 80046ce:	4770      	bx	lr
{
 80046d0:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046d2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d6:	4c07      	ldr	r4, [pc, #28]	@ (80046f4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046d8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046da:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80046de:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046e2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046e4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046e6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046e8:	619a      	str	r2, [r3, #24]
}
 80046ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ee:	6119      	str	r1, [r3, #16]
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <HAL_DMA_Init>:
=======
 800493e:	4770      	bx	lr
{
 8004940:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004942:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004946:	4c07      	ldr	r4, [pc, #28]	@ (8004964 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004948:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800494e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004952:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004954:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004956:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004958:	619a      	str	r2, [r3, #24]
}
 800495a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800495e:	6119      	str	r1, [r3, #16]
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	e000ed00 	.word	0xe000ed00

08004968 <HAL_DMA_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
<<<<<<< HEAD
 80046f8:	2800      	cmp	r0, #0
 80046fa:	d076      	beq.n	80047ea <HAL_DMA_Init+0xf2>
{
 80046fc:	b4f0      	push	{r4, r5, r6, r7}
=======
 8004968:	2800      	cmp	r0, #0
 800496a:	d076      	beq.n	8004a5a <HAL_DMA_Init+0xf2>
{
 800496c:	b4f0      	push	{r4, r5, r6, r7}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
<<<<<<< HEAD
 80046fe:	4a3c      	ldr	r2, [pc, #240]	@ (80047f0 <HAL_DMA_Init+0xf8>)
 8004700:	6804      	ldr	r4, [r0, #0]
 8004702:	4294      	cmp	r4, r2
 8004704:	4603      	mov	r3, r0
 8004706:	d95c      	bls.n	80047c2 <HAL_DMA_Init+0xca>
=======
 800496e:	4a3c      	ldr	r2, [pc, #240]	@ (8004a60 <HAL_DMA_Init+0xf8>)
 8004970:	6804      	ldr	r4, [r0, #0]
 8004972:	4294      	cmp	r4, r2
 8004974:	4603      	mov	r3, r0
 8004976:	d95c      	bls.n	8004a32 <HAL_DMA_Init+0xca>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
<<<<<<< HEAD
 8004708:	493a      	ldr	r1, [pc, #232]	@ (80047f4 <HAL_DMA_Init+0xfc>)
 800470a:	4a3b      	ldr	r2, [pc, #236]	@ (80047f8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 800470c:	483b      	ldr	r0, [pc, #236]	@ (80047fc <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800470e:	4421      	add	r1, r4
 8004710:	fba2 2101 	umull	r2, r1, r2, r1
 8004714:	0909      	lsrs	r1, r1, #4
 8004716:	0089      	lsls	r1, r1, #2
=======
 8004978:	493a      	ldr	r1, [pc, #232]	@ (8004a64 <HAL_DMA_Init+0xfc>)
 800497a:	4a3b      	ldr	r2, [pc, #236]	@ (8004a68 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 800497c:	483b      	ldr	r0, [pc, #236]	@ (8004a6c <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800497e:	4421      	add	r1, r4
 8004980:	fba2 2101 	umull	r2, r1, r2, r1
 8004984:	0909      	lsrs	r1, r1, #4
 8004986:	0089      	lsls	r1, r1, #2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
<<<<<<< HEAD
 8004718:	2202      	movs	r2, #2
=======
 8004988:	2202      	movs	r2, #2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
<<<<<<< HEAD
 800471a:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 800471c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8004720:	68da      	ldr	r2, [r3, #12]
=======
 800498a:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 800498c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8004990:	68da      	ldr	r2, [r3, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
<<<<<<< HEAD
 8004722:	4e35      	ldr	r6, [pc, #212]	@ (80047f8 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004724:	4f36      	ldr	r7, [pc, #216]	@ (8004800 <HAL_DMA_Init+0x108>)
 8004726:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800472a:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 800472c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800472e:	4302      	orrs	r2, r0
 8004730:	6958      	ldr	r0, [r3, #20]
 8004732:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004734:	6998      	ldr	r0, [r3, #24]
 8004736:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8004738:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800473a:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800473e:	69d8      	ldr	r0, [r3, #28]
 8004740:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004742:	b2e0      	uxtb	r0, r4
 8004744:	3808      	subs	r0, #8
 8004746:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800474a:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800474c:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8004750:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 8004752:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8004756:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004758:	4e25      	ldr	r6, [pc, #148]	@ (80047f0 <HAL_DMA_Init+0xf8>)
 800475a:	4a2a      	ldr	r2, [pc, #168]	@ (8004804 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800475c:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004760:	42b4      	cmp	r4, r6
 8004762:	bf98      	it	ls
 8004764:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004766:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800476a:	2401      	movs	r4, #1
 800476c:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004770:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004772:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004776:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800477a:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800477c:	649e      	str	r6, [r3, #72]	@ 0x48
 800477e:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004782:	d027      	beq.n	80047d4 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004784:	685e      	ldr	r6, [r3, #4]
 8004786:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004788:	3e01      	subs	r6, #1
 800478a:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800478c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004790:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004794:	d824      	bhi.n	80047e0 <HAL_DMA_Init+0xe8>
=======
 8004992:	4e35      	ldr	r6, [pc, #212]	@ (8004a68 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004994:	4f36      	ldr	r7, [pc, #216]	@ (8004a70 <HAL_DMA_Init+0x108>)
 8004996:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800499a:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 800499c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800499e:	4302      	orrs	r2, r0
 80049a0:	6958      	ldr	r0, [r3, #20]
 80049a2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049a4:	6998      	ldr	r0, [r3, #24]
 80049a6:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 80049a8:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80049aa:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ae:	69d8      	ldr	r0, [r3, #28]
 80049b0:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80049b2:	b2e0      	uxtb	r0, r4
 80049b4:	3808      	subs	r0, #8
 80049b6:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80049ba:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80049bc:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80049c0:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80049c2:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 80049c6:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80049c8:	4e25      	ldr	r6, [pc, #148]	@ (8004a60 <HAL_DMA_Init+0xf8>)
 80049ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004a74 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049cc:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80049d0:	42b4      	cmp	r4, r6
 80049d2:	bf98      	it	ls
 80049d4:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049d6:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049da:	2401      	movs	r4, #1
 80049dc:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049e0:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80049e2:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049e6:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049ea:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049ec:	649e      	str	r6, [r3, #72]	@ 0x48
 80049ee:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80049f2:	d027      	beq.n	8004a44 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80049f4:	685e      	ldr	r6, [r3, #4]
 80049f6:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80049f8:	3e01      	subs	r6, #1
 80049fa:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80049fc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a00:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004a04:	d824      	bhi.n	8004a50 <HAL_DMA_Init+0xe8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
<<<<<<< HEAD
 8004796:	4a1c      	ldr	r2, [pc, #112]	@ (8004808 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004798:	481c      	ldr	r0, [pc, #112]	@ (800480c <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800479a:	442a      	add	r2, r5
 800479c:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800479e:	3d01      	subs	r5, #1
 80047a0:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80047a2:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047a4:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047a8:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80047aa:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047ac:	4a18      	ldr	r2, [pc, #96]	@ (8004810 <HAL_DMA_Init+0x118>)
 80047ae:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b0:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80047b2:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b4:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80047b6:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80047ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80047be:	bcf0      	pop	{r4, r5, r6, r7}
 80047c0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047c2:	4914      	ldr	r1, [pc, #80]	@ (8004814 <HAL_DMA_Init+0x11c>)
 80047c4:	4a0c      	ldr	r2, [pc, #48]	@ (80047f8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 80047c6:	4814      	ldr	r0, [pc, #80]	@ (8004818 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047c8:	4421      	add	r1, r4
 80047ca:	fba2 2101 	umull	r2, r1, r2, r1
 80047ce:	0909      	lsrs	r1, r1, #4
 80047d0:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80047d2:	e7a1      	b.n	8004718 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80047d4:	2400      	movs	r4, #0
 80047d6:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047d8:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047dc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 80047e0:	2200      	movs	r2, #0
 80047e2:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80047e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80047e8:	e7e2      	b.n	80047b0 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 80047ea:	2001      	movs	r0, #1
}
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	40020407 	.word	0x40020407
 80047f4:	bffdfbf8 	.word	0xbffdfbf8
 80047f8:	cccccccd 	.word	0xcccccccd
 80047fc:	40020400 	.word	0x40020400
 8004800:	40020800 	.word	0x40020800
 8004804:	40020820 	.word	0x40020820
 8004808:	1000823f 	.word	0x1000823f
 800480c:	40020940 	.word	0x40020940
 8004810:	40020900 	.word	0x40020900
 8004814:	bffdfff8 	.word	0xbffdfff8
 8004818:	40020000 	.word	0x40020000

0800481c <HAL_DMA_Start_IT>:
{
 800481c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800481e:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8004822:	2c01      	cmp	r4, #1
 8004824:	d009      	beq.n	800483a <HAL_DMA_Start_IT+0x1e>
 8004826:	2401      	movs	r4, #1
 8004828:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800482c:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8004830:	2c01      	cmp	r4, #1
 8004832:	d005      	beq.n	8004840 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8004834:	2300      	movs	r3, #0
 8004836:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 800483a:	2002      	movs	r0, #2
}
 800483c:	bcf0      	pop	{r4, r5, r6, r7}
 800483e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004840:	2402      	movs	r4, #2
 8004842:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004846:	2400      	movs	r4, #0
 8004848:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800484a:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800484c:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 800484e:	6825      	ldr	r5, [r4, #0]
 8004850:	f025 0501 	bic.w	r5, r5, #1
 8004854:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004856:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 800485a:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800485c:	b115      	cbz	r5, 8004864 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800485e:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8004862:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004864:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8004866:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8004868:	f006 0c1f 	and.w	ip, r6, #31
 800486c:	2601      	movs	r6, #1
 800486e:	fa06 f60c 	lsl.w	r6, r6, ip
 8004872:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8004874:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004876:	6883      	ldr	r3, [r0, #8]
 8004878:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 800487a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 800487c:	bf0b      	itete	eq
 800487e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8004880:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004882:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8004884:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8004886:	b1bb      	cbz	r3, 80048b8 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	f043 030e 	orr.w	r3, r3, #14
 800488e:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004890:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	03d2      	lsls	r2, r2, #15
 8004896:	d503      	bpl.n	80048a0 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800489e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80048a0:	b11d      	cbz	r5, 80048aa <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80048a2:	682b      	ldr	r3, [r5, #0]
 80048a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a8:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80048b0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80048b2:	6023      	str	r3, [r4, #0]
}
 80048b4:	bcf0      	pop	{r4, r5, r6, r7}
 80048b6:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	f023 0304 	bic.w	r3, r3, #4
 80048be:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	f043 030a 	orr.w	r3, r3, #10
 80048c6:	6023      	str	r3, [r4, #0]
 80048c8:	e7e2      	b.n	8004890 <HAL_DMA_Start_IT+0x74>
 80048ca:	bf00      	nop

080048cc <HAL_DMA_IRQHandler>:
{
 80048cc:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048ce:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048d0:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80048d2:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048d4:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80048d6:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	2204      	movs	r2, #4
 80048de:	409a      	lsls	r2, r3
 80048e0:	420a      	tst	r2, r1
 80048e2:	d00e      	beq.n	8004902 <HAL_DMA_IRQHandler+0x36>
 80048e4:	f014 0f04 	tst.w	r4, #4
 80048e8:	d00b      	beq.n	8004902 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	069b      	lsls	r3, r3, #26
 80048ee:	d403      	bmi.n	80048f8 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	f023 0304 	bic.w	r3, r3, #4
 80048f6:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 80048f8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80048fa:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80048fc:	b1cb      	cbz	r3, 8004932 <HAL_DMA_IRQHandler+0x66>
}
 80048fe:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8004900:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004902:	2202      	movs	r2, #2
 8004904:	409a      	lsls	r2, r3
 8004906:	420a      	tst	r2, r1
 8004908:	d015      	beq.n	8004936 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 800490a:	f014 0f02 	tst.w	r4, #2
 800490e:	d012      	beq.n	8004936 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004910:	682b      	ldr	r3, [r5, #0]
 8004912:	0699      	lsls	r1, r3, #26
 8004914:	d406      	bmi.n	8004924 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004916:	682b      	ldr	r3, [r5, #0]
 8004918:	f023 030a 	bic.w	r3, r3, #10
 800491c:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800491e:	2301      	movs	r3, #1
 8004920:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8004924:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004926:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8004928:	2100      	movs	r1, #0
 800492a:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1e5      	bne.n	80048fe <HAL_DMA_IRQHandler+0x32>
}
 8004932:	bc70      	pop	{r4, r5, r6}
 8004934:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004936:	2208      	movs	r2, #8
 8004938:	409a      	lsls	r2, r3
 800493a:	420a      	tst	r2, r1
 800493c:	d0f9      	beq.n	8004932 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 800493e:	0722      	lsls	r2, r4, #28
 8004940:	d5f7      	bpl.n	8004932 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004942:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8004944:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004946:	f022 020e 	bic.w	r2, r2, #14
 800494a:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800494c:	2201      	movs	r2, #1
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8004952:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004954:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004956:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8004958:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 800495c:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8004960:	2900      	cmp	r1, #0
 8004962:	d0e6      	beq.n	8004932 <HAL_DMA_IRQHandler+0x66>
}
 8004964:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8004966:	4708      	bx	r1

08004968 <HAL_FLASH_Program>:
=======
 8004a06:	4a1c      	ldr	r2, [pc, #112]	@ (8004a78 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a08:	481c      	ldr	r0, [pc, #112]	@ (8004a7c <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a0a:	442a      	add	r2, r5
 8004a0c:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a0e:	3d01      	subs	r5, #1
 8004a10:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a12:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a14:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a18:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a1a:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a1c:	4a18      	ldr	r2, [pc, #96]	@ (8004a80 <HAL_DMA_Init+0x118>)
 8004a1e:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a20:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8004a22:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a24:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8004a26:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8004a2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8004a2e:	bcf0      	pop	{r4, r5, r6, r7}
 8004a30:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a32:	4914      	ldr	r1, [pc, #80]	@ (8004a84 <HAL_DMA_Init+0x11c>)
 8004a34:	4a0c      	ldr	r2, [pc, #48]	@ (8004a68 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8004a36:	4814      	ldr	r0, [pc, #80]	@ (8004a88 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004a38:	4421      	add	r1, r4
 8004a3a:	fba2 2101 	umull	r2, r1, r2, r1
 8004a3e:	0909      	lsrs	r1, r1, #4
 8004a40:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8004a42:	e7a1      	b.n	8004988 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a44:	2400      	movs	r4, #0
 8004a46:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a48:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a4c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8004a50:	2200      	movs	r2, #0
 8004a52:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a58:	e7e2      	b.n	8004a20 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8004a5a:	2001      	movs	r0, #1
}
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40020407 	.word	0x40020407
 8004a64:	bffdfbf8 	.word	0xbffdfbf8
 8004a68:	cccccccd 	.word	0xcccccccd
 8004a6c:	40020400 	.word	0x40020400
 8004a70:	40020800 	.word	0x40020800
 8004a74:	40020820 	.word	0x40020820
 8004a78:	1000823f 	.word	0x1000823f
 8004a7c:	40020940 	.word	0x40020940
 8004a80:	40020900 	.word	0x40020900
 8004a84:	bffdfff8 	.word	0xbffdfff8
 8004a88:	40020000 	.word	0x40020000

08004a8c <HAL_DMA_Start_IT>:
{
 8004a8c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8004a8e:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8004a92:	2c01      	cmp	r4, #1
 8004a94:	d009      	beq.n	8004aaa <HAL_DMA_Start_IT+0x1e>
 8004a96:	2401      	movs	r4, #1
 8004a98:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8004a9c:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8004aa0:	2c01      	cmp	r4, #1
 8004aa2:	d005      	beq.n	8004ab0 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8004aaa:	2002      	movs	r0, #2
}
 8004aac:	bcf0      	pop	{r4, r5, r6, r7}
 8004aae:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ab0:	2402      	movs	r4, #2
 8004ab2:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ab6:	2400      	movs	r4, #0
 8004ab8:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004aba:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004abc:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8004abe:	6825      	ldr	r5, [r4, #0]
 8004ac0:	f025 0501 	bic.w	r5, r5, #1
 8004ac4:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ac6:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8004aca:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8004acc:	b115      	cbz	r5, 8004ad4 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ace:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8004ad2:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ad4:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8004ad6:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8004ad8:	f006 0c1f 	and.w	ip, r6, #31
 8004adc:	2601      	movs	r6, #1
 8004ade:	fa06 f60c 	lsl.w	r6, r6, ip
 8004ae2:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8004ae4:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ae6:	6883      	ldr	r3, [r0, #8]
 8004ae8:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8004aea:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8004aec:	bf0b      	itete	eq
 8004aee:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8004af0:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004af2:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8004af4:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8004af6:	b1bb      	cbz	r3, 8004b28 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004af8:	6823      	ldr	r3, [r4, #0]
 8004afa:	f043 030e 	orr.w	r3, r3, #14
 8004afe:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004b00:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	03d2      	lsls	r2, r2, #15
 8004b06:	d503      	bpl.n	8004b10 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b0e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8004b10:	b11d      	cbz	r5, 8004b1a <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004b12:	682b      	ldr	r3, [r5, #0]
 8004b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b18:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004b20:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004b22:	6023      	str	r3, [r4, #0]
}
 8004b24:	bcf0      	pop	{r4, r5, r6, r7}
 8004b26:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	f023 0304 	bic.w	r3, r3, #4
 8004b2e:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b30:	6823      	ldr	r3, [r4, #0]
 8004b32:	f043 030a 	orr.w	r3, r3, #10
 8004b36:	6023      	str	r3, [r4, #0]
 8004b38:	e7e2      	b.n	8004b00 <HAL_DMA_Start_IT+0x74>
 8004b3a:	bf00      	nop

08004b3c <HAL_DMA_IRQHandler>:
{
 8004b3c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004b3e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b40:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8004b42:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b44:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004b46:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	2204      	movs	r2, #4
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	420a      	tst	r2, r1
 8004b52:	d00e      	beq.n	8004b72 <HAL_DMA_IRQHandler+0x36>
 8004b54:	f014 0f04 	tst.w	r4, #4
 8004b58:	d00b      	beq.n	8004b72 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	069b      	lsls	r3, r3, #26
 8004b5e:	d403      	bmi.n	8004b68 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	f023 0304 	bic.w	r3, r3, #4
 8004b66:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8004b68:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b6a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004b6c:	b1cb      	cbz	r3, 8004ba2 <HAL_DMA_IRQHandler+0x66>
}
 8004b6e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8004b70:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004b72:	2202      	movs	r2, #2
 8004b74:	409a      	lsls	r2, r3
 8004b76:	420a      	tst	r2, r1
 8004b78:	d015      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8004b7a:	f014 0f02 	tst.w	r4, #2
 8004b7e:	d012      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	0699      	lsls	r1, r3, #26
 8004b84:	d406      	bmi.n	8004b94 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b86:	682b      	ldr	r3, [r5, #0]
 8004b88:	f023 030a 	bic.w	r3, r3, #10
 8004b8c:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8004b94:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b96:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8004b98:	2100      	movs	r1, #0
 8004b9a:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e5      	bne.n	8004b6e <HAL_DMA_IRQHandler+0x32>
}
 8004ba2:	bc70      	pop	{r4, r5, r6}
 8004ba4:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004ba6:	2208      	movs	r2, #8
 8004ba8:	409a      	lsls	r2, r3
 8004baa:	420a      	tst	r2, r1
 8004bac:	d0f9      	beq.n	8004ba2 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8004bae:	0722      	lsls	r2, r4, #28
 8004bb0:	d5f7      	bpl.n	8004ba2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bb2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8004bb4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bb6:	f022 020e 	bic.w	r2, r2, #14
 8004bba:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8004bc2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bc4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bc6:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8004bc8:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8004bcc:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8004bd0:	2900      	cmp	r1, #0
 8004bd2:	d0e6      	beq.n	8004ba2 <HAL_DMA_IRQHandler+0x66>
}
 8004bd4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8004bd6:	4708      	bx	r1

08004bd8 <HAL_FLASH_Program>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
<<<<<<< HEAD
 8004968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
=======
 8004bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
<<<<<<< HEAD
 800496c:	f8df 8164 	ldr.w	r8, [pc, #356]	@ 8004ad4 <HAL_FLASH_Program+0x16c>
{
 8004970:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8004972:	f898 3000 	ldrb.w	r3, [r8]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d05d      	beq.n	8004a36 <HAL_FLASH_Program+0xce>
 800497a:	2301      	movs	r3, #1
 800497c:	4681      	mov	r9, r0
 800497e:	460f      	mov	r7, r1
 8004980:	4614      	mov	r4, r2
 8004982:	f888 3000 	strb.w	r3, [r8]
=======
 8004bdc:	f8df 8164 	ldr.w	r8, [pc, #356]	@ 8004d44 <HAL_FLASH_Program+0x16c>
{
 8004be0:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8004be2:	f898 3000 	ldrb.w	r3, [r8]
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d05d      	beq.n	8004ca6 <HAL_FLASH_Program+0xce>
 8004bea:	2301      	movs	r3, #1
 8004bec:	4681      	mov	r9, r0
 8004bee:	460f      	mov	r7, r1
 8004bf0:	4614      	mov	r4, r2
 8004bf2:	f888 3000 	strb.w	r3, [r8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
<<<<<<< HEAD
 8004986:	f7ff f8bb 	bl	8003b00 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800498a:	4e51      	ldr	r6, [pc, #324]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 800498c:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800498e:	e006      	b.n	800499e <HAL_FLASH_Program+0x36>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004990:	f7ff f8b6 	bl	8003b00 <HAL_GetTick>
 8004994:	eba0 0c05 	sub.w	ip, r0, r5
 8004998:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
 800499c:	d844      	bhi.n	8004a28 <HAL_FLASH_Program+0xc0>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800499e:	6933      	ldr	r3, [r6, #16]
 80049a0:	03d8      	lsls	r0, r3, #15
 80049a2:	d4f5      	bmi.n	8004990 <HAL_FLASH_Program+0x28>
=======
 8004bf6:	f7ff f8bb 	bl	8003d70 <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004bfa:	4e51      	ldr	r6, [pc, #324]	@ (8004d40 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 8004bfc:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004bfe:	e006      	b.n	8004c0e <HAL_FLASH_Program+0x36>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004c00:	f7ff f8b6 	bl	8003d70 <HAL_GetTick>
 8004c04:	eba0 0c05 	sub.w	ip, r0, r5
 8004c08:	f5bc 7f7a 	cmp.w	ip, #1000	@ 0x3e8
 8004c0c:	d844      	bhi.n	8004c98 <HAL_FLASH_Program+0xc0>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004c0e:	6933      	ldr	r3, [r6, #16]
 8004c10:	03d8      	lsls	r0, r3, #15
 8004c12:	d4f5      	bmi.n	8004c00 <HAL_FLASH_Program+0x28>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
<<<<<<< HEAD
 80049a4:	6935      	ldr	r5, [r6, #16]
 80049a6:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
  if (error != 0u)
 80049aa:	401d      	ands	r5, r3
 80049ac:	d155      	bne.n	8004a5a <HAL_FLASH_Program+0xf2>
=======
 8004c14:	6935      	ldr	r5, [r6, #16]
 8004c16:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
  if (error != 0u)
 8004c1a:	401d      	ands	r5, r3
 8004c1c:	d155      	bne.n	8004cca <HAL_FLASH_Program+0xf2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
<<<<<<< HEAD
 80049ae:	6933      	ldr	r3, [r6, #16]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80049b0:	4a47      	ldr	r2, [pc, #284]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80049b2:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80049b4:	bf44      	itt	mi
 80049b6:	2301      	movmi	r3, #1
 80049b8:	6133      	strmi	r3, [r6, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80049ba:	2300      	movs	r3, #0
 80049bc:	f8c8 3004 	str.w	r3, [r8, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80049c0:	6813      	ldr	r3, [r2, #0]
 80049c2:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80049c6:	bf1f      	itttt	ne
 80049c8:	6813      	ldrne	r3, [r2, #0]
 80049ca:	f423 6380 	bicne.w	r3, r3, #1024	@ 0x400
 80049ce:	6013      	strne	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80049d0:	2302      	movne	r3, #2
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80049d2:	f888 301c 	strb.w	r3, [r8, #28]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80049d6:	f1b9 0f00 	cmp.w	r9, #0
 80049da:	d030      	beq.n	8004a3e <HAL_FLASH_Program+0xd6>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80049dc:	f109 33ff 	add.w	r3, r9, #4294967295
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d942      	bls.n	8004a6a <HAL_FLASH_Program+0x102>
  uint32_t tickstart = HAL_GetTick();
 80049e4:	f7ff f88c 	bl	8003b00 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80049e8:	4e39      	ldr	r6, [pc, #228]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 80049ea:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80049ec:	e005      	b.n	80049fa <HAL_FLASH_Program+0x92>
    if ((HAL_GetTick() - tickstart) > Timeout)
 80049ee:	f7ff f887 	bl	8003b00 <HAL_GetTick>
 80049f2:	1b00      	subs	r0, r0, r4
 80049f4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80049f8:	d82d      	bhi.n	8004a56 <HAL_FLASH_Program+0xee>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80049fa:	6933      	ldr	r3, [r6, #16]
 80049fc:	03da      	lsls	r2, r3, #15
 80049fe:	d4f6      	bmi.n	80049ee <HAL_FLASH_Program+0x86>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004a00:	6933      	ldr	r3, [r6, #16]
 8004a02:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8004a06:	4013      	ands	r3, r2
 8004a08:	d151      	bne.n	8004aae <HAL_FLASH_Program+0x146>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004a0a:	6933      	ldr	r3, [r6, #16]
 8004a0c:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004a0e:	bf44      	itt	mi
 8004a10:	2301      	movmi	r3, #1
 8004a12:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8004a14:	2400      	movs	r4, #0
    if (prog_bit != 0U)
 8004a16:	b125      	cbz	r5, 8004a22 <HAL_FLASH_Program+0xba>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8004a18:	4a2d      	ldr	r2, [pc, #180]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
 8004a1a:	6953      	ldr	r3, [r2, #20]
 8004a1c:	ea23 0305 	bic.w	r3, r3, r5
 8004a20:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 8004a22:	f000 f975 	bl	8004d10 <FLASH_FlushCaches>
 8004a26:	e000      	b.n	8004a2a <HAL_FLASH_Program+0xc2>
 8004a28:	2403      	movs	r4, #3
  __HAL_UNLOCK(&pFlash);
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f888 3000 	strb.w	r3, [r8]
}
 8004a30:	4620      	mov	r0, r4
 8004a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 8004a36:	2402      	movs	r4, #2
}
 8004a38:	4620      	mov	r0, r4
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
=======
 8004c1e:	6933      	ldr	r3, [r6, #16]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004c20:	4a47      	ldr	r2, [pc, #284]	@ (8004d40 <HAL_FLASH_Program+0x168>)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004c22:	07d9      	lsls	r1, r3, #31
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004c24:	bf44      	itt	mi
 8004c26:	2301      	movmi	r3, #1
 8004c28:	6133      	strmi	r3, [r6, #16]
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	f8c8 3004 	str.w	r3, [r8, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004c30:	6813      	ldr	r3, [r2, #0]
 8004c32:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004c36:	bf1f      	itttt	ne
 8004c38:	6813      	ldrne	r3, [r2, #0]
 8004c3a:	f423 6380 	bicne.w	r3, r3, #1024	@ 0x400
 8004c3e:	6013      	strne	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004c40:	2302      	movne	r3, #2
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004c42:	f888 301c 	strb.w	r3, [r8, #28]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004c46:	f1b9 0f00 	cmp.w	r9, #0
 8004c4a:	d030      	beq.n	8004cae <HAL_FLASH_Program+0xd6>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8004c4c:	f109 33ff 	add.w	r3, r9, #4294967295
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d942      	bls.n	8004cda <HAL_FLASH_Program+0x102>
  uint32_t tickstart = HAL_GetTick();
 8004c54:	f7ff f88c 	bl	8003d70 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004c58:	4e39      	ldr	r6, [pc, #228]	@ (8004d40 <HAL_FLASH_Program+0x168>)
  uint32_t tickstart = HAL_GetTick();
 8004c5a:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004c5c:	e005      	b.n	8004c6a <HAL_FLASH_Program+0x92>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004c5e:	f7ff f887 	bl	8003d70 <HAL_GetTick>
 8004c62:	1b00      	subs	r0, r0, r4
 8004c64:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004c68:	d82d      	bhi.n	8004cc6 <HAL_FLASH_Program+0xee>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004c6a:	6933      	ldr	r3, [r6, #16]
 8004c6c:	03da      	lsls	r2, r3, #15
 8004c6e:	d4f6      	bmi.n	8004c5e <HAL_FLASH_Program+0x86>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004c70:	6933      	ldr	r3, [r6, #16]
 8004c72:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8004c76:	4013      	ands	r3, r2
 8004c78:	d151      	bne.n	8004d1e <HAL_FLASH_Program+0x146>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004c7a:	6933      	ldr	r3, [r6, #16]
 8004c7c:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004c7e:	bf44      	itt	mi
 8004c80:	2301      	movmi	r3, #1
 8004c82:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8004c84:	2400      	movs	r4, #0
    if (prog_bit != 0U)
 8004c86:	b125      	cbz	r5, 8004c92 <HAL_FLASH_Program+0xba>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8004c88:	4a2d      	ldr	r2, [pc, #180]	@ (8004d40 <HAL_FLASH_Program+0x168>)
 8004c8a:	6953      	ldr	r3, [r2, #20]
 8004c8c:	ea23 0305 	bic.w	r3, r3, r5
 8004c90:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 8004c92:	f000 f975 	bl	8004f80 <FLASH_FlushCaches>
 8004c96:	e000      	b.n	8004c9a <HAL_FLASH_Program+0xc2>
 8004c98:	2403      	movs	r4, #3
  __HAL_UNLOCK(&pFlash);
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f888 3000 	strb.w	r3, [r8]
}
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 8004ca6:	2402      	movs	r4, #2
}
 8004ca8:	4620      	mov	r0, r4
 8004caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
<<<<<<< HEAD
 8004a3e:	4a24      	ldr	r2, [pc, #144]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
 8004a40:	6953      	ldr	r3, [r2, #20]
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004a48:	603c      	str	r4, [r7, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004a4a:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8004a4e:	2501      	movs	r5, #1
=======
 8004cae:	4a24      	ldr	r2, [pc, #144]	@ (8004d40 <HAL_FLASH_Program+0x168>)
 8004cb0:	6953      	ldr	r3, [r2, #20]
 8004cb2:	f043 0301 	orr.w	r3, r3, #1
 8004cb6:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004cb8:	603c      	str	r4, [r7, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004cba:	f3bf 8f6f 	isb	sy
      prog_bit = FLASH_CR_PG;
 8004cbe:	2501      	movs	r5, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
<<<<<<< HEAD
 8004a50:	f8c7 a004 	str.w	sl, [r7, #4]
      prog_bit = FLASH_CR_PG;
 8004a54:	e7c6      	b.n	80049e4 <HAL_FLASH_Program+0x7c>
      return HAL_TIMEOUT;
 8004a56:	2403      	movs	r4, #3
 8004a58:	e7dd      	b.n	8004a16 <HAL_FLASH_Program+0xae>
    pFlash.ErrorCode |= error;
 8004a5a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004a5e:	432b      	orrs	r3, r5
 8004a60:	f8c8 3004 	str.w	r3, [r8, #4]
    return HAL_ERROR;
 8004a64:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004a66:	6135      	str	r5, [r6, #16]
  if (status == HAL_OK)
 8004a68:	e7df      	b.n	8004a2a <HAL_FLASH_Program+0xc2>
=======
 8004cc0:	f8c7 a004 	str.w	sl, [r7, #4]
      prog_bit = FLASH_CR_PG;
 8004cc4:	e7c6      	b.n	8004c54 <HAL_FLASH_Program+0x7c>
      return HAL_TIMEOUT;
 8004cc6:	2403      	movs	r4, #3
 8004cc8:	e7dd      	b.n	8004c86 <HAL_FLASH_Program+0xae>
    pFlash.ErrorCode |= error;
 8004cca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004cce:	432b      	orrs	r3, r5
 8004cd0:	f8c8 3004 	str.w	r3, [r8, #4]
    return HAL_ERROR;
 8004cd4:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004cd6:	6135      	str	r5, [r6, #16]
  if (status == HAL_OK)
 8004cd8:	e7df      	b.n	8004c9a <HAL_FLASH_Program+0xc2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
<<<<<<< HEAD
 8004a6a:	4a19      	ldr	r2, [pc, #100]	@ (8004ad0 <HAL_FLASH_Program+0x168>)
 8004a6c:	6953      	ldr	r3, [r2, #20]
 8004a6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a72:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a74:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004a78:	b672      	cpsid	i
 8004a7a:	1d23      	adds	r3, r4, #4
 8004a7c:	42bb      	cmp	r3, r7
 8004a7e:	d01e      	beq.n	8004abe <HAL_FLASH_Program+0x156>
 8004a80:	4623      	mov	r3, r4
 8004a82:	1aff      	subs	r7, r7, r3
 8004a84:	f504 7480 	add.w	r4, r4, #256	@ 0x100
=======
 8004cda:	4a19      	ldr	r2, [pc, #100]	@ (8004d40 <HAL_FLASH_Program+0x168>)
 8004cdc:	6953      	ldr	r3, [r2, #20]
 8004cde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ce2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ce4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004ce8:	b672      	cpsid	i
 8004cea:	1d23      	adds	r3, r4, #4
 8004cec:	42bb      	cmp	r3, r7
 8004cee:	d01e      	beq.n	8004d2e <HAL_FLASH_Program+0x156>
 8004cf0:	4623      	mov	r3, r4
 8004cf2:	1aff      	subs	r7, r7, r3
 8004cf4:	f504 7480 	add.w	r4, r4, #256	@ 0x100
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
<<<<<<< HEAD
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	6859      	ldr	r1, [r3, #4]
 8004a8c:	50f8      	str	r0, [r7, r3]
 8004a8e:	18fa      	adds	r2, r7, r3
 8004a90:	3308      	adds	r3, #8
 8004a92:	42a3      	cmp	r3, r4
 8004a94:	6051      	str	r1, [r2, #4]
=======
 8004cf8:	6818      	ldr	r0, [r3, #0]
 8004cfa:	6859      	ldr	r1, [r3, #4]
 8004cfc:	50f8      	str	r0, [r7, r3]
 8004cfe:	18fa      	adds	r2, r7, r3
 8004d00:	3308      	adds	r3, #8
 8004d02:	42a3      	cmp	r3, r4
 8004d04:	6051      	str	r1, [r2, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    dest_addr++;
    src_addr++;
    row_index--;
  }
  while (row_index != 0U);
<<<<<<< HEAD
 8004a96:	d1f7      	bne.n	8004a88 <HAL_FLASH_Program+0x120>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a98:	f385 8810 	msr	PRIMASK, r5
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004a9c:	f1a9 0902 	sub.w	r9, r9, #2
 8004aa0:	fab9 f989 	clz	r9, r9
 8004aa4:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004aa8:	ea4f 4589 	mov.w	r5, r9, lsl #18
 8004aac:	e79a      	b.n	80049e4 <HAL_FLASH_Program+0x7c>
    pFlash.ErrorCode |= error;
 8004aae:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	f8c8 2004 	str.w	r2, [r8, #4]
    return HAL_ERROR;
 8004ab8:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004aba:	6133      	str	r3, [r6, #16]
    return HAL_ERROR;
 8004abc:	e7ab      	b.n	8004a16 <HAL_FLASH_Program+0xae>
 8004abe:	1b3f      	subs	r7, r7, r4
 8004ac0:	f504 7280 	add.w	r2, r4, #256	@ 0x100
    *dest_addr = *src_addr;
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	51e3      	str	r3, [r4, r7]
    src_addr++;
 8004ac8:	3404      	adds	r4, #4
  while (row_index != 0U);
 8004aca:	42a2      	cmp	r2, r4
 8004acc:	d1fa      	bne.n	8004ac4 <HAL_FLASH_Program+0x15c>
 8004ace:	e7e3      	b.n	8004a98 <HAL_FLASH_Program+0x130>
 8004ad0:	40022000 	.word	0x40022000
 8004ad4:	2000003c 	.word	0x2000003c

08004ad8 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004ad8:	4b06      	ldr	r3, [pc, #24]	@ (8004af4 <HAL_FLASH_Unlock+0x1c>)
 8004ada:	695a      	ldr	r2, [r3, #20]
 8004adc:	2a00      	cmp	r2, #0
 8004ade:	db01      	blt.n	8004ae4 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8004ae0:	2000      	movs	r0, #0
}
 8004ae2:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004ae4:	4904      	ldr	r1, [pc, #16]	@ (8004af8 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004ae6:	4a05      	ldr	r2, [pc, #20]	@ (8004afc <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004ae8:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004aea:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004aec:	6958      	ldr	r0, [r3, #20]
 8004aee:	0fc0      	lsrs	r0, r0, #31
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40022000 	.word	0x40022000
 8004af8:	45670123 	.word	0x45670123
 8004afc:	cdef89ab 	.word	0xcdef89ab

08004b00 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004b00:	4b04      	ldr	r3, [pc, #16]	@ (8004b14 <HAL_FLASH_Lock+0x14>)
 8004b02:	695a      	ldr	r2, [r3, #20]
 8004b04:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004b08:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004b0a:	6958      	ldr	r0, [r3, #20]
}
 8004b0c:	43c0      	mvns	r0, r0
 8004b0e:	0fc0      	lsrs	r0, r0, #31
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	40022000 	.word	0x40022000

08004b18 <FLASH_WaitForLastOperation>:
{
 8004b18:	b570      	push	{r4, r5, r6, lr}
 8004b1a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8004b1c:	f7fe fff0 	bl	8003b00 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004b20:	4e0f      	ldr	r6, [pc, #60]	@ (8004b60 <FLASH_WaitForLastOperation+0x48>)
  uint32_t tickstart = HAL_GetTick();
 8004b22:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004b24:	e004      	b.n	8004b30 <FLASH_WaitForLastOperation+0x18>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004b26:	f7fe ffeb 	bl	8003b00 <HAL_GetTick>
 8004b2a:	1b00      	subs	r0, r0, r4
 8004b2c:	42a8      	cmp	r0, r5
 8004b2e:	d80e      	bhi.n	8004b4e <FLASH_WaitForLastOperation+0x36>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004b30:	6933      	ldr	r3, [r6, #16]
 8004b32:	03da      	lsls	r2, r3, #15
 8004b34:	d4f7      	bmi.n	8004b26 <FLASH_WaitForLastOperation+0xe>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004b36:	6933      	ldr	r3, [r6, #16]
 8004b38:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d108      	bne.n	8004b52 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004b40:	6933      	ldr	r3, [r6, #16]
 8004b42:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004b44:	bf44      	itt	mi
 8004b46:	2301      	movmi	r3, #1
 8004b48:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8004b4a:	2000      	movs	r0, #0
}
 8004b4c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8004b4e:	2003      	movs	r0, #3
}
 8004b50:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 8004b52:	4904      	ldr	r1, [pc, #16]	@ (8004b64 <FLASH_WaitForLastOperation+0x4c>)
 8004b54:	684a      	ldr	r2, [r1, #4]
 8004b56:	431a      	orrs	r2, r3
 8004b58:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 8004b5a:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004b5c:	6133      	str	r3, [r6, #16]
}
 8004b5e:	bd70      	pop	{r4, r5, r6, pc}
 8004b60:	40022000 	.word	0x40022000
 8004b64:	2000003c 	.word	0x2000003c

08004b68 <HAL_FLASHEx_Erase>:
=======
 8004d06:	d1f7      	bne.n	8004cf8 <HAL_FLASH_Program+0x120>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d08:	f385 8810 	msr	PRIMASK, r5
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004d0c:	f1a9 0902 	sub.w	r9, r9, #2
 8004d10:	fab9 f989 	clz	r9, r9
 8004d14:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004d18:	ea4f 4589 	mov.w	r5, r9, lsl #18
 8004d1c:	e79a      	b.n	8004c54 <HAL_FLASH_Program+0x7c>
    pFlash.ErrorCode |= error;
 8004d1e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004d22:	431a      	orrs	r2, r3
 8004d24:	f8c8 2004 	str.w	r2, [r8, #4]
    return HAL_ERROR;
 8004d28:	2401      	movs	r4, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004d2a:	6133      	str	r3, [r6, #16]
    return HAL_ERROR;
 8004d2c:	e7ab      	b.n	8004c86 <HAL_FLASH_Program+0xae>
 8004d2e:	1b3f      	subs	r7, r7, r4
 8004d30:	f504 7280 	add.w	r2, r4, #256	@ 0x100
    *dest_addr = *src_addr;
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	51e3      	str	r3, [r4, r7]
    src_addr++;
 8004d38:	3404      	adds	r4, #4
  while (row_index != 0U);
 8004d3a:	42a2      	cmp	r2, r4
 8004d3c:	d1fa      	bne.n	8004d34 <HAL_FLASH_Program+0x15c>
 8004d3e:	e7e3      	b.n	8004d08 <HAL_FLASH_Program+0x130>
 8004d40:	40022000 	.word	0x40022000
 8004d44:	20000038 	.word	0x20000038

08004d48 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d48:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_FLASH_Unlock+0x1c>)
 8004d4a:	695a      	ldr	r2, [r3, #20]
 8004d4c:	2a00      	cmp	r2, #0
 8004d4e:	db01      	blt.n	8004d54 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8004d50:	2000      	movs	r0, #0
}
 8004d52:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004d54:	4904      	ldr	r1, [pc, #16]	@ (8004d68 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004d56:	4a05      	ldr	r2, [pc, #20]	@ (8004d6c <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004d58:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004d5a:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d5c:	6958      	ldr	r0, [r3, #20]
 8004d5e:	0fc0      	lsrs	r0, r0, #31
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40022000 	.word	0x40022000
 8004d68:	45670123 	.word	0x45670123
 8004d6c:	cdef89ab 	.word	0xcdef89ab

08004d70 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004d70:	4b04      	ldr	r3, [pc, #16]	@ (8004d84 <HAL_FLASH_Lock+0x14>)
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004d78:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d7a:	6958      	ldr	r0, [r3, #20]
}
 8004d7c:	43c0      	mvns	r0, r0
 8004d7e:	0fc0      	lsrs	r0, r0, #31
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40022000 	.word	0x40022000

08004d88 <FLASH_WaitForLastOperation>:
{
 8004d88:	b570      	push	{r4, r5, r6, lr}
 8004d8a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8004d8c:	f7fe fff0 	bl	8003d70 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d90:	4e0f      	ldr	r6, [pc, #60]	@ (8004dd0 <FLASH_WaitForLastOperation+0x48>)
  uint32_t tickstart = HAL_GetTick();
 8004d92:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d94:	e004      	b.n	8004da0 <FLASH_WaitForLastOperation+0x18>
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004d96:	f7fe ffeb 	bl	8003d70 <HAL_GetTick>
 8004d9a:	1b00      	subs	r0, r0, r4
 8004d9c:	42a8      	cmp	r0, r5
 8004d9e:	d80e      	bhi.n	8004dbe <FLASH_WaitForLastOperation+0x36>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004da0:	6933      	ldr	r3, [r6, #16]
 8004da2:	03da      	lsls	r2, r3, #15
 8004da4:	d4f7      	bmi.n	8004d96 <FLASH_WaitForLastOperation+0xe>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004da6:	6933      	ldr	r3, [r6, #16]
 8004da8:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
  if (error != 0u)
 8004dac:	4013      	ands	r3, r2
 8004dae:	d108      	bne.n	8004dc2 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004db0:	6933      	ldr	r3, [r6, #16]
 8004db2:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004db4:	bf44      	itt	mi
 8004db6:	2301      	movmi	r3, #1
 8004db8:	6133      	strmi	r3, [r6, #16]
    return HAL_ERROR;
 8004dba:	2000      	movs	r0, #0
}
 8004dbc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8004dbe:	2003      	movs	r0, #3
}
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 8004dc2:	4904      	ldr	r1, [pc, #16]	@ (8004dd4 <FLASH_WaitForLastOperation+0x4c>)
 8004dc4:	684a      	ldr	r2, [r1, #4]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 8004dca:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004dcc:	6133      	str	r3, [r6, #16]
}
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
 8004dd0:	40022000 	.word	0x40022000
 8004dd4:	20000038 	.word	0x20000038

08004dd8 <HAL_FLASHEx_Erase>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
<<<<<<< HEAD
 8004b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
=======
 8004dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
<<<<<<< HEAD
 8004b6c:	4f65      	ldr	r7, [pc, #404]	@ (8004d04 <HAL_FLASHEx_Erase+0x19c>)
 8004b6e:	783b      	ldrb	r3, [r7, #0]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d05e      	beq.n	8004c32 <HAL_FLASHEx_Erase+0xca>
 8004b74:	4605      	mov	r5, r0
 8004b76:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004b7c:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8004b7e:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004b80:	f7ff ffca 	bl	8004b18 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8004b84:	4606      	mov	r6, r0
 8004b86:	b120      	cbz	r0, 8004b92 <HAL_FLASHEx_Erase+0x2a>
=======
 8004ddc:	4f65      	ldr	r7, [pc, #404]	@ (8004f74 <HAL_FLASHEx_Erase+0x19c>)
 8004dde:	783b      	ldrb	r3, [r7, #0]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d05e      	beq.n	8004ea2 <HAL_FLASHEx_Erase+0xca>
 8004de4:	4605      	mov	r5, r0
 8004de6:	2401      	movs	r4, #1

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004de8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004dec:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8004dee:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004df0:	f7ff ffca 	bl	8004d88 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8004df4:	4606      	mov	r6, r0
 8004df6:	b120      	cbz	r0, 8004e02 <HAL_FLASHEx_Erase+0x2a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
<<<<<<< HEAD
 8004b88:	2300      	movs	r3, #0
 8004b8a:	703b      	strb	r3, [r7, #0]

  return status;
}
 8004b8c:	4630      	mov	r0, r6
 8004b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004b92:	4b5d      	ldr	r3, [pc, #372]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004b94:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	f412 7f00 	tst.w	r2, #512	@ 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004b9c:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004b9e:	d14c      	bne.n	8004c3a <HAL_FLASHEx_Erase+0xd2>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004ba0:	0552      	lsls	r2, r2, #21
 8004ba2:	f140 8082 	bpl.w	8004caa <HAL_FLASHEx_Erase+0x142>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bac:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	773b      	strb	r3, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004bb2:	682b      	ldr	r3, [r5, #0]
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d07a      	beq.n	8004cae <HAL_FLASHEx_Erase+0x146>
      *PageError = 0xFFFFFFFFU;
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbc:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004bc0:	e9d5 a302 	ldrd	sl, r3, [r5, #8]
 8004bc4:	4453      	add	r3, sl
 8004bc6:	459a      	cmp	sl, r3
 8004bc8:	d243      	bcs.n	8004c52 <HAL_FLASHEx_Erase+0xea>
=======
 8004df8:	2300      	movs	r3, #0
 8004dfa:	703b      	strb	r3, [r7, #0]

  return status;
}
 8004dfc:	4630      	mov	r0, r6
 8004dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004e02:	4b5d      	ldr	r3, [pc, #372]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e04:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	f412 7f00 	tst.w	r2, #512	@ 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004e0c:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004e0e:	d14c      	bne.n	8004eaa <HAL_FLASHEx_Erase+0xd2>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004e10:	0552      	lsls	r2, r2, #21
 8004e12:	f140 8082 	bpl.w	8004f1a <HAL_FLASHEx_Erase+0x142>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e1c:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004e1e:	2302      	movs	r3, #2
 8004e20:	773b      	strb	r3, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004e22:	682b      	ldr	r3, [r5, #0]
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d07a      	beq.n	8004f1e <HAL_FLASHEx_Erase+0x146>
      *PageError = 0xFFFFFFFFU;
 8004e28:	f04f 33ff 	mov.w	r3, #4294967295
 8004e2c:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004e30:	e9d5 a302 	ldrd	sl, r3, [r5, #8]
 8004e34:	4453      	add	r3, sl
 8004e36:	459a      	cmp	sl, r3
 8004e38:	d243      	bcs.n	8004ec2 <HAL_FLASHEx_Erase+0xea>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
<<<<<<< HEAD
 8004bca:	4c4f      	ldr	r4, [pc, #316]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004bcc:	f8df 913c 	ldr.w	r9, [pc, #316]	@ 8004d0c <HAL_FLASHEx_Erase+0x1a4>
 8004bd0:	e025      	b.n	8004c1e <HAL_FLASHEx_Erase+0xb6>
=======
 8004e3a:	4c4f      	ldr	r4, [pc, #316]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004e3c:	f8df 913c 	ldr.w	r9, [pc, #316]	@ 8004f7c <HAL_FLASHEx_Erase+0x1a4>
 8004e40:	e025      	b.n	8004e8e <HAL_FLASHEx_Erase+0xb6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
<<<<<<< HEAD
 8004bd2:	07d2      	lsls	r2, r2, #31
 8004bd4:	d429      	bmi.n	8004c2a <HAL_FLASHEx_Erase+0xc2>
=======
 8004e42:	07d2      	lsls	r2, r2, #31
 8004e44:	d429      	bmi.n	8004e9a <HAL_FLASHEx_Erase+0xc2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
<<<<<<< HEAD
 8004bd6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004bda:	6163      	str	r3, [r4, #20]
=======
 8004e46:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004e4a:	6163      	str	r3, [r4, #20]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
<<<<<<< HEAD
 8004bdc:	6962      	ldr	r2, [r4, #20]
 8004bde:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004be2:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 8004be6:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8004bea:	4313      	orrs	r3, r2
 8004bec:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004bee:	6963      	ldr	r3, [r4, #20]
 8004bf0:	f043 0302 	orr.w	r3, r3, #2
 8004bf4:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004bf6:	6963      	ldr	r3, [r4, #20]
 8004bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bfc:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004bfe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c02:	f7ff ff89 	bl	8004b18 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004c06:	6963      	ldr	r3, [r4, #20]
 8004c08:	ea03 0309 	and.w	r3, r3, r9
 8004c0c:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8004c0e:	b9e8      	cbnz	r0, 8004c4c <HAL_FLASHEx_Erase+0xe4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004c10:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8004c14:	f10a 0a01 	add.w	sl, sl, #1
 8004c18:	4413      	add	r3, r2
 8004c1a:	4553      	cmp	r3, sl
 8004c1c:	d919      	bls.n	8004c52 <HAL_FLASHEx_Erase+0xea>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004c1e:	6a23      	ldr	r3, [r4, #32]
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8004c20:	686a      	ldr	r2, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004c22:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8004c26:	6963      	ldr	r3, [r4, #20]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004c28:	d1d3      	bne.n	8004bd2 <HAL_FLASHEx_Erase+0x6a>
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8004c2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c2e:	6163      	str	r3, [r4, #20]
 8004c30:	e7d4      	b.n	8004bdc <HAL_FLASHEx_Erase+0x74>
  __HAL_LOCK(&pFlash);
 8004c32:	2602      	movs	r6, #2
}
 8004c34:	4630      	mov	r0, r6
 8004c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004c3a:	0551      	lsls	r1, r2, #21
 8004c3c:	d533      	bpl.n	8004ca6 <HAL_FLASHEx_Erase+0x13e>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c44:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8004c46:	2303      	movs	r3, #3
 8004c48:	773b      	strb	r3, [r7, #28]
 8004c4a:	e7b2      	b.n	8004bb2 <HAL_FLASHEx_Erase+0x4a>
          *PageError = page_index;
 8004c4c:	f8c8 a000 	str.w	sl, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004c50:	4606      	mov	r6, r0
=======
 8004e4c:	6962      	ldr	r2, [r4, #20]
 8004e4e:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8004e52:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 8004e56:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004e5e:	6963      	ldr	r3, [r4, #20]
 8004e60:	f043 0302 	orr.w	r3, r3, #2
 8004e64:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004e66:	6963      	ldr	r3, [r4, #20]
 8004e68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e6c:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e72:	f7ff ff89 	bl	8004d88 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004e76:	6963      	ldr	r3, [r4, #20]
 8004e78:	ea03 0309 	and.w	r3, r3, r9
 8004e7c:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8004e7e:	b9e8      	cbnz	r0, 8004ebc <HAL_FLASHEx_Erase+0xe4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004e80:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8004e84:	f10a 0a01 	add.w	sl, sl, #1
 8004e88:	4413      	add	r3, r2
 8004e8a:	4553      	cmp	r3, sl
 8004e8c:	d919      	bls.n	8004ec2 <HAL_FLASHEx_Erase+0xea>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004e8e:	6a23      	ldr	r3, [r4, #32]
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8004e90:	686a      	ldr	r2, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004e92:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8004e96:	6963      	ldr	r3, [r4, #20]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8004e98:	d1d3      	bne.n	8004e42 <HAL_FLASHEx_Erase+0x6a>
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8004e9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e9e:	6163      	str	r3, [r4, #20]
 8004ea0:	e7d4      	b.n	8004e4c <HAL_FLASHEx_Erase+0x74>
  __HAL_LOCK(&pFlash);
 8004ea2:	2602      	movs	r6, #2
}
 8004ea4:	4630      	mov	r0, r6
 8004ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004eaa:	0551      	lsls	r1, r2, #21
 8004eac:	d533      	bpl.n	8004f16 <HAL_FLASHEx_Erase+0x13e>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eb4:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	773b      	strb	r3, [r7, #28]
 8004eba:	e7b2      	b.n	8004e22 <HAL_FLASHEx_Erase+0x4a>
          *PageError = page_index;
 8004ebc:	f8c8 a000 	str.w	sl, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ec0:	4606      	mov	r6, r0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
<<<<<<< HEAD
 8004c52:	7f3b      	ldrb	r3, [r7, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004c54:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8004c58:	2a01      	cmp	r2, #1
=======
 8004ec2:	7f3b      	ldrb	r3, [r7, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004ec4:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8004ec8:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004eca:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004ecc:	d110      	bne.n	8004ef0 <HAL_FLASHEx_Erase+0x118>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ece:	4a2a      	ldr	r2, [pc, #168]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
 8004ed0:	6811      	ldr	r1, [r2, #0]
 8004ed2:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8004ed6:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004ed8:	6811      	ldr	r1, [r2, #0]
 8004eda:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8004ede:	6011      	str	r1, [r2, #0]
 8004ee0:	6811      	ldr	r1, [r2, #0]
 8004ee2:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004ee6:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ee8:	6811      	ldr	r1, [r2, #0]
 8004eea:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8004eee:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004ef0:	3b02      	subs	r3, #2
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d80c      	bhi.n	8004f10 <HAL_FLASHEx_Erase+0x138>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ef6:	4b20      	ldr	r3, [pc, #128]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f06:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f0e:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004f10:	2300      	movs	r3, #0
 8004f12:	773b      	strb	r3, [r7, #28]
}
 8004f14:	e770      	b.n	8004df8 <HAL_FLASHEx_Erase+0x20>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8004f16:	773c      	strb	r4, [r7, #28]
 8004f18:	e783      	b.n	8004e22 <HAL_FLASHEx_Erase+0x4a>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004f1a:	7738      	strb	r0, [r7, #28]
 8004f1c:	e781      	b.n	8004e22 <HAL_FLASHEx_Erase+0x4a>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8004f1e:	4b16      	ldr	r3, [pc, #88]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
      FLASH_MassErase(pEraseInit->Banks);
 8004f20:	6869      	ldr	r1, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8004f22:	6a1a      	ldr	r2, [r3, #32]
 8004f24:	0254      	lsls	r4, r2, #9
 8004f26:	d50d      	bpl.n	8004f44 <HAL_FLASHEx_Erase+0x16c>
    if ((Banks & FLASH_BANK_1) != 0U)
 8004f28:	07c8      	lsls	r0, r1, #31
 8004f2a:	d503      	bpl.n	8004f34 <HAL_FLASHEx_Erase+0x15c>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8004f2c:	695a      	ldr	r2, [r3, #20]
 8004f2e:	f042 0204 	orr.w	r2, r2, #4
 8004f32:	615a      	str	r2, [r3, #20]
    if ((Banks & FLASH_BANK_2) != 0U)
 8004f34:	0789      	lsls	r1, r1, #30
 8004f36:	d50b      	bpl.n	8004f50 <HAL_FLASHEx_Erase+0x178>
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8004f38:	4a0f      	ldr	r2, [pc, #60]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
 8004f3a:	6953      	ldr	r3, [r2, #20]
 8004f3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f40:	6153      	str	r3, [r2, #20]
 8004f42:	e005      	b.n	8004f50 <HAL_FLASHEx_Erase+0x178>
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004f44:	695a      	ldr	r2, [r3, #20]
 8004f46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f4a:	f042 0204 	orr.w	r2, r2, #4
 8004f4e:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004f50:	4c09      	ldr	r4, [pc, #36]	@ (8004f78 <HAL_FLASHEx_Erase+0x1a0>)
 8004f52:	6963      	ldr	r3, [r4, #20]
 8004f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f58:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f5a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f5e:	f7ff ff13 	bl	8004d88 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004f62:	6963      	ldr	r3, [r4, #20]
 8004f64:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f68:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f6c:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004f6e:	6163      	str	r3, [r4, #20]
 8004f70:	e7a7      	b.n	8004ec2 <HAL_FLASHEx_Erase+0xea>
 8004f72:	bf00      	nop
 8004f74:	20000038 	.word	0x20000038
 8004f78:	40022000 	.word	0x40022000
 8004f7c:	fffffc05 	.word	0xfffffc05

08004f80 <FLASH_FlushCaches>:
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004f80:	4915      	ldr	r1, [pc, #84]	@ (8004fd8 <FLASH_FlushCaches+0x58>)
 8004f82:	7f0b      	ldrb	r3, [r1, #28]
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004f84:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8004f88:	2a01      	cmp	r2, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004f8a:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
<<<<<<< HEAD
 8004c5c:	d110      	bne.n	8004c80 <HAL_FLASHEx_Erase+0x118>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004c5e:	4a2a      	ldr	r2, [pc, #168]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
 8004c60:	6811      	ldr	r1, [r2, #0]
 8004c62:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8004c66:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004c68:	6811      	ldr	r1, [r2, #0]
 8004c6a:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8004c6e:	6011      	str	r1, [r2, #0]
 8004c70:	6811      	ldr	r1, [r2, #0]
 8004c72:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004c76:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c78:	6811      	ldr	r1, [r2, #0]
 8004c7a:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8004c7e:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004c80:	3b02      	subs	r3, #2
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d80c      	bhi.n	8004ca0 <HAL_FLASHEx_Erase+0x138>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004c86:	4b20      	ldr	r3, [pc, #128]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c96:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c9e:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	773b      	strb	r3, [r7, #28]
}
 8004ca4:	e770      	b.n	8004b88 <HAL_FLASHEx_Erase+0x20>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8004ca6:	773c      	strb	r4, [r7, #28]
 8004ca8:	e783      	b.n	8004bb2 <HAL_FLASHEx_Erase+0x4a>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004caa:	7738      	strb	r0, [r7, #28]
 8004cac:	e781      	b.n	8004bb2 <HAL_FLASHEx_Erase+0x4a>
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8004cae:	4b16      	ldr	r3, [pc, #88]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
      FLASH_MassErase(pEraseInit->Banks);
 8004cb0:	6869      	ldr	r1, [r5, #4]
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8004cb2:	6a1a      	ldr	r2, [r3, #32]
 8004cb4:	0254      	lsls	r4, r2, #9
 8004cb6:	d50d      	bpl.n	8004cd4 <HAL_FLASHEx_Erase+0x16c>
    if ((Banks & FLASH_BANK_1) != 0U)
 8004cb8:	07c8      	lsls	r0, r1, #31
 8004cba:	d503      	bpl.n	8004cc4 <HAL_FLASHEx_Erase+0x15c>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8004cbc:	695a      	ldr	r2, [r3, #20]
 8004cbe:	f042 0204 	orr.w	r2, r2, #4
 8004cc2:	615a      	str	r2, [r3, #20]
    if ((Banks & FLASH_BANK_2) != 0U)
 8004cc4:	0789      	lsls	r1, r1, #30
 8004cc6:	d50b      	bpl.n	8004ce0 <HAL_FLASHEx_Erase+0x178>
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8004cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
 8004cca:	6953      	ldr	r3, [r2, #20]
 8004ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cd0:	6153      	str	r3, [r2, #20]
 8004cd2:	e005      	b.n	8004ce0 <HAL_FLASHEx_Erase+0x178>
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004cd4:	695a      	ldr	r2, [r3, #20]
 8004cd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cda:	f042 0204 	orr.w	r2, r2, #4
 8004cde:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004ce0:	4c09      	ldr	r4, [pc, #36]	@ (8004d08 <HAL_FLASHEx_Erase+0x1a0>)
 8004ce2:	6963      	ldr	r3, [r4, #20]
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ce8:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004cea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004cee:	f7ff ff13 	bl	8004b18 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004cf2:	6963      	ldr	r3, [r4, #20]
 8004cf4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004cf8:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004cfc:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8004cfe:	6163      	str	r3, [r4, #20]
 8004d00:	e7a7      	b.n	8004c52 <HAL_FLASHEx_Erase+0xea>
 8004d02:	bf00      	nop
 8004d04:	2000003c 	.word	0x2000003c
 8004d08:	40022000 	.word	0x40022000
 8004d0c:	fffffc05 	.word	0xfffffc05

08004d10 <FLASH_FlushCaches>:
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004d10:	4915      	ldr	r1, [pc, #84]	@ (8004d68 <FLASH_FlushCaches+0x58>)
 8004d12:	7f0b      	ldrb	r3, [r1, #28]
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004d14:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8004d18:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004d1a:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004d1c:	d110      	bne.n	8004d40 <FLASH_FlushCaches+0x30>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004d1e:	4a13      	ldr	r2, [pc, #76]	@ (8004d6c <FLASH_FlushCaches+0x5c>)
 8004d20:	6810      	ldr	r0, [r2, #0]
 8004d22:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
 8004d26:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004d28:	6810      	ldr	r0, [r2, #0]
 8004d2a:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
 8004d2e:	6010      	str	r0, [r2, #0]
 8004d30:	6810      	ldr	r0, [r2, #0]
 8004d32:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
 8004d36:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004d38:	6810      	ldr	r0, [r2, #0]
 8004d3a:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8004d3e:	6010      	str	r0, [r2, #0]
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004d40:	3b02      	subs	r3, #2
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d80c      	bhi.n	8004d60 <FLASH_FlushCaches+0x50>
    __HAL_FLASH_DATA_CACHE_RESET();
 8004d46:	4b09      	ldr	r3, [pc, #36]	@ (8004d6c <FLASH_FlushCaches+0x5c>)
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d56:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d5e:	601a      	str	r2, [r3, #0]
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004d60:	2300      	movs	r3, #0
 8004d62:	770b      	strb	r3, [r1, #28]
}
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	2000003c 	.word	0x2000003c
 8004d6c:	40022000 	.word	0x40022000

08004d70 <HAL_GPIO_Init>:
=======
 8004f8c:	d110      	bne.n	8004fb0 <FLASH_FlushCaches+0x30>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004f8e:	4a13      	ldr	r2, [pc, #76]	@ (8004fdc <FLASH_FlushCaches+0x5c>)
 8004f90:	6810      	ldr	r0, [r2, #0]
 8004f92:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
 8004f96:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004f98:	6810      	ldr	r0, [r2, #0]
 8004f9a:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
 8004f9e:	6010      	str	r0, [r2, #0]
 8004fa0:	6810      	ldr	r0, [r2, #0]
 8004fa2:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
 8004fa6:	6010      	str	r0, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004fa8:	6810      	ldr	r0, [r2, #0]
 8004faa:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8004fae:	6010      	str	r0, [r2, #0]
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004fb0:	3b02      	subs	r3, #2
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d80c      	bhi.n	8004fd0 <FLASH_FlushCaches+0x50>
    __HAL_FLASH_DATA_CACHE_RESET();
 8004fb6:	4b09      	ldr	r3, [pc, #36]	@ (8004fdc <FLASH_FlushCaches+0x5c>)
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004fc6:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fce:	601a      	str	r2, [r3, #0]
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	770b      	strb	r3, [r1, #28]
}
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	20000038 	.word	0x20000038
 8004fdc:	40022000 	.word	0x40022000

08004fe0 <HAL_GPIO_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< HEAD
 8004d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
=======
 8004fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
<<<<<<< HEAD
 8004d74:	680c      	ldr	r4, [r1, #0]
{
 8004d76:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d78:	2c00      	cmp	r4, #0
 8004d7a:	f000 8089 	beq.w	8004e90 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8004d7e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d80:	f04f 0b01 	mov.w	fp, #1
 8004d84:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8004d88:	ea1e 0a04 	ands.w	sl, lr, r4
 8004d8c:	d07b      	beq.n	8004e86 <HAL_GPIO_Init+0x116>
=======
 8004fe4:	680c      	ldr	r4, [r1, #0]
{
 8004fe6:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004fe8:	2c00      	cmp	r4, #0
 8004fea:	f000 8089 	beq.w	8005100 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8004fee:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004ff0:	f04f 0b01 	mov.w	fp, #1
 8004ff4:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8004ff8:	ea1e 0a04 	ands.w	sl, lr, r4
 8004ffc:	d07b      	beq.n	80050f6 <HAL_GPIO_Init+0x116>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
<<<<<<< HEAD
 8004d8e:	684d      	ldr	r5, [r1, #4]
 8004d90:	f005 0203 	and.w	r2, r5, #3
 8004d94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
=======
 8004ffe:	684d      	ldr	r5, [r1, #4]
 8005000:	f005 0203 	and.w	r2, r5, #3
 8005004:	ea4f 0c43 	mov.w	ip, r3, lsl #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
<<<<<<< HEAD
 8004d98:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004d9a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d9e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004da2:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004da6:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004daa:	d974      	bls.n	8004e96 <HAL_GPIO_Init+0x126>
=======
 8005008:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800500a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800500e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005012:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005016:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800501a:	d974      	bls.n	8005106 <HAL_GPIO_Init+0x126>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
<<<<<<< HEAD
 8004dac:	2a03      	cmp	r2, #3
 8004dae:	f040 80b0 	bne.w	8004f12 <HAL_GPIO_Init+0x1a2>
=======
 800501c:	2a03      	cmp	r2, #3
 800501e:	f040 80b0 	bne.w	8005182 <HAL_GPIO_Init+0x1a2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
<<<<<<< HEAD
 8004db2:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8004db6:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004dba:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dbe:	433a      	orrs	r2, r7
=======
 8005022:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8005026:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800502a:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800502e:	433a      	orrs	r2, r7
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
<<<<<<< HEAD
 8004dc0:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004dc4:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dc6:	d05e      	beq.n	8004e86 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dc8:	4f66      	ldr	r7, [pc, #408]	@ (8004f64 <HAL_GPIO_Init+0x1f4>)
 8004dca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004dcc:	f042 0201 	orr.w	r2, r2, #1
 8004dd0:	663a      	str	r2, [r7, #96]	@ 0x60
 8004dd2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004dd4:	f002 0201 	and.w	r2, r2, #1
 8004dd8:	9203      	str	r2, [sp, #12]
 8004dda:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ddc:	f023 0203 	bic.w	r2, r3, #3
 8004de0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004de4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004de8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8004dec:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004dee:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004df2:	260f      	movs	r6, #15
 8004df4:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004df8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004dfc:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004e00:	d01d      	beq.n	8004e3e <HAL_GPIO_Init+0xce>
 8004e02:	4e59      	ldr	r6, [pc, #356]	@ (8004f68 <HAL_GPIO_Init+0x1f8>)
 8004e04:	42b0      	cmp	r0, r6
 8004e06:	f000 8097 	beq.w	8004f38 <HAL_GPIO_Init+0x1c8>
 8004e0a:	4e58      	ldr	r6, [pc, #352]	@ (8004f6c <HAL_GPIO_Init+0x1fc>)
 8004e0c:	42b0      	cmp	r0, r6
 8004e0e:	f000 809a 	beq.w	8004f46 <HAL_GPIO_Init+0x1d6>
 8004e12:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8004f74 <HAL_GPIO_Init+0x204>
 8004e16:	4570      	cmp	r0, lr
 8004e18:	f000 8087 	beq.w	8004f2a <HAL_GPIO_Init+0x1ba>
 8004e1c:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8004f78 <HAL_GPIO_Init+0x208>
 8004e20:	4570      	cmp	r0, lr
 8004e22:	f000 8097 	beq.w	8004f54 <HAL_GPIO_Init+0x1e4>
 8004e26:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8004f7c <HAL_GPIO_Init+0x20c>
 8004e2a:	4570      	cmp	r0, lr
 8004e2c:	bf0c      	ite	eq
 8004e2e:	f04f 0e05 	moveq.w	lr, #5
 8004e32:	f04f 0e06 	movne.w	lr, #6
 8004e36:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004e3a:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e3e:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e40:	4a4b      	ldr	r2, [pc, #300]	@ (8004f70 <HAL_GPIO_Init+0x200>)
 8004e42:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e44:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8004e46:	ea6f 070a 	mvn.w	r7, sl
=======
 8005030:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005034:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005036:	d05e      	beq.n	80050f6 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005038:	4f66      	ldr	r7, [pc, #408]	@ (80051d4 <HAL_GPIO_Init+0x1f4>)
 800503a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800503c:	f042 0201 	orr.w	r2, r2, #1
 8005040:	663a      	str	r2, [r7, #96]	@ 0x60
 8005042:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005044:	f002 0201 	and.w	r2, r2, #1
 8005048:	9203      	str	r2, [sp, #12]
 800504a:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800504c:	f023 0203 	bic.w	r2, r3, #3
 8005050:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005054:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005058:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800505c:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800505e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005062:	260f      	movs	r6, #15
 8005064:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005068:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800506c:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005070:	d01d      	beq.n	80050ae <HAL_GPIO_Init+0xce>
 8005072:	4e59      	ldr	r6, [pc, #356]	@ (80051d8 <HAL_GPIO_Init+0x1f8>)
 8005074:	42b0      	cmp	r0, r6
 8005076:	f000 8097 	beq.w	80051a8 <HAL_GPIO_Init+0x1c8>
 800507a:	4e58      	ldr	r6, [pc, #352]	@ (80051dc <HAL_GPIO_Init+0x1fc>)
 800507c:	42b0      	cmp	r0, r6
 800507e:	f000 809a 	beq.w	80051b6 <HAL_GPIO_Init+0x1d6>
 8005082:	f8df e160 	ldr.w	lr, [pc, #352]	@ 80051e4 <HAL_GPIO_Init+0x204>
 8005086:	4570      	cmp	r0, lr
 8005088:	f000 8087 	beq.w	800519a <HAL_GPIO_Init+0x1ba>
 800508c:	f8df e158 	ldr.w	lr, [pc, #344]	@ 80051e8 <HAL_GPIO_Init+0x208>
 8005090:	4570      	cmp	r0, lr
 8005092:	f000 8097 	beq.w	80051c4 <HAL_GPIO_Init+0x1e4>
 8005096:	f8df e154 	ldr.w	lr, [pc, #340]	@ 80051ec <HAL_GPIO_Init+0x20c>
 800509a:	4570      	cmp	r0, lr
 800509c:	bf0c      	ite	eq
 800509e:	f04f 0e05 	moveq.w	lr, #5
 80050a2:	f04f 0e06 	movne.w	lr, #6
 80050a6:	fa0e fc0c 	lsl.w	ip, lr, ip
 80050aa:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050ae:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050b0:	4a4b      	ldr	r2, [pc, #300]	@ (80051e0 <HAL_GPIO_Init+0x200>)
 80050b2:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050b4:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 80050b6:	ea6f 070a 	mvn.w	r7, sl
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
<<<<<<< HEAD
 8004e4a:	4e49      	ldr	r6, [pc, #292]	@ (8004f70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004e4c:	bf54      	ite	pl
 8004e4e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004e50:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8004e54:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8004e56:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e58:	02ae      	lsls	r6, r5, #10
=======
 80050ba:	4e49      	ldr	r6, [pc, #292]	@ (80051e0 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050bc:	bf54      	ite	pl
 80050be:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050c0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 80050c4:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80050c6:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050c8:	02ae      	lsls	r6, r5, #10
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
<<<<<<< HEAD
 8004e5a:	4e45      	ldr	r6, [pc, #276]	@ (8004f70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004e5c:	bf54      	ite	pl
 8004e5e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004e60:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8004e64:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8004e66:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e68:	03ae      	lsls	r6, r5, #14
=======
 80050ca:	4e45      	ldr	r6, [pc, #276]	@ (80051e0 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050cc:	bf54      	ite	pl
 80050ce:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050d0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 80050d4:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 80050d6:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050d8:	03ae      	lsls	r6, r5, #14
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
<<<<<<< HEAD
 8004e6a:	4e41      	ldr	r6, [pc, #260]	@ (8004f70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004e6c:	bf54      	ite	pl
 8004e6e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004e70:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8004e74:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004e76:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e78:	03ed      	lsls	r5, r5, #15
=======
 80050da:	4e41      	ldr	r6, [pc, #260]	@ (80051e0 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050dc:	bf54      	ite	pl
 80050de:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050e0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 80050e4:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050e6:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050e8:	03ed      	lsls	r5, r5, #15
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
<<<<<<< HEAD
 8004e7a:	4d3d      	ldr	r5, [pc, #244]	@ (8004f70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004e7c:	bf54      	ite	pl
 8004e7e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004e80:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8004e84:	602a      	str	r2, [r5, #0]
=======
 80050ea:	4d3d      	ldr	r5, [pc, #244]	@ (80051e0 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80050ec:	bf54      	ite	pl
 80050ee:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80050f0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 80050f4:	602a      	str	r2, [r5, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
    }

    position++;
<<<<<<< HEAD
 8004e86:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e88:	fa34 f203 	lsrs.w	r2, r4, r3
 8004e8c:	f47f af7a 	bne.w	8004d84 <HAL_GPIO_Init+0x14>
  }
}
 8004e90:	b005      	add	sp, #20
 8004e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8004e96:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e9a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e9c:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ea0:	fa06 f80c 	lsl.w	r8, r6, ip
 8004ea4:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004ea8:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8004eac:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eb0:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004eb2:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004eb6:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8004eba:	fa0e fe03 	lsl.w	lr, lr, r3
 8004ebe:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8004ec2:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8004ec6:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eca:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ece:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ed2:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ed6:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8004ed8:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004edc:	f47f af69 	bne.w	8004db2 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004ee0:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004ee2:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ee6:	f003 0e07 	and.w	lr, r3, #7
 8004eea:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004eee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004ef2:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8004ef6:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004efa:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004efc:	260f      	movs	r6, #15
 8004efe:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f02:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f04:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f08:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004f0c:	f8c8 e020 	str.w	lr, [r8, #32]
 8004f10:	e74f      	b.n	8004db2 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8004f12:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f16:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f18:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f1c:	fa06 fe0c 	lsl.w	lr, r6, ip
 8004f20:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8004f24:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f28:	e743      	b.n	8004db2 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f2a:	f04f 0e03 	mov.w	lr, #3
 8004f2e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004f32:	ea47 070c 	orr.w	r7, r7, ip
 8004f36:	e782      	b.n	8004e3e <HAL_GPIO_Init+0xce>
 8004f38:	f04f 0e01 	mov.w	lr, #1
 8004f3c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004f40:	ea47 070c 	orr.w	r7, r7, ip
 8004f44:	e77b      	b.n	8004e3e <HAL_GPIO_Init+0xce>
 8004f46:	f04f 0e02 	mov.w	lr, #2
 8004f4a:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004f4e:	ea47 070c 	orr.w	r7, r7, ip
 8004f52:	e774      	b.n	8004e3e <HAL_GPIO_Init+0xce>
 8004f54:	f04f 0e04 	mov.w	lr, #4
 8004f58:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004f5c:	ea47 070c 	orr.w	r7, r7, ip
 8004f60:	e76d      	b.n	8004e3e <HAL_GPIO_Init+0xce>
 8004f62:	bf00      	nop
 8004f64:	40021000 	.word	0x40021000
 8004f68:	48000400 	.word	0x48000400
 8004f6c:	48000800 	.word	0x48000800
 8004f70:	40010400 	.word	0x40010400
 8004f74:	48000c00 	.word	0x48000c00
 8004f78:	48001000 	.word	0x48001000
 8004f7c:	48001400 	.word	0x48001400

08004f80 <HAL_PWREx_ControlVoltageScaling>:
=======
 80050f6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050f8:	fa34 f203 	lsrs.w	r2, r4, r3
 80050fc:	f47f af7a 	bne.w	8004ff4 <HAL_GPIO_Init+0x14>
  }
}
 8005100:	b005      	add	sp, #20
 8005102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005106:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800510a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800510c:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005110:	fa06 f80c 	lsl.w	r8, r6, ip
 8005114:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8005118:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 800511c:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005120:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005122:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005126:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 800512a:	fa0e fe03 	lsl.w	lr, lr, r3
 800512e:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8005132:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8005136:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800513a:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800513e:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005142:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005146:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005148:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800514c:	f47f af69 	bne.w	8005022 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005150:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005152:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005156:	f003 0e07 	and.w	lr, r3, #7
 800515a:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800515e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005162:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8005166:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800516a:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800516c:	260f      	movs	r6, #15
 800516e:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005172:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005174:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005178:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 800517c:	f8c8 e020 	str.w	lr, [r8, #32]
 8005180:	e74f      	b.n	8005022 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8005182:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005186:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005188:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800518c:	fa06 fe0c 	lsl.w	lr, r6, ip
 8005190:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8005194:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005198:	e743      	b.n	8005022 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800519a:	f04f 0e03 	mov.w	lr, #3
 800519e:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051a2:	ea47 070c 	orr.w	r7, r7, ip
 80051a6:	e782      	b.n	80050ae <HAL_GPIO_Init+0xce>
 80051a8:	f04f 0e01 	mov.w	lr, #1
 80051ac:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051b0:	ea47 070c 	orr.w	r7, r7, ip
 80051b4:	e77b      	b.n	80050ae <HAL_GPIO_Init+0xce>
 80051b6:	f04f 0e02 	mov.w	lr, #2
 80051ba:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051be:	ea47 070c 	orr.w	r7, r7, ip
 80051c2:	e774      	b.n	80050ae <HAL_GPIO_Init+0xce>
 80051c4:	f04f 0e04 	mov.w	lr, #4
 80051c8:	fa0e fc0c 	lsl.w	ip, lr, ip
 80051cc:	ea47 070c 	orr.w	r7, r7, ip
 80051d0:	e76d      	b.n	80050ae <HAL_GPIO_Init+0xce>
 80051d2:	bf00      	nop
 80051d4:	40021000 	.word	0x40021000
 80051d8:	48000400 	.word	0x48000400
 80051dc:	48000800 	.word	0x48000800
 80051e0:	40010400 	.word	0x40010400
 80051e4:	48000c00 	.word	0x48000c00
 80051e8:	48001000 	.word	0x48001000
 80051ec:	48001400 	.word	0x48001400

080051f0 <HAL_PWREx_ControlVoltageScaling>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
<<<<<<< HEAD
 8004f80:	4a35      	ldr	r2, [pc, #212]	@ (8005058 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8004f82:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004f84:	b960      	cbnz	r0, 8004fa0 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f8e:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f92:	d01b      	beq.n	8004fcc <HAL_PWREx_ControlVoltageScaling+0x4c>
=======
 80051f0:	4a35      	ldr	r2, [pc, #212]	@ (80052c8 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80051f2:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80051f4:	b960      	cbnz	r0, 8005210 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051fe:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005202:	d01b      	beq.n	800523c <HAL_PWREx_ControlVoltageScaling+0x4c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
<<<<<<< HEAD
 8004f94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
=======
 8005204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005208:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
<<<<<<< HEAD
 8004f9c:	2000      	movs	r0, #0
}
 8004f9e:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fa0:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8004fa4:	d006      	beq.n	8004fb4 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fa6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004faa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fae:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004fb0:	2000      	movs	r0, #0
}
 8004fb2:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fb4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fbc:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fc0:	d029      	beq.n	8005016 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004fca:	e7f1      	b.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fd4:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fd6:	4821      	ldr	r0, [pc, #132]	@ (800505c <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004fd8:	4921      	ldr	r1, [pc, #132]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fda:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fe2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fe4:	6803      	ldr	r3, [r0, #0]
 8004fe6:	2032      	movs	r0, #50	@ 0x32
 8004fe8:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fec:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fee:	fba1 1303 	umull	r1, r3, r1, r3
 8004ff2:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ff4:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ff6:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ffa:	d506      	bpl.n	800500a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004ffc:	e000      	b.n	8005000 <HAL_PWREx_ControlVoltageScaling+0x80>
 8004ffe:	b123      	cbz	r3, 800500a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005000:	6951      	ldr	r1, [r2, #20]
 8005002:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005004:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005008:	d4f9      	bmi.n	8004ffe <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800500a:	4b13      	ldr	r3, [pc, #76]	@ (8005058 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	055b      	lsls	r3, r3, #21
 8005010:	d5ce      	bpl.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8005012:	2003      	movs	r0, #3
 8005014:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005016:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800501a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800501e:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005020:	480e      	ldr	r0, [pc, #56]	@ (800505c <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005022:	490f      	ldr	r1, [pc, #60]	@ (8005060 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005024:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005028:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800502c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800502e:	6803      	ldr	r3, [r0, #0]
 8005030:	2032      	movs	r0, #50	@ 0x32
 8005032:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005036:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005038:	fba1 1303 	umull	r1, r3, r1, r3
 800503c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800503e:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005040:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005044:	d5e1      	bpl.n	800500a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005046:	e001      	b.n	800504c <HAL_PWREx_ControlVoltageScaling+0xcc>
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0de      	beq.n	800500a <HAL_PWREx_ControlVoltageScaling+0x8a>
 800504c:	6951      	ldr	r1, [r2, #20]
 800504e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005050:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005054:	d5d9      	bpl.n	800500a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005056:	e7f7      	b.n	8005048 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8005058:	40007000 	.word	0x40007000
 800505c:	20000030 	.word	0x20000030
 8005060:	431bde83 	.word	0x431bde83

08005064 <HAL_PWREx_DisableUCPDDeadBattery>:
=======
 800520c:	2000      	movs	r0, #0
}
 800520e:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005210:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005214:	d006      	beq.n	8005224 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005216:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800521a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800521e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005220:	2000      	movs	r0, #0
}
 8005222:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005224:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800522c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005230:	d029      	beq.n	8005286 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005232:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005236:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800523a:	e7f1      	b.n	8005220 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800523c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005240:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005244:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005246:	4821      	ldr	r0, [pc, #132]	@ (80052cc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005248:	4921      	ldr	r1, [pc, #132]	@ (80052d0 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800524a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800524e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005252:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005254:	6803      	ldr	r3, [r0, #0]
 8005256:	2032      	movs	r0, #50	@ 0x32
 8005258:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800525c:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800525e:	fba1 1303 	umull	r1, r3, r1, r3
 8005262:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005264:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005266:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800526a:	d506      	bpl.n	800527a <HAL_PWREx_ControlVoltageScaling+0x8a>
 800526c:	e000      	b.n	8005270 <HAL_PWREx_ControlVoltageScaling+0x80>
 800526e:	b123      	cbz	r3, 800527a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005270:	6951      	ldr	r1, [r2, #20]
 8005272:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005274:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005278:	d4f9      	bmi.n	800526e <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800527a:	4b13      	ldr	r3, [pc, #76]	@ (80052c8 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	055b      	lsls	r3, r3, #21
 8005280:	d5ce      	bpl.n	8005220 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8005282:	2003      	movs	r0, #3
 8005284:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800528e:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005290:	480e      	ldr	r0, [pc, #56]	@ (80052cc <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005292:	490f      	ldr	r1, [pc, #60]	@ (80052d0 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005294:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005298:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800529c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800529e:	6803      	ldr	r3, [r0, #0]
 80052a0:	2032      	movs	r0, #50	@ 0x32
 80052a2:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052a6:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052a8:	fba1 1303 	umull	r1, r3, r1, r3
 80052ac:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052ae:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052b0:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052b4:	d5e1      	bpl.n	800527a <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052b6:	e001      	b.n	80052bc <HAL_PWREx_ControlVoltageScaling+0xcc>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0de      	beq.n	800527a <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052bc:	6951      	ldr	r1, [r2, #20]
 80052be:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80052c0:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052c4:	d5d9      	bpl.n	800527a <HAL_PWREx_ControlVoltageScaling+0x8a>
 80052c6:	e7f7      	b.n	80052b8 <HAL_PWREx_ControlVoltageScaling+0xc8>
 80052c8:	40007000 	.word	0x40007000
 80052cc:	2000002c 	.word	0x2000002c
 80052d0:	431bde83 	.word	0x431bde83

080052d4 <HAL_PWREx_DisableUCPDDeadBattery>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
<<<<<<< HEAD
 8005064:	4a02      	ldr	r2, [pc, #8]	@ (8005070 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005066:	6893      	ldr	r3, [r2, #8]
 8005068:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800506c:	6093      	str	r3, [r2, #8]
}
 800506e:	4770      	bx	lr
 8005070:	40007000 	.word	0x40007000

08005074 <HAL_RCC_OscConfig>:
=======
 80052d4:	4a02      	ldr	r2, [pc, #8]	@ (80052e0 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80052d6:	6893      	ldr	r3, [r2, #8]
 80052d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052dc:	6093      	str	r3, [r2, #8]
}
 80052de:	4770      	bx	lr
 80052e0:	40007000 	.word	0x40007000

080052e4 <HAL_RCC_OscConfig>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
<<<<<<< HEAD
 8005074:	2800      	cmp	r0, #0
 8005076:	f000 81bd 	beq.w	80053f4 <HAL_RCC_OscConfig+0x380>
{
 800507a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
=======
 80052e4:	2800      	cmp	r0, #0
 80052e6:	f000 81bd 	beq.w	8005664 <HAL_RCC_OscConfig+0x380>
{
 80052ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< HEAD
 800507e:	6803      	ldr	r3, [r0, #0]
 8005080:	07d9      	lsls	r1, r3, #31
{
 8005082:	b082      	sub	sp, #8
 8005084:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005086:	d512      	bpl.n	80050ae <HAL_RCC_OscConfig+0x3a>
=======
 80052ee:	6803      	ldr	r3, [r0, #0]
 80052f0:	07d9      	lsls	r1, r3, #31
{
 80052f2:	b082      	sub	sp, #8
 80052f4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052f6:	d512      	bpl.n	800531e <HAL_RCC_OscConfig+0x3a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
<<<<<<< HEAD
 8005088:	49a6      	ldr	r1, [pc, #664]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 800508a:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800508c:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800508e:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005092:	2a0c      	cmp	r2, #12
 8005094:	f000 80d0 	beq.w	8005238 <HAL_RCC_OscConfig+0x1c4>
 8005098:	2a08      	cmp	r2, #8
 800509a:	f040 80d2 	bne.w	8005242 <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509e:	4aa1      	ldr	r2, [pc, #644]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80050a0:	6812      	ldr	r2, [r2, #0]
 80050a2:	0392      	lsls	r2, r2, #14
 80050a4:	d503      	bpl.n	80050ae <HAL_RCC_OscConfig+0x3a>
 80050a6:	6862      	ldr	r2, [r4, #4]
 80050a8:	2a00      	cmp	r2, #0
 80050aa:	f000 8137 	beq.w	800531c <HAL_RCC_OscConfig+0x2a8>
=======
 80052f8:	49a6      	ldr	r1, [pc, #664]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 80052fa:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052fc:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052fe:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005302:	2a0c      	cmp	r2, #12
 8005304:	f000 80d0 	beq.w	80054a8 <HAL_RCC_OscConfig+0x1c4>
 8005308:	2a08      	cmp	r2, #8
 800530a:	f040 80d2 	bne.w	80054b2 <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800530e:	4aa1      	ldr	r2, [pc, #644]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	0392      	lsls	r2, r2, #14
 8005314:	d503      	bpl.n	800531e <HAL_RCC_OscConfig+0x3a>
 8005316:	6862      	ldr	r2, [r4, #4]
 8005318:	2a00      	cmp	r2, #0
 800531a:	f000 8137 	beq.w	800558c <HAL_RCC_OscConfig+0x2a8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< HEAD
 80050ae:	079a      	lsls	r2, r3, #30
 80050b0:	d522      	bpl.n	80050f8 <HAL_RCC_OscConfig+0x84>
=======
 800531e:	079a      	lsls	r2, r3, #30
 8005320:	d522      	bpl.n	8005368 <HAL_RCC_OscConfig+0x84>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
<<<<<<< HEAD
 80050b2:	4a9c      	ldr	r2, [pc, #624]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80050b4:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050b6:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050b8:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80050bc:	2b0c      	cmp	r3, #12
 80050be:	f000 80f8 	beq.w	80052b2 <HAL_RCC_OscConfig+0x23e>
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	f040 80fa 	bne.w	80052bc <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050c8:	4b96      	ldr	r3, [pc, #600]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	055b      	lsls	r3, r3, #21
 80050ce:	d503      	bpl.n	80050d8 <HAL_RCC_OscConfig+0x64>
 80050d0:	68e3      	ldr	r3, [r4, #12]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 8122 	beq.w	800531c <HAL_RCC_OscConfig+0x2a8>
=======
 8005322:	4a9c      	ldr	r2, [pc, #624]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 8005324:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005326:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005328:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800532c:	2b0c      	cmp	r3, #12
 800532e:	f000 80f8 	beq.w	8005522 <HAL_RCC_OscConfig+0x23e>
 8005332:	2b04      	cmp	r3, #4
 8005334:	f040 80fa 	bne.w	800552c <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005338:	4b96      	ldr	r3, [pc, #600]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	055b      	lsls	r3, r3, #21
 800533e:	d503      	bpl.n	8005348 <HAL_RCC_OscConfig+0x64>
 8005340:	68e3      	ldr	r3, [r4, #12]
 8005342:	2b00      	cmp	r3, #0
 8005344:	f000 8122 	beq.w	800558c <HAL_RCC_OscConfig+0x2a8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 80050d8:	4a92      	ldr	r2, [pc, #584]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80050da:	6920      	ldr	r0, [r4, #16]
 80050dc:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050de:	4992      	ldr	r1, [pc, #584]	@ (8005328 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80050e4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80050e8:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80050ea:	6808      	ldr	r0, [r1, #0]
 80050ec:	f7fe fcc6 	bl	8003a7c <HAL_InitTick>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	f040 8113 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
=======
 8005348:	4a92      	ldr	r2, [pc, #584]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 800534a:	6920      	ldr	r0, [r4, #16]
 800534c:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800534e:	4992      	ldr	r1, [pc, #584]	@ (8005598 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005350:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005354:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005358:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800535a:	6808      	ldr	r0, [r1, #0]
 800535c:	f7fe fcc6 	bl	8003cec <HAL_InitTick>
 8005360:	2800      	cmp	r0, #0
 8005362:	f040 8113 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< HEAD
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	071a      	lsls	r2, r3, #28
 80050fa:	d519      	bpl.n	8005130 <HAL_RCC_OscConfig+0xbc>
=======
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	071a      	lsls	r2, r3, #28
 800536a:	d519      	bpl.n	80053a0 <HAL_RCC_OscConfig+0xbc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
<<<<<<< HEAD
 80050fc:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050fe:	4d89      	ldr	r5, [pc, #548]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 80c2 	beq.w	800528a <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8005106:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800510a:	f043 0301 	orr.w	r3, r3, #1
 800510e:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005112:	f7fe fcf5 	bl	8003b00 <HAL_GetTick>
 8005116:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005118:	e005      	b.n	8005126 <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800511a:	f7fe fcf1 	bl	8003b00 <HAL_GetTick>
 800511e:	1b80      	subs	r0, r0, r6
 8005120:	2802      	cmp	r0, #2
 8005122:	f200 8117 	bhi.w	8005354 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005126:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800512a:	079b      	lsls	r3, r3, #30
 800512c:	d5f5      	bpl.n	800511a <HAL_RCC_OscConfig+0xa6>
=======
 800536c:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800536e:	4d89      	ldr	r5, [pc, #548]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005370:	2b00      	cmp	r3, #0
 8005372:	f000 80c2 	beq.w	80054fa <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8005376:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005382:	f7fe fcf5 	bl	8003d70 <HAL_GetTick>
 8005386:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005388:	e005      	b.n	8005396 <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800538a:	f7fe fcf1 	bl	8003d70 <HAL_GetTick>
 800538e:	1b80      	subs	r0, r0, r6
 8005390:	2802      	cmp	r0, #2
 8005392:	f200 8117 	bhi.w	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005396:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800539a:	079b      	lsls	r3, r3, #30
 800539c:	d5f5      	bpl.n	800538a <HAL_RCC_OscConfig+0xa6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< HEAD
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	075d      	lsls	r5, r3, #29
 8005132:	d541      	bpl.n	80051b8 <HAL_RCC_OscConfig+0x144>
=======
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	075d      	lsls	r5, r3, #29
 80053a2:	d541      	bpl.n	8005428 <HAL_RCC_OscConfig+0x144>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
<<<<<<< HEAD
 8005134:	4b7b      	ldr	r3, [pc, #492]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 8005136:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005138:	00d0      	lsls	r0, r2, #3
 800513a:	f100 810f 	bmi.w	800535c <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800513e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005140:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005144:	659a      	str	r2, [r3, #88]	@ 0x58
 8005146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800514c:	9301      	str	r3, [sp, #4]
 800514e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005150:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005152:	4e76      	ldr	r6, [pc, #472]	@ (800532c <HAL_RCC_OscConfig+0x2b8>)
 8005154:	6833      	ldr	r3, [r6, #0]
 8005156:	05d9      	lsls	r1, r3, #23
 8005158:	f140 812e 	bpl.w	80053b8 <HAL_RCC_OscConfig+0x344>
=======
 80053a4:	4b7b      	ldr	r3, [pc, #492]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 80053a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053a8:	00d0      	lsls	r0, r2, #3
 80053aa:	f100 810f 	bmi.w	80055cc <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053b0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80053b4:	659a      	str	r2, [r3, #88]	@ 0x58
 80053b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053bc:	9301      	str	r3, [sp, #4]
 80053be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80053c0:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053c2:	4e76      	ldr	r6, [pc, #472]	@ (800559c <HAL_RCC_OscConfig+0x2b8>)
 80053c4:	6833      	ldr	r3, [r6, #0]
 80053c6:	05d9      	lsls	r1, r3, #23
 80053c8:	f140 812e 	bpl.w	8005628 <HAL_RCC_OscConfig+0x344>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 800515c:	68a3      	ldr	r3, [r4, #8]
 800515e:	2b01      	cmp	r3, #1
 8005160:	f000 80fe 	beq.w	8005360 <HAL_RCC_OscConfig+0x2ec>
 8005164:	2b05      	cmp	r3, #5
 8005166:	f000 8184 	beq.w	8005472 <HAL_RCC_OscConfig+0x3fe>
 800516a:	4e6e      	ldr	r6, [pc, #440]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 800516c:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005170:	f022 0201 	bic.w	r2, r2, #1
 8005174:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8005178:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 800517c:	f022 0204 	bic.w	r2, r2, #4
 8005180:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005184:	2b00      	cmp	r3, #0
 8005186:	f040 80f2 	bne.w	800536e <HAL_RCC_OscConfig+0x2fa>
=======
 80053cc:	68a3      	ldr	r3, [r4, #8]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	f000 80fe 	beq.w	80055d0 <HAL_RCC_OscConfig+0x2ec>
 80053d4:	2b05      	cmp	r3, #5
 80053d6:	f000 8184 	beq.w	80056e2 <HAL_RCC_OscConfig+0x3fe>
 80053da:	4e6e      	ldr	r6, [pc, #440]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 80053dc:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80053e0:	f022 0201 	bic.w	r2, r2, #1
 80053e4:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 80053e8:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80053ec:	f022 0204 	bic.w	r2, r2, #4
 80053f0:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f040 80f2 	bne.w	80055de <HAL_RCC_OscConfig+0x2fa>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
<<<<<<< HEAD
 800518a:	f7fe fcb9 	bl	8003b00 <HAL_GetTick>
=======
 80053fa:	f7fe fcb9 	bl	8003d70 <HAL_GetTick>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
<<<<<<< HEAD
 800518e:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005192:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005194:	e005      	b.n	80051a2 <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005196:	f7fe fcb3 	bl	8003b00 <HAL_GetTick>
 800519a:	1bc0      	subs	r0, r0, r7
 800519c:	4540      	cmp	r0, r8
 800519e:	f200 80d9 	bhi.w	8005354 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80051a2:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80051a6:	0799      	lsls	r1, r3, #30
 80051a8:	d4f5      	bmi.n	8005196 <HAL_RCC_OscConfig+0x122>
=======
 80053fe:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005402:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005404:	e005      	b.n	8005412 <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005406:	f7fe fcb3 	bl	8003d70 <HAL_GetTick>
 800540a:	1bc0      	subs	r0, r0, r7
 800540c:	4540      	cmp	r0, r8
 800540e:	f200 80d9 	bhi.w	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005412:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8005416:	0799      	lsls	r1, r3, #30
 8005418:	d4f5      	bmi.n	8005406 <HAL_RCC_OscConfig+0x122>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
<<<<<<< HEAD
 80051aa:	b125      	cbz	r5, 80051b6 <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ac:	4a5d      	ldr	r2, [pc, #372]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80051ae:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80051b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051b4:	6593      	str	r3, [r2, #88]	@ 0x58
=======
 800541a:	b125      	cbz	r5, 8005426 <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800541c:	4a5d      	ldr	r2, [pc, #372]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 800541e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005424:	6593      	str	r3, [r2, #88]	@ 0x58
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
<<<<<<< HEAD
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	069a      	lsls	r2, r3, #26
 80051ba:	d518      	bpl.n	80051ee <HAL_RCC_OscConfig+0x17a>
=======
 8005426:	6823      	ldr	r3, [r4, #0]
 8005428:	069a      	lsls	r2, r3, #26
 800542a:	d518      	bpl.n	800545e <HAL_RCC_OscConfig+0x17a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
<<<<<<< HEAD
 80051bc:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051be:	4d59      	ldr	r5, [pc, #356]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 80e5 	beq.w	8005390 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80051c6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80051ca:	f043 0301 	orr.w	r3, r3, #1
 80051ce:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d2:	f7fe fc95 	bl	8003b00 <HAL_GetTick>
 80051d6:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051d8:	e005      	b.n	80051e6 <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051da:	f7fe fc91 	bl	8003b00 <HAL_GetTick>
 80051de:	1b80      	subs	r0, r0, r6
 80051e0:	2802      	cmp	r0, #2
 80051e2:	f200 80b7 	bhi.w	8005354 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051e6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80051ea:	079b      	lsls	r3, r3, #30
 80051ec:	d5f5      	bpl.n	80051da <HAL_RCC_OscConfig+0x166>
=======
 800542c:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800542e:	4d59      	ldr	r5, [pc, #356]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 80e5 	beq.w	8005600 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 8005436:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800543a:	f043 0301 	orr.w	r3, r3, #1
 800543e:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005442:	f7fe fc95 	bl	8003d70 <HAL_GetTick>
 8005446:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005448:	e005      	b.n	8005456 <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800544a:	f7fe fc91 	bl	8003d70 <HAL_GetTick>
 800544e:	1b80      	subs	r0, r0, r6
 8005450:	2802      	cmp	r0, #2
 8005452:	f200 80b7 	bhi.w	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005456:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800545a:	079b      	lsls	r3, r3, #30
 800545c:	d5f5      	bpl.n	800544a <HAL_RCC_OscConfig+0x166>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
<<<<<<< HEAD
 80051ee:	69e3      	ldr	r3, [r4, #28]
 80051f0:	b1f3      	cbz	r3, 8005230 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051f2:	4d4c      	ldr	r5, [pc, #304]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80051f4:	68aa      	ldr	r2, [r5, #8]
 80051f6:	f002 020c 	and.w	r2, r2, #12
 80051fa:	2a0c      	cmp	r2, #12
 80051fc:	f000 8147 	beq.w	800548e <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005200:	2b02      	cmp	r3, #2
=======
 800545e:	69e3      	ldr	r3, [r4, #28]
 8005460:	b1f3      	cbz	r3, 80054a0 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005462:	4d4c      	ldr	r5, [pc, #304]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 8005464:	68aa      	ldr	r2, [r5, #8]
 8005466:	f002 020c 	and.w	r2, r2, #12
 800546a:	2a0c      	cmp	r2, #12
 800546c:	f000 8147 	beq.w	80056fe <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005470:	2b02      	cmp	r3, #2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 8005202:	682b      	ldr	r3, [r5, #0]
 8005204:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005208:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800520a:	f000 80f5 	beq.w	80053f8 <HAL_RCC_OscConfig+0x384>
=======
 8005472:	682b      	ldr	r3, [r5, #0]
 8005474:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005478:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800547a:	f000 80f5 	beq.w	8005668 <HAL_RCC_OscConfig+0x384>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
<<<<<<< HEAD
 800520e:	f7fe fc77 	bl	8003b00 <HAL_GetTick>
 8005212:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005214:	e005      	b.n	8005222 <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005216:	f7fe fc73 	bl	8003b00 <HAL_GetTick>
 800521a:	1b00      	subs	r0, r0, r4
 800521c:	2802      	cmp	r0, #2
 800521e:	f200 8099 	bhi.w	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005222:	682b      	ldr	r3, [r5, #0]
 8005224:	019b      	lsls	r3, r3, #6
 8005226:	d4f6      	bmi.n	8005216 <HAL_RCC_OscConfig+0x1a2>
=======
 800547e:	f7fe fc77 	bl	8003d70 <HAL_GetTick>
 8005482:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005484:	e005      	b.n	8005492 <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005486:	f7fe fc73 	bl	8003d70 <HAL_GetTick>
 800548a:	1b00      	subs	r0, r0, r4
 800548c:	2802      	cmp	r0, #2
 800548e:	f200 8099 	bhi.w	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005492:	682b      	ldr	r3, [r5, #0]
 8005494:	019b      	lsls	r3, r3, #6
 8005496:	d4f6      	bmi.n	8005486 <HAL_RCC_OscConfig+0x1a2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
<<<<<<< HEAD
 8005228:	68ea      	ldr	r2, [r5, #12]
 800522a:	4b41      	ldr	r3, [pc, #260]	@ (8005330 <HAL_RCC_OscConfig+0x2bc>)
 800522c:	4013      	ands	r3, r2
 800522e:	60eb      	str	r3, [r5, #12]
=======
 8005498:	68ea      	ldr	r2, [r5, #12]
 800549a:	4b41      	ldr	r3, [pc, #260]	@ (80055a0 <HAL_RCC_OscConfig+0x2bc>)
 800549c:	4013      	ands	r3, r2
 800549e:	60eb      	str	r3, [r5, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
    }
  }
  }

  return HAL_OK;
<<<<<<< HEAD
 8005230:	2000      	movs	r0, #0
}
 8005232:	b002      	add	sp, #8
 8005234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005238:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800523c:	2903      	cmp	r1, #3
 800523e:	f43f af2e 	beq.w	800509e <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005242:	6863      	ldr	r3, [r4, #4]
 8005244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005248:	d055      	beq.n	80052f6 <HAL_RCC_OscConfig+0x282>
 800524a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800524e:	f000 80c4 	beq.w	80053da <HAL_RCC_OscConfig+0x366>
 8005252:	4d34      	ldr	r5, [pc, #208]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 8005254:	682a      	ldr	r2, [r5, #0]
 8005256:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800525a:	602a      	str	r2, [r5, #0]
 800525c:	682a      	ldr	r2, [r5, #0]
 800525e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005262:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005264:	2b00      	cmp	r3, #0
 8005266:	d14b      	bne.n	8005300 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8005268:	f7fe fc4a 	bl	8003b00 <HAL_GetTick>
 800526c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800526e:	e004      	b.n	800527a <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005270:	f7fe fc46 	bl	8003b00 <HAL_GetTick>
 8005274:	1b80      	subs	r0, r0, r6
 8005276:	2864      	cmp	r0, #100	@ 0x64
 8005278:	d86c      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800527a:	682b      	ldr	r3, [r5, #0]
 800527c:	0399      	lsls	r1, r3, #14
 800527e:	d4f7      	bmi.n	8005270 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	079a      	lsls	r2, r3, #30
 8005284:	f57f af38 	bpl.w	80050f8 <HAL_RCC_OscConfig+0x84>
 8005288:	e713      	b.n	80050b2 <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 800528a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800528e:	f023 0301 	bic.w	r3, r3, #1
 8005292:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005296:	f7fe fc33 	bl	8003b00 <HAL_GetTick>
 800529a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800529c:	e004      	b.n	80052a8 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800529e:	f7fe fc2f 	bl	8003b00 <HAL_GetTick>
 80052a2:	1b80      	subs	r0, r0, r6
 80052a4:	2802      	cmp	r0, #2
 80052a6:	d855      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052a8:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80052ac:	079f      	lsls	r7, r3, #30
 80052ae:	d4f6      	bmi.n	800529e <HAL_RCC_OscConfig+0x22a>
 80052b0:	e73d      	b.n	800512e <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052b2:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80052b6:	2a02      	cmp	r2, #2
 80052b8:	f43f af06 	beq.w	80050c8 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052bc:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80052be:	4d19      	ldr	r5, [pc, #100]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d037      	beq.n	8005334 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80052c4:	682b      	ldr	r3, [r5, #0]
 80052c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ca:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80052cc:	f7fe fc18 	bl	8003b00 <HAL_GetTick>
 80052d0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052d2:	e004      	b.n	80052de <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052d4:	f7fe fc14 	bl	8003b00 <HAL_GetTick>
 80052d8:	1b80      	subs	r0, r0, r6
 80052da:	2802      	cmp	r0, #2
 80052dc:	d83a      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052de:	682b      	ldr	r3, [r5, #0]
 80052e0:	055f      	lsls	r7, r3, #21
 80052e2:	d5f7      	bpl.n	80052d4 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e4:	686b      	ldr	r3, [r5, #4]
 80052e6:	6922      	ldr	r2, [r4, #16]
 80052e8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80052ec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80052f0:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	e700      	b.n	80050f8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052f6:	4a0b      	ldr	r2, [pc, #44]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
 80052f8:	6813      	ldr	r3, [r2, #0]
 80052fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052fe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005300:	f7fe fbfe 	bl	8003b00 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005304:	4e07      	ldr	r6, [pc, #28]	@ (8005324 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005306:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005308:	e004      	b.n	8005314 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800530a:	f7fe fbf9 	bl	8003b00 <HAL_GetTick>
 800530e:	1b40      	subs	r0, r0, r5
 8005310:	2864      	cmp	r0, #100	@ 0x64
 8005312:	d81f      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005314:	6833      	ldr	r3, [r6, #0]
 8005316:	039f      	lsls	r7, r3, #14
 8005318:	d5f7      	bpl.n	800530a <HAL_RCC_OscConfig+0x296>
 800531a:	e7b1      	b.n	8005280 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 800531c:	2001      	movs	r0, #1
}
 800531e:	b002      	add	sp, #8
 8005320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005324:	40021000 	.word	0x40021000
 8005328:	20000038 	.word	0x20000038
 800532c:	40007000 	.word	0x40007000
 8005330:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800533a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800533c:	f7fe fbe0 	bl	8003b00 <HAL_GetTick>
 8005340:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005342:	682b      	ldr	r3, [r5, #0]
 8005344:	0559      	lsls	r1, r3, #21
 8005346:	f57f aed6 	bpl.w	80050f6 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800534a:	f7fe fbd9 	bl	8003b00 <HAL_GetTick>
 800534e:	1b80      	subs	r0, r0, r6
 8005350:	2802      	cmp	r0, #2
 8005352:	d9f6      	bls.n	8005342 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8005354:	2003      	movs	r0, #3
}
 8005356:	b002      	add	sp, #8
 8005358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 800535c:	2500      	movs	r5, #0
 800535e:	e6f8      	b.n	8005152 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005360:	4a65      	ldr	r2, [pc, #404]	@ (80054f8 <HAL_RCC_OscConfig+0x484>)
 8005362:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005366:	f043 0301 	orr.w	r3, r3, #1
 800536a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800536e:	f7fe fbc7 	bl	8003b00 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005372:	4f61      	ldr	r7, [pc, #388]	@ (80054f8 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 8005374:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005376:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800537a:	e004      	b.n	8005386 <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537c:	f7fe fbc0 	bl	8003b00 <HAL_GetTick>
 8005380:	1b80      	subs	r0, r0, r6
 8005382:	4540      	cmp	r0, r8
 8005384:	d8e6      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005386:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800538a:	079b      	lsls	r3, r3, #30
 800538c:	d5f6      	bpl.n	800537c <HAL_RCC_OscConfig+0x308>
 800538e:	e70c      	b.n	80051aa <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8005390:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800539c:	f7fe fbb0 	bl	8003b00 <HAL_GetTick>
 80053a0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053a2:	e004      	b.n	80053ae <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053a4:	f7fe fbac 	bl	8003b00 <HAL_GetTick>
 80053a8:	1b80      	subs	r0, r0, r6
 80053aa:	2802      	cmp	r0, #2
 80053ac:	d8d2      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053ae:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80053b2:	079f      	lsls	r7, r3, #30
 80053b4:	d4f6      	bmi.n	80053a4 <HAL_RCC_OscConfig+0x330>
 80053b6:	e71a      	b.n	80051ee <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053b8:	6833      	ldr	r3, [r6, #0]
 80053ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053be:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80053c0:	f7fe fb9e 	bl	8003b00 <HAL_GetTick>
 80053c4:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053c6:	6833      	ldr	r3, [r6, #0]
 80053c8:	05da      	lsls	r2, r3, #23
 80053ca:	f53f aec7 	bmi.w	800515c <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ce:	f7fe fb97 	bl	8003b00 <HAL_GetTick>
 80053d2:	1bc0      	subs	r0, r0, r7
 80053d4:	2802      	cmp	r0, #2
 80053d6:	d9f6      	bls.n	80053c6 <HAL_RCC_OscConfig+0x352>
 80053d8:	e7bc      	b.n	8005354 <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053da:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80053de:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80053f0:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053f2:	e785      	b.n	8005300 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80053f4:	2001      	movs	r0, #1
}
 80053f6:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80053f8:	f7fe fb82 	bl	8003b00 <HAL_GetTick>
 80053fc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053fe:	e004      	b.n	800540a <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005400:	f7fe fb7e 	bl	8003b00 <HAL_GetTick>
 8005404:	1b80      	subs	r0, r0, r6
 8005406:	2802      	cmp	r0, #2
 8005408:	d8a4      	bhi.n	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800540a:	682b      	ldr	r3, [r5, #0]
 800540c:	0199      	lsls	r1, r3, #6
 800540e:	d4f7      	bmi.n	8005400 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005410:	68e9      	ldr	r1, [r5, #12]
 8005412:	4b3a      	ldr	r3, [pc, #232]	@ (80054fc <HAL_RCC_OscConfig+0x488>)
 8005414:	6a22      	ldr	r2, [r4, #32]
 8005416:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005418:	4e37      	ldr	r6, [pc, #220]	@ (80054f8 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800541a:	400b      	ands	r3, r1
 800541c:	4313      	orrs	r3, r2
 800541e:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8005422:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005426:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800542a:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 800542e:	3801      	subs	r0, #1
 8005430:	0849      	lsrs	r1, r1, #1
 8005432:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005436:	3901      	subs	r1, #1
 8005438:	0852      	lsrs	r2, r2, #1
 800543a:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800543e:	3a01      	subs	r2, #1
 8005440:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005444:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005446:	682b      	ldr	r3, [r5, #0]
 8005448:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800544c:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800544e:	68eb      	ldr	r3, [r5, #12]
 8005450:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005454:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005456:	f7fe fb53 	bl	8003b00 <HAL_GetTick>
 800545a:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800545c:	e005      	b.n	800546a <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545e:	f7fe fb4f 	bl	8003b00 <HAL_GetTick>
 8005462:	1b00      	subs	r0, r0, r4
 8005464:	2802      	cmp	r0, #2
 8005466:	f63f af75 	bhi.w	8005354 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800546a:	6833      	ldr	r3, [r6, #0]
 800546c:	019a      	lsls	r2, r3, #6
 800546e:	d5f6      	bpl.n	800545e <HAL_RCC_OscConfig+0x3ea>
 8005470:	e6de      	b.n	8005230 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005472:	4b21      	ldr	r3, [pc, #132]	@ (80054f8 <HAL_RCC_OscConfig+0x484>)
 8005474:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005478:	f042 0204 	orr.w	r2, r2, #4
 800547c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005480:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005484:	f042 0201 	orr.w	r2, r2, #1
 8005488:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800548c:	e76f      	b.n	800536e <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800548e:	2b01      	cmp	r3, #1
 8005490:	f43f af44 	beq.w	800531c <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8005494:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005496:	6a22      	ldr	r2, [r4, #32]
 8005498:	f003 0103 	and.w	r1, r3, #3
 800549c:	4291      	cmp	r1, r2
 800549e:	f47f af3d 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054a2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80054a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054a8:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054aa:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80054ae:	f47f af35 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054b2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80054b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054b8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80054bc:	f47f af2e 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054c0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80054c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054c6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80054ca:	f47f af27 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054ce:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80054d0:	0852      	lsrs	r2, r2, #1
 80054d2:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80054d6:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054d8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80054dc:	f47f af1e 	bne.w	800531c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80054e0:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80054e2:	0852      	lsrs	r2, r2, #1
 80054e4:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80054e8:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054ea:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80054ee:	bf14      	ite	ne
 80054f0:	2001      	movne	r0, #1
 80054f2:	2000      	moveq	r0, #0
 80054f4:	e69d      	b.n	8005232 <HAL_RCC_OscConfig+0x1be>
 80054f6:	bf00      	nop
 80054f8:	40021000 	.word	0x40021000
 80054fc:	019f800c 	.word	0x019f800c

08005500 <HAL_RCC_GetSysClockFreq>:
=======
 80054a0:	2000      	movs	r0, #0
}
 80054a2:	b002      	add	sp, #8
 80054a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054a8:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80054ac:	2903      	cmp	r1, #3
 80054ae:	f43f af2e 	beq.w	800530e <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054b2:	6863      	ldr	r3, [r4, #4]
 80054b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054b8:	d055      	beq.n	8005566 <HAL_RCC_OscConfig+0x282>
 80054ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054be:	f000 80c4 	beq.w	800564a <HAL_RCC_OscConfig+0x366>
 80054c2:	4d34      	ldr	r5, [pc, #208]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 80054c4:	682a      	ldr	r2, [r5, #0]
 80054c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80054ca:	602a      	str	r2, [r5, #0]
 80054cc:	682a      	ldr	r2, [r5, #0]
 80054ce:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80054d2:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d14b      	bne.n	8005570 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 80054d8:	f7fe fc4a 	bl	8003d70 <HAL_GetTick>
 80054dc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054de:	e004      	b.n	80054ea <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054e0:	f7fe fc46 	bl	8003d70 <HAL_GetTick>
 80054e4:	1b80      	subs	r0, r0, r6
 80054e6:	2864      	cmp	r0, #100	@ 0x64
 80054e8:	d86c      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054ea:	682b      	ldr	r3, [r5, #0]
 80054ec:	0399      	lsls	r1, r3, #14
 80054ee:	d4f7      	bmi.n	80054e0 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054f0:	6823      	ldr	r3, [r4, #0]
 80054f2:	079a      	lsls	r2, r3, #30
 80054f4:	f57f af38 	bpl.w	8005368 <HAL_RCC_OscConfig+0x84>
 80054f8:	e713      	b.n	8005322 <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 80054fa:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80054fe:	f023 0301 	bic.w	r3, r3, #1
 8005502:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005506:	f7fe fc33 	bl	8003d70 <HAL_GetTick>
 800550a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800550c:	e004      	b.n	8005518 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800550e:	f7fe fc2f 	bl	8003d70 <HAL_GetTick>
 8005512:	1b80      	subs	r0, r0, r6
 8005514:	2802      	cmp	r0, #2
 8005516:	d855      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005518:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800551c:	079f      	lsls	r7, r3, #30
 800551e:	d4f6      	bmi.n	800550e <HAL_RCC_OscConfig+0x22a>
 8005520:	e73d      	b.n	800539e <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005522:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005526:	2a02      	cmp	r2, #2
 8005528:	f43f af06 	beq.w	8005338 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800552c:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 800552e:	4d19      	ldr	r5, [pc, #100]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005530:	2b00      	cmp	r3, #0
 8005532:	d037      	beq.n	80055a4 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800553a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800553c:	f7fe fc18 	bl	8003d70 <HAL_GetTick>
 8005540:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005542:	e004      	b.n	800554e <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005544:	f7fe fc14 	bl	8003d70 <HAL_GetTick>
 8005548:	1b80      	subs	r0, r0, r6
 800554a:	2802      	cmp	r0, #2
 800554c:	d83a      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800554e:	682b      	ldr	r3, [r5, #0]
 8005550:	055f      	lsls	r7, r3, #21
 8005552:	d5f7      	bpl.n	8005544 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005554:	686b      	ldr	r3, [r5, #4]
 8005556:	6922      	ldr	r2, [r4, #16]
 8005558:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800555c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005560:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	e700      	b.n	8005368 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005566:	4a0b      	ldr	r2, [pc, #44]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
 8005568:	6813      	ldr	r3, [r2, #0]
 800556a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800556e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005570:	f7fe fbfe 	bl	8003d70 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005574:	4e07      	ldr	r6, [pc, #28]	@ (8005594 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005576:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005578:	e004      	b.n	8005584 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800557a:	f7fe fbf9 	bl	8003d70 <HAL_GetTick>
 800557e:	1b40      	subs	r0, r0, r5
 8005580:	2864      	cmp	r0, #100	@ 0x64
 8005582:	d81f      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005584:	6833      	ldr	r3, [r6, #0]
 8005586:	039f      	lsls	r7, r3, #14
 8005588:	d5f7      	bpl.n	800557a <HAL_RCC_OscConfig+0x296>
 800558a:	e7b1      	b.n	80054f0 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 800558c:	2001      	movs	r0, #1
}
 800558e:	b002      	add	sp, #8
 8005590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005594:	40021000 	.word	0x40021000
 8005598:	20000034 	.word	0x20000034
 800559c:	40007000 	.word	0x40007000
 80055a0:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80055ac:	f7fe fbe0 	bl	8003d70 <HAL_GetTick>
 80055b0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	0559      	lsls	r1, r3, #21
 80055b6:	f57f aed6 	bpl.w	8005366 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ba:	f7fe fbd9 	bl	8003d70 <HAL_GetTick>
 80055be:	1b80      	subs	r0, r0, r6
 80055c0:	2802      	cmp	r0, #2
 80055c2:	d9f6      	bls.n	80055b2 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 80055c4:	2003      	movs	r0, #3
}
 80055c6:	b002      	add	sp, #8
 80055c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 80055cc:	2500      	movs	r5, #0
 80055ce:	e6f8      	b.n	80053c2 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055d0:	4a65      	ldr	r2, [pc, #404]	@ (8005768 <HAL_RCC_OscConfig+0x484>)
 80055d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80055d6:	f043 0301 	orr.w	r3, r3, #1
 80055da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 80055de:	f7fe fbc7 	bl	8003d70 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055e2:	4f61      	ldr	r7, [pc, #388]	@ (8005768 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 80055e4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e6:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ea:	e004      	b.n	80055f6 <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ec:	f7fe fbc0 	bl	8003d70 <HAL_GetTick>
 80055f0:	1b80      	subs	r0, r0, r6
 80055f2:	4540      	cmp	r0, r8
 80055f4:	d8e6      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80055fa:	079b      	lsls	r3, r3, #30
 80055fc:	d5f6      	bpl.n	80055ec <HAL_RCC_OscConfig+0x308>
 80055fe:	e70c      	b.n	800541a <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8005600:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005604:	f023 0301 	bic.w	r3, r3, #1
 8005608:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800560c:	f7fe fbb0 	bl	8003d70 <HAL_GetTick>
 8005610:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005612:	e004      	b.n	800561e <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005614:	f7fe fbac 	bl	8003d70 <HAL_GetTick>
 8005618:	1b80      	subs	r0, r0, r6
 800561a:	2802      	cmp	r0, #2
 800561c:	d8d2      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800561e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005622:	079f      	lsls	r7, r3, #30
 8005624:	d4f6      	bmi.n	8005614 <HAL_RCC_OscConfig+0x330>
 8005626:	e71a      	b.n	800545e <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005628:	6833      	ldr	r3, [r6, #0]
 800562a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800562e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005630:	f7fe fb9e 	bl	8003d70 <HAL_GetTick>
 8005634:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005636:	6833      	ldr	r3, [r6, #0]
 8005638:	05da      	lsls	r2, r3, #23
 800563a:	f53f aec7 	bmi.w	80053cc <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563e:	f7fe fb97 	bl	8003d70 <HAL_GetTick>
 8005642:	1bc0      	subs	r0, r0, r7
 8005644:	2802      	cmp	r0, #2
 8005646:	d9f6      	bls.n	8005636 <HAL_RCC_OscConfig+0x352>
 8005648:	e7bc      	b.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800564a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800564e:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005660:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005662:	e785      	b.n	8005570 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 8005664:	2001      	movs	r0, #1
}
 8005666:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8005668:	f7fe fb82 	bl	8003d70 <HAL_GetTick>
 800566c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800566e:	e004      	b.n	800567a <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005670:	f7fe fb7e 	bl	8003d70 <HAL_GetTick>
 8005674:	1b80      	subs	r0, r0, r6
 8005676:	2802      	cmp	r0, #2
 8005678:	d8a4      	bhi.n	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	0199      	lsls	r1, r3, #6
 800567e:	d4f7      	bmi.n	8005670 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005680:	68e9      	ldr	r1, [r5, #12]
 8005682:	4b3a      	ldr	r3, [pc, #232]	@ (800576c <HAL_RCC_OscConfig+0x488>)
 8005684:	6a22      	ldr	r2, [r4, #32]
 8005686:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005688:	4e37      	ldr	r6, [pc, #220]	@ (8005768 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800568a:	400b      	ands	r3, r1
 800568c:	4313      	orrs	r3, r2
 800568e:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8005692:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005696:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800569a:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 800569e:	3801      	subs	r0, #1
 80056a0:	0849      	lsrs	r1, r1, #1
 80056a2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80056a6:	3901      	subs	r1, #1
 80056a8:	0852      	lsrs	r2, r2, #1
 80056aa:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80056ae:	3a01      	subs	r2, #1
 80056b0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80056b4:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80056b6:	682b      	ldr	r3, [r5, #0]
 80056b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056bc:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056be:	68eb      	ldr	r3, [r5, #12]
 80056c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056c4:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80056c6:	f7fe fb53 	bl	8003d70 <HAL_GetTick>
 80056ca:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056cc:	e005      	b.n	80056da <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ce:	f7fe fb4f 	bl	8003d70 <HAL_GetTick>
 80056d2:	1b00      	subs	r0, r0, r4
 80056d4:	2802      	cmp	r0, #2
 80056d6:	f63f af75 	bhi.w	80055c4 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056da:	6833      	ldr	r3, [r6, #0]
 80056dc:	019a      	lsls	r2, r3, #6
 80056de:	d5f6      	bpl.n	80056ce <HAL_RCC_OscConfig+0x3ea>
 80056e0:	e6de      	b.n	80054a0 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056e2:	4b21      	ldr	r3, [pc, #132]	@ (8005768 <HAL_RCC_OscConfig+0x484>)
 80056e4:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80056e8:	f042 0204 	orr.w	r2, r2, #4
 80056ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80056f0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80056f4:	f042 0201 	orr.w	r2, r2, #1
 80056f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056fc:	e76f      	b.n	80055de <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056fe:	2b01      	cmp	r3, #1
 8005700:	f43f af44 	beq.w	800558c <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8005704:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	6a22      	ldr	r2, [r4, #32]
 8005708:	f003 0103 	and.w	r1, r3, #3
 800570c:	4291      	cmp	r1, r2
 800570e:	f47f af3d 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005712:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005714:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005718:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571a:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800571e:	f47f af35 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005722:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005724:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005728:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800572c:	f47f af2e 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005730:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005732:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005736:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800573a:	f47f af27 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800573e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005740:	0852      	lsrs	r2, r2, #1
 8005742:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8005746:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005748:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800574c:	f47f af1e 	bne.w	800558c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005750:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005752:	0852      	lsrs	r2, r2, #1
 8005754:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8005758:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800575a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800575e:	bf14      	ite	ne
 8005760:	2001      	movne	r0, #1
 8005762:	2000      	moveq	r0, #0
 8005764:	e69d      	b.n	80054a2 <HAL_RCC_OscConfig+0x1be>
 8005766:	bf00      	nop
 8005768:	40021000 	.word	0x40021000
 800576c:	019f800c 	.word	0x019f800c

08005770 <HAL_RCC_GetSysClockFreq>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
<<<<<<< HEAD
 8005500:	4b18      	ldr	r3, [pc, #96]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x64>)
 8005502:	689a      	ldr	r2, [r3, #8]
 8005504:	f002 020c 	and.w	r2, r2, #12
 8005508:	2a04      	cmp	r2, #4
 800550a:	d026      	beq.n	800555a <HAL_RCC_GetSysClockFreq+0x5a>
=======
 8005770:	4b18      	ldr	r3, [pc, #96]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0x64>)
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	f002 020c 	and.w	r2, r2, #12
 8005778:	2a04      	cmp	r2, #4
 800577a:	d026      	beq.n	80057ca <HAL_RCC_GetSysClockFreq+0x5a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
<<<<<<< HEAD
 800550c:	689a      	ldr	r2, [r3, #8]
 800550e:	f002 020c 	and.w	r2, r2, #12
 8005512:	2a08      	cmp	r2, #8
 8005514:	d023      	beq.n	800555e <HAL_RCC_GetSysClockFreq+0x5e>
=======
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	f002 020c 	and.w	r2, r2, #12
 8005782:	2a08      	cmp	r2, #8
 8005784:	d023      	beq.n	80057ce <HAL_RCC_GetSysClockFreq+0x5e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
<<<<<<< HEAD
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	f002 020c 	and.w	r2, r2, #12
 800551c:	2a0c      	cmp	r2, #12
 800551e:	d001      	beq.n	8005524 <HAL_RCC_GetSysClockFreq+0x24>
=======
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	f002 020c 	and.w	r2, r2, #12
 800578c:	2a0c      	cmp	r2, #12
 800578e:	d001      	beq.n	8005794 <HAL_RCC_GetSysClockFreq+0x24>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
<<<<<<< HEAD
 8005520:	2000      	movs	r0, #0
=======
 8005790:	2000      	movs	r0, #0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  return sysclockfreq;
}
<<<<<<< HEAD
 8005522:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005524:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005526:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005528:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800552a:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800552e:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005530:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005534:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005538:	bf0c      	ite	eq
 800553a:	4b0b      	ldreq	r3, [pc, #44]	@ (8005568 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800553c:	4b0b      	ldrne	r3, [pc, #44]	@ (800556c <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800553e:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005540:	fbb3 f3f2 	udiv	r3, r3, r2
 8005544:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005548:	4b06      	ldr	r3, [pc, #24]	@ (8005564 <HAL_RCC_GetSysClockFreq+0x64>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005550:	3301      	adds	r3, #1
 8005552:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005554:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005558:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800555a:	4804      	ldr	r0, [pc, #16]	@ (800556c <HAL_RCC_GetSysClockFreq+0x6c>)
 800555c:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800555e:	4802      	ldr	r0, [pc, #8]	@ (8005568 <HAL_RCC_GetSysClockFreq+0x68>)
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40021000 	.word	0x40021000
 8005568:	007a1200 	.word	0x007a1200
 800556c:	00f42400 	.word	0x00f42400

08005570 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005570:	2800      	cmp	r0, #0
 8005572:	f000 80ee 	beq.w	8005752 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005576:	4a78      	ldr	r2, [pc, #480]	@ (8005758 <HAL_RCC_ClockConfig+0x1e8>)
{
 8005578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800557c:	6813      	ldr	r3, [r2, #0]
 800557e:	f003 030f 	and.w	r3, r3, #15
 8005582:	428b      	cmp	r3, r1
 8005584:	460d      	mov	r5, r1
 8005586:	4604      	mov	r4, r0
 8005588:	d20c      	bcs.n	80055a4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558a:	6813      	ldr	r3, [r2, #0]
 800558c:	f023 030f 	bic.w	r3, r3, #15
 8005590:	430b      	orrs	r3, r1
 8005592:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005594:	6813      	ldr	r3, [r2, #0]
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	428b      	cmp	r3, r1
 800559c:	d002      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800559e:	2001      	movs	r0, #1
}
 80055a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	07df      	lsls	r7, r3, #31
 80055a8:	d569      	bpl.n	800567e <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055aa:	6867      	ldr	r7, [r4, #4]
 80055ac:	2f03      	cmp	r7, #3
 80055ae:	f000 80a0 	beq.w	80056f2 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055b2:	4b6a      	ldr	r3, [pc, #424]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b4:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055b6:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b8:	f000 8097 	beq.w	80056ea <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055bc:	055b      	lsls	r3, r3, #21
 80055be:	d5ee      	bpl.n	800559e <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80055c0:	f7ff ff9e 	bl	8005500 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80055c4:	4b66      	ldr	r3, [pc, #408]	@ (8005760 <HAL_RCC_ClockConfig+0x1f0>)
 80055c6:	4298      	cmp	r0, r3
 80055c8:	f240 80c0 	bls.w	800574c <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055cc:	4a63      	ldr	r2, [pc, #396]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 80055ce:	6893      	ldr	r3, [r2, #8]
 80055d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80055da:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055de:	4e5f      	ldr	r6, [pc, #380]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 80055e0:	68b3      	ldr	r3, [r6, #8]
 80055e2:	f023 0303 	bic.w	r3, r3, #3
 80055e6:	433b      	orrs	r3, r7
 80055e8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80055ea:	f7fe fa89 	bl	8003b00 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055ee:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80055f2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f4:	e004      	b.n	8005600 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055f6:	f7fe fa83 	bl	8003b00 <HAL_GetTick>
 80055fa:	1bc0      	subs	r0, r0, r7
 80055fc:	4540      	cmp	r0, r8
 80055fe:	d871      	bhi.n	80056e4 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005600:	68b3      	ldr	r3, [r6, #8]
 8005602:	6862      	ldr	r2, [r4, #4]
 8005604:	f003 030c 	and.w	r3, r3, #12
 8005608:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800560c:	d1f3      	bne.n	80055f6 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	079f      	lsls	r7, r3, #30
 8005612:	d436      	bmi.n	8005682 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8005614:	f1b9 0f00 	cmp.w	r9, #0
 8005618:	d003      	beq.n	8005622 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800561a:	68b3      	ldr	r3, [r6, #8]
 800561c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005620:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005622:	4e4d      	ldr	r6, [pc, #308]	@ (8005758 <HAL_RCC_ClockConfig+0x1e8>)
 8005624:	6833      	ldr	r3, [r6, #0]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	42ab      	cmp	r3, r5
 800562c:	d846      	bhi.n	80056bc <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	075a      	lsls	r2, r3, #29
 8005632:	d506      	bpl.n	8005642 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005634:	4949      	ldr	r1, [pc, #292]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 8005636:	68e0      	ldr	r0, [r4, #12]
 8005638:	688a      	ldr	r2, [r1, #8]
 800563a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800563e:	4302      	orrs	r2, r0
 8005640:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005642:	071b      	lsls	r3, r3, #28
 8005644:	d507      	bpl.n	8005656 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005646:	4a45      	ldr	r2, [pc, #276]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 8005648:	6921      	ldr	r1, [r4, #16]
 800564a:	6893      	ldr	r3, [r2, #8]
 800564c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005650:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005654:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005656:	f7ff ff53 	bl	8005500 <HAL_RCC_GetSysClockFreq>
 800565a:	4a40      	ldr	r2, [pc, #256]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 800565c:	4c41      	ldr	r4, [pc, #260]	@ (8005764 <HAL_RCC_ClockConfig+0x1f4>)
 800565e:	6892      	ldr	r2, [r2, #8]
 8005660:	4941      	ldr	r1, [pc, #260]	@ (8005768 <HAL_RCC_ClockConfig+0x1f8>)
 8005662:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005666:	4603      	mov	r3, r0
 8005668:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800566a:	4840      	ldr	r0, [pc, #256]	@ (800576c <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800566c:	f002 021f 	and.w	r2, r2, #31
 8005670:	40d3      	lsrs	r3, r2
 8005672:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005674:	6800      	ldr	r0, [r0, #0]
}
 8005676:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800567a:	f7fe b9ff 	b.w	8003a7c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800567e:	079e      	lsls	r6, r3, #30
 8005680:	d5cf      	bpl.n	8005622 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005682:	0758      	lsls	r0, r3, #29
 8005684:	d504      	bpl.n	8005690 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005686:	4935      	ldr	r1, [pc, #212]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 8005688:	688a      	ldr	r2, [r1, #8]
 800568a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800568e:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005690:	0719      	lsls	r1, r3, #28
 8005692:	d506      	bpl.n	80056a2 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005694:	4a31      	ldr	r2, [pc, #196]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 8005696:	6893      	ldr	r3, [r2, #8]
 8005698:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800569c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056a0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056a2:	4a2e      	ldr	r2, [pc, #184]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 80056a4:	68a1      	ldr	r1, [r4, #8]
 80056a6:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056a8:	4e2b      	ldr	r6, [pc, #172]	@ (8005758 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ae:	430b      	orrs	r3, r1
 80056b0:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056b2:	6833      	ldr	r3, [r6, #0]
 80056b4:	f003 030f 	and.w	r3, r3, #15
 80056b8:	42ab      	cmp	r3, r5
 80056ba:	d9b8      	bls.n	800562e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056bc:	6833      	ldr	r3, [r6, #0]
 80056be:	f023 030f 	bic.w	r3, r3, #15
 80056c2:	432b      	orrs	r3, r5
 80056c4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80056c6:	f7fe fa1b 	bl	8003b00 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ca:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80056ce:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056d0:	6833      	ldr	r3, [r6, #0]
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	42ab      	cmp	r3, r5
 80056d8:	d0a9      	beq.n	800562e <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056da:	f7fe fa11 	bl	8003b00 <HAL_GetTick>
 80056de:	1bc0      	subs	r0, r0, r7
 80056e0:	4540      	cmp	r0, r8
 80056e2:	d9f5      	bls.n	80056d0 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80056e4:	2003      	movs	r0, #3
}
 80056e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ea:	039a      	lsls	r2, r3, #14
 80056ec:	f53f af68 	bmi.w	80055c0 <HAL_RCC_ClockConfig+0x50>
 80056f0:	e755      	b.n	800559e <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056f2:	4a1a      	ldr	r2, [pc, #104]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
 80056f4:	6811      	ldr	r1, [r2, #0]
 80056f6:	0188      	lsls	r0, r1, #6
 80056f8:	f57f af51 	bpl.w	800559e <HAL_RCC_ClockConfig+0x2e>
=======
 8005792:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005794:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005796:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005798:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800579a:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800579e:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057a0:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057a4:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057a8:	bf0c      	ite	eq
 80057aa:	4b0b      	ldreq	r3, [pc, #44]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057ac:	4b0b      	ldrne	r3, [pc, #44]	@ (80057dc <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057ae:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80057b4:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057b8:	4b06      	ldr	r3, [pc, #24]	@ (80057d4 <HAL_RCC_GetSysClockFreq+0x64>)
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80057c0:	3301      	adds	r3, #1
 80057c2:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80057c4:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80057c8:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80057ca:	4804      	ldr	r0, [pc, #16]	@ (80057dc <HAL_RCC_GetSysClockFreq+0x6c>)
 80057cc:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80057ce:	4802      	ldr	r0, [pc, #8]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x68>)
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40021000 	.word	0x40021000
 80057d8:	007a1200 	.word	0x007a1200
 80057dc:	00f42400 	.word	0x00f42400

080057e0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80057e0:	2800      	cmp	r0, #0
 80057e2:	f000 80ee 	beq.w	80059c2 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057e6:	4a78      	ldr	r2, [pc, #480]	@ (80059c8 <HAL_RCC_ClockConfig+0x1e8>)
{
 80057e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057ec:	6813      	ldr	r3, [r2, #0]
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	428b      	cmp	r3, r1
 80057f4:	460d      	mov	r5, r1
 80057f6:	4604      	mov	r4, r0
 80057f8:	d20c      	bcs.n	8005814 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057fa:	6813      	ldr	r3, [r2, #0]
 80057fc:	f023 030f 	bic.w	r3, r3, #15
 8005800:	430b      	orrs	r3, r1
 8005802:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005804:	6813      	ldr	r3, [r2, #0]
 8005806:	f003 030f 	and.w	r3, r3, #15
 800580a:	428b      	cmp	r3, r1
 800580c:	d002      	beq.n	8005814 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800580e:	2001      	movs	r0, #1
}
 8005810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005814:	6823      	ldr	r3, [r4, #0]
 8005816:	07df      	lsls	r7, r3, #31
 8005818:	d569      	bpl.n	80058ee <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800581a:	6867      	ldr	r7, [r4, #4]
 800581c:	2f03      	cmp	r7, #3
 800581e:	f000 80a0 	beq.w	8005962 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005822:	4b6a      	ldr	r3, [pc, #424]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005824:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005826:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005828:	f000 8097 	beq.w	800595a <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800582c:	055b      	lsls	r3, r3, #21
 800582e:	d5ee      	bpl.n	800580e <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005830:	f7ff ff9e 	bl	8005770 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005834:	4b66      	ldr	r3, [pc, #408]	@ (80059d0 <HAL_RCC_ClockConfig+0x1f0>)
 8005836:	4298      	cmp	r0, r3
 8005838:	f240 80c0 	bls.w	80059bc <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800583c:	4a63      	ldr	r2, [pc, #396]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 800583e:	6893      	ldr	r3, [r2, #8]
 8005840:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005848:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800584a:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800584e:	4e5f      	ldr	r6, [pc, #380]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 8005850:	68b3      	ldr	r3, [r6, #8]
 8005852:	f023 0303 	bic.w	r3, r3, #3
 8005856:	433b      	orrs	r3, r7
 8005858:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800585a:	f7fe fa89 	bl	8003d70 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800585e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005862:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005864:	e004      	b.n	8005870 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005866:	f7fe fa83 	bl	8003d70 <HAL_GetTick>
 800586a:	1bc0      	subs	r0, r0, r7
 800586c:	4540      	cmp	r0, r8
 800586e:	d871      	bhi.n	8005954 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005870:	68b3      	ldr	r3, [r6, #8]
 8005872:	6862      	ldr	r2, [r4, #4]
 8005874:	f003 030c 	and.w	r3, r3, #12
 8005878:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800587c:	d1f3      	bne.n	8005866 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800587e:	6823      	ldr	r3, [r4, #0]
 8005880:	079f      	lsls	r7, r3, #30
 8005882:	d436      	bmi.n	80058f2 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8005884:	f1b9 0f00 	cmp.w	r9, #0
 8005888:	d003      	beq.n	8005892 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800588a:	68b3      	ldr	r3, [r6, #8]
 800588c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005890:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005892:	4e4d      	ldr	r6, [pc, #308]	@ (80059c8 <HAL_RCC_ClockConfig+0x1e8>)
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	42ab      	cmp	r3, r5
 800589c:	d846      	bhi.n	800592c <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	075a      	lsls	r2, r3, #29
 80058a2:	d506      	bpl.n	80058b2 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a4:	4949      	ldr	r1, [pc, #292]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 80058a6:	68e0      	ldr	r0, [r4, #12]
 80058a8:	688a      	ldr	r2, [r1, #8]
 80058aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80058ae:	4302      	orrs	r2, r0
 80058b0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058b2:	071b      	lsls	r3, r3, #28
 80058b4:	d507      	bpl.n	80058c6 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058b6:	4a45      	ldr	r2, [pc, #276]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 80058b8:	6921      	ldr	r1, [r4, #16]
 80058ba:	6893      	ldr	r3, [r2, #8]
 80058bc:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80058c0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80058c4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058c6:	f7ff ff53 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 80058ca:	4a40      	ldr	r2, [pc, #256]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 80058cc:	4c41      	ldr	r4, [pc, #260]	@ (80059d4 <HAL_RCC_ClockConfig+0x1f4>)
 80058ce:	6892      	ldr	r2, [r2, #8]
 80058d0:	4941      	ldr	r1, [pc, #260]	@ (80059d8 <HAL_RCC_ClockConfig+0x1f8>)
 80058d2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80058d6:	4603      	mov	r3, r0
 80058d8:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80058da:	4840      	ldr	r0, [pc, #256]	@ (80059dc <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058dc:	f002 021f 	and.w	r2, r2, #31
 80058e0:	40d3      	lsrs	r3, r2
 80058e2:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80058e4:	6800      	ldr	r0, [r0, #0]
}
 80058e6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80058ea:	f7fe b9ff 	b.w	8003cec <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058ee:	079e      	lsls	r6, r3, #30
 80058f0:	d5cf      	bpl.n	8005892 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058f2:	0758      	lsls	r0, r3, #29
 80058f4:	d504      	bpl.n	8005900 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058f6:	4935      	ldr	r1, [pc, #212]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 80058f8:	688a      	ldr	r2, [r1, #8]
 80058fa:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80058fe:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005900:	0719      	lsls	r1, r3, #28
 8005902:	d506      	bpl.n	8005912 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005904:	4a31      	ldr	r2, [pc, #196]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 8005906:	6893      	ldr	r3, [r2, #8]
 8005908:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800590c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005910:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005912:	4a2e      	ldr	r2, [pc, #184]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 8005914:	68a1      	ldr	r1, [r4, #8]
 8005916:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005918:	4e2b      	ldr	r6, [pc, #172]	@ (80059c8 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800591a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800591e:	430b      	orrs	r3, r1
 8005920:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005922:	6833      	ldr	r3, [r6, #0]
 8005924:	f003 030f 	and.w	r3, r3, #15
 8005928:	42ab      	cmp	r3, r5
 800592a:	d9b8      	bls.n	800589e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592c:	6833      	ldr	r3, [r6, #0]
 800592e:	f023 030f 	bic.w	r3, r3, #15
 8005932:	432b      	orrs	r3, r5
 8005934:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005936:	f7fe fa1b 	bl	8003d70 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800593a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800593e:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005940:	6833      	ldr	r3, [r6, #0]
 8005942:	f003 030f 	and.w	r3, r3, #15
 8005946:	42ab      	cmp	r3, r5
 8005948:	d0a9      	beq.n	800589e <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800594a:	f7fe fa11 	bl	8003d70 <HAL_GetTick>
 800594e:	1bc0      	subs	r0, r0, r7
 8005950:	4540      	cmp	r0, r8
 8005952:	d9f5      	bls.n	8005940 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8005954:	2003      	movs	r0, #3
}
 8005956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800595a:	039a      	lsls	r2, r3, #14
 800595c:	f53f af68 	bmi.w	8005830 <HAL_RCC_ClockConfig+0x50>
 8005960:	e755      	b.n	800580e <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005962:	4a1a      	ldr	r2, [pc, #104]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
 8005964:	6811      	ldr	r1, [r2, #0]
 8005966:	0188      	lsls	r0, r1, #6
 8005968:	f57f af51 	bpl.w	800580e <HAL_RCC_ClockConfig+0x2e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
<<<<<<< HEAD
 80056fc:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056fe:	68d1      	ldr	r1, [r2, #12]
=======
 800596c:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800596e:	68d1      	ldr	r1, [r2, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
<<<<<<< HEAD
 8005700:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8005702:	4e17      	ldr	r6, [pc, #92]	@ (8005760 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005704:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8005708:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800570a:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800570e:	bf0c      	ite	eq
 8005710:	4817      	ldreq	r0, [pc, #92]	@ (8005770 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005712:	4818      	ldrne	r0, [pc, #96]	@ (8005774 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005714:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005716:	fbb0 f1f1 	udiv	r1, r0, r1
=======
 8005970:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8005972:	4e17      	ldr	r6, [pc, #92]	@ (80059d0 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005974:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8005978:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800597a:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800597e:	bf0c      	ite	eq
 8005980:	4817      	ldreq	r0, [pc, #92]	@ (80059e0 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005982:	4818      	ldrne	r0, [pc, #96]	@ (80059e4 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005984:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005986:	fbb0 f1f1 	udiv	r1, r0, r1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
<<<<<<< HEAD
 800571a:	4810      	ldr	r0, [pc, #64]	@ (800575c <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800571c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8005720:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005724:	68c1      	ldr	r1, [r0, #12]
 8005726:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800572a:	3101      	adds	r1, #1
 800572c:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800572e:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8005732:	42b2      	cmp	r2, r6
 8005734:	d90a      	bls.n	800574c <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005736:	6882      	ldr	r2, [r0, #8]
 8005738:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 800573c:	f43f af46 	beq.w	80055cc <HAL_RCC_ClockConfig+0x5c>
 8005740:	0799      	lsls	r1, r3, #30
 8005742:	d503      	bpl.n	800574c <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005744:	68a3      	ldr	r3, [r4, #8]
 8005746:	2b00      	cmp	r3, #0
 8005748:	f43f af40 	beq.w	80055cc <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800574c:	f04f 0900 	mov.w	r9, #0
 8005750:	e745      	b.n	80055de <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8005752:	2001      	movs	r0, #1
}
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	40022000 	.word	0x40022000
 800575c:	40021000 	.word	0x40021000
 8005760:	04c4b400 	.word	0x04c4b400
 8005764:	08052268 	.word	0x08052268
 8005768:	20000030 	.word	0x20000030
 800576c:	20000038 	.word	0x20000038
 8005770:	007a1200 	.word	0x007a1200
 8005774:	00f42400 	.word	0x00f42400

08005778 <HAL_RCCEx_PeriphCLKConfig>:
=======
 800598a:	4810      	ldr	r0, [pc, #64]	@ (80059cc <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800598c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8005990:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005994:	68c1      	ldr	r1, [r0, #12]
 8005996:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800599a:	3101      	adds	r1, #1
 800599c:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800599e:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80059a2:	42b2      	cmp	r2, r6
 80059a4:	d90a      	bls.n	80059bc <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059a6:	6882      	ldr	r2, [r0, #8]
 80059a8:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 80059ac:	f43f af46 	beq.w	800583c <HAL_RCC_ClockConfig+0x5c>
 80059b0:	0799      	lsls	r1, r3, #30
 80059b2:	d503      	bpl.n	80059bc <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80059b4:	68a3      	ldr	r3, [r4, #8]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f43f af40 	beq.w	800583c <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059bc:	f04f 0900 	mov.w	r9, #0
 80059c0:	e745      	b.n	800584e <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 80059c2:	2001      	movs	r0, #1
}
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	40022000 	.word	0x40022000
 80059cc:	40021000 	.word	0x40021000
 80059d0:	04c4b400 	.word	0x04c4b400
 80059d4:	0805ca88 	.word	0x0805ca88
 80059d8:	2000002c 	.word	0x2000002c
 80059dc:	20000034 	.word	0x20000034
 80059e0:	007a1200 	.word	0x007a1200
 80059e4:	00f42400 	.word	0x00f42400

080059e8 <HAL_RCCEx_PeriphCLKConfig>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
<<<<<<< HEAD
 8005778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
=======
 80059e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
<<<<<<< HEAD
 800577c:	6803      	ldr	r3, [r0, #0]
{
 800577e:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005780:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 8005784:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005786:	d052      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xb6>
=======
 80059ec:	6803      	ldr	r3, [r0, #0]
{
 80059ee:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059f0:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80059f4:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059f6:	d052      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0xb6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 8005788:	4bac      	ldr	r3, [pc, #688]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800578a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800578c:	00d5      	lsls	r5, r2, #3
 800578e:	f140 813a 	bpl.w	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 8005792:	2700      	movs	r7, #0
=======
 80059f8:	4bac      	ldr	r3, [pc, #688]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80059fc:	00d5      	lsls	r5, r2, #3
 80059fe:	f140 813a 	bpl.w	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 8005a02:	2700      	movs	r7, #0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
<<<<<<< HEAD
 8005794:	4daa      	ldr	r5, [pc, #680]	@ (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005796:	682b      	ldr	r3, [r5, #0]
 8005798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800579c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800579e:	f7fe f9af 	bl	8003b00 <HAL_GetTick>
 80057a2:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057a4:	e005      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057a6:	f7fe f9ab 	bl	8003b00 <HAL_GetTick>
 80057aa:	1b83      	subs	r3, r0, r6
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	f200 8135 	bhi.w	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057b2:	682b      	ldr	r3, [r5, #0]
 80057b4:	05d8      	lsls	r0, r3, #23
 80057b6:	d5f6      	bpl.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
=======
 8005a04:	4daa      	ldr	r5, [pc, #680]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005a06:	682b      	ldr	r3, [r5, #0]
 8005a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a0c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a0e:	f7fe f9af 	bl	8003d70 <HAL_GetTick>
 8005a12:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a14:	e005      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a16:	f7fe f9ab 	bl	8003d70 <HAL_GetTick>
 8005a1a:	1b83      	subs	r3, r0, r6
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	f200 8135 	bhi.w	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a22:	682b      	ldr	r3, [r5, #0]
 8005a24:	05d8      	lsls	r0, r3, #23
 8005a26:	d5f6      	bpl.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x2e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
<<<<<<< HEAD
 80057b8:	4da0      	ldr	r5, [pc, #640]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057ba:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057bc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057c0:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80057c4:	d026      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d024      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057ca:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057ce:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80057d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d6:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057da:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80057de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057e2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057e6:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
=======
 8005a28:	4da0      	ldr	r5, [pc, #640]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a2a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a2c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a30:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005a34:	d026      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d024      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a3a:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a3e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005a42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a46:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a4a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a52:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a56:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
<<<<<<< HEAD
 80057ea:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80057ec:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057f0:	d510      	bpl.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f2:	f7fe f985 	bl	8003b00 <HAL_GetTick>
=======
 8005a5a:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005a5c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a60:	d510      	bpl.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a62:	f7fe f985 	bl	8003d70 <HAL_GetTick>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
<<<<<<< HEAD
 80057f6:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80057fa:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057fc:	e005      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057fe:	f7fe f97f 	bl	8003b00 <HAL_GetTick>
 8005802:	1b80      	subs	r0, r0, r6
 8005804:	4540      	cmp	r0, r8
 8005806:	f200 8109 	bhi.w	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800580a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800580e:	079b      	lsls	r3, r3, #30
 8005810:	d5f5      	bpl.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x86>
=======
 8005a66:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8005a6a:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a6c:	e005      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a6e:	f7fe f97f 	bl	8003d70 <HAL_GetTick>
 8005a72:	1b80      	subs	r0, r0, r6
 8005a74:	4540      	cmp	r0, r8
 8005a76:	f200 8109 	bhi.w	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a7a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005a7e:	079b      	lsls	r3, r3, #30
 8005a80:	d5f5      	bpl.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x86>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
<<<<<<< HEAD
 8005812:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005814:	4989      	ldr	r1, [pc, #548]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005816:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 800581a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
=======
 8005a82:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005a84:	4989      	ldr	r1, [pc, #548]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a86:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8005a8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
<<<<<<< HEAD
 8005824:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005826:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8005828:	2f00      	cmp	r7, #0
 800582a:	f040 80fc 	bne.w	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800582e:	07dd      	lsls	r5, r3, #31
 8005830:	d508      	bpl.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0xcc>
=======
 8005a94:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a96:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8005a98:	2f00      	cmp	r7, #0
 8005a9a:	f040 80fc 	bne.w	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a9e:	07dd      	lsls	r5, r3, #31
 8005aa0:	d508      	bpl.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
<<<<<<< HEAD
 8005832:	4982      	ldr	r1, [pc, #520]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005834:	6865      	ldr	r5, [r4, #4]
 8005836:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800583a:	f022 0203 	bic.w	r2, r2, #3
 800583e:	432a      	orrs	r2, r5
 8005840:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005aa2:	4982      	ldr	r1, [pc, #520]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005aa4:	6865      	ldr	r5, [r4, #4]
 8005aa6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005aaa:	f022 0203 	bic.w	r2, r2, #3
 8005aae:	432a      	orrs	r2, r5
 8005ab0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
<<<<<<< HEAD
 8005844:	0799      	lsls	r1, r3, #30
 8005846:	d508      	bpl.n	800585a <HAL_RCCEx_PeriphCLKConfig+0xe2>
=======
 8005ab4:	0799      	lsls	r1, r3, #30
 8005ab6:	d508      	bpl.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xe2>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
<<<<<<< HEAD
 8005848:	497c      	ldr	r1, [pc, #496]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800584a:	68a5      	ldr	r5, [r4, #8]
 800584c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005850:	f022 020c 	bic.w	r2, r2, #12
 8005854:	432a      	orrs	r2, r5
 8005856:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005ab8:	497c      	ldr	r1, [pc, #496]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005aba:	68a5      	ldr	r5, [r4, #8]
 8005abc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005ac0:	f022 020c 	bic.w	r2, r2, #12
 8005ac4:	432a      	orrs	r2, r5
 8005ac6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
<<<<<<< HEAD
 800585a:	075a      	lsls	r2, r3, #29
 800585c:	d508      	bpl.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xf8>
=======
 8005aca:	075a      	lsls	r2, r3, #29
 8005acc:	d508      	bpl.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
<<<<<<< HEAD
 800585e:	4977      	ldr	r1, [pc, #476]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005860:	68e5      	ldr	r5, [r4, #12]
 8005862:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005866:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800586a:	432a      	orrs	r2, r5
 800586c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005ace:	4977      	ldr	r1, [pc, #476]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ad0:	68e5      	ldr	r5, [r4, #12]
 8005ad2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005ad6:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8005ada:	432a      	orrs	r2, r5
 8005adc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
<<<<<<< HEAD
 8005870:	071f      	lsls	r7, r3, #28
 8005872:	d508      	bpl.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x10e>
=======
 8005ae0:	071f      	lsls	r7, r3, #28
 8005ae2:	d508      	bpl.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
<<<<<<< HEAD
 8005874:	4971      	ldr	r1, [pc, #452]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005876:	6925      	ldr	r5, [r4, #16]
 8005878:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800587c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005880:	432a      	orrs	r2, r5
 8005882:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005ae4:	4971      	ldr	r1, [pc, #452]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ae6:	6925      	ldr	r5, [r4, #16]
 8005ae8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005aec:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005af0:	432a      	orrs	r2, r5
 8005af2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
<<<<<<< HEAD
 8005886:	06de      	lsls	r6, r3, #27
 8005888:	d508      	bpl.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x124>
=======
 8005af6:	06de      	lsls	r6, r3, #27
 8005af8:	d508      	bpl.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x124>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
<<<<<<< HEAD
 800588a:	496c      	ldr	r1, [pc, #432]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800588c:	6965      	ldr	r5, [r4, #20]
 800588e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005892:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005896:	432a      	orrs	r2, r5
 8005898:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005afa:	496c      	ldr	r1, [pc, #432]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005afc:	6965      	ldr	r5, [r4, #20]
 8005afe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b02:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005b06:	432a      	orrs	r2, r5
 8005b08:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
<<<<<<< HEAD
 800589c:	069d      	lsls	r5, r3, #26
 800589e:	d508      	bpl.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
=======
 8005b0c:	069d      	lsls	r5, r3, #26
 8005b0e:	d508      	bpl.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x13a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
<<<<<<< HEAD
 80058a0:	4966      	ldr	r1, [pc, #408]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80058a2:	69a5      	ldr	r5, [r4, #24]
 80058a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80058a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80058ac:	432a      	orrs	r2, r5
 80058ae:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005b10:	4966      	ldr	r1, [pc, #408]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b12:	69a5      	ldr	r5, [r4, #24]
 8005b14:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b18:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b1c:	432a      	orrs	r2, r5
 8005b1e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
<<<<<<< HEAD
 80058b2:	0659      	lsls	r1, r3, #25
 80058b4:	d508      	bpl.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x150>
=======
 8005b22:	0659      	lsls	r1, r3, #25
 8005b24:	d508      	bpl.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x150>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
<<<<<<< HEAD
 80058b6:	4961      	ldr	r1, [pc, #388]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80058b8:	69e5      	ldr	r5, [r4, #28]
 80058ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80058be:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80058c2:	432a      	orrs	r2, r5
 80058c4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005b26:	4961      	ldr	r1, [pc, #388]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b28:	69e5      	ldr	r5, [r4, #28]
 8005b2a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b2e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005b32:	432a      	orrs	r2, r5
 8005b34:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
<<<<<<< HEAD
 80058c8:	061a      	lsls	r2, r3, #24
 80058ca:	d508      	bpl.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x166>
=======
 8005b38:	061a      	lsls	r2, r3, #24
 8005b3a:	d508      	bpl.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x166>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
<<<<<<< HEAD
 80058cc:	495b      	ldr	r1, [pc, #364]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80058ce:	6a25      	ldr	r5, [r4, #32]
 80058d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80058d4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80058d8:	432a      	orrs	r2, r5
 80058da:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005b3c:	495b      	ldr	r1, [pc, #364]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b3e:	6a25      	ldr	r5, [r4, #32]
 8005b40:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b44:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005b48:	432a      	orrs	r2, r5
 8005b4a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
<<<<<<< HEAD
 80058de:	05df      	lsls	r7, r3, #23
 80058e0:	d508      	bpl.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
=======
 8005b4e:	05df      	lsls	r7, r3, #23
 8005b50:	d508      	bpl.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x17c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
<<<<<<< HEAD
 80058e2:	4956      	ldr	r1, [pc, #344]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80058e4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80058e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80058ea:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80058ee:	432a      	orrs	r2, r5
 80058f0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005b52:	4956      	ldr	r1, [pc, #344]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b54:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8005b56:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b5a:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005b5e:	432a      	orrs	r2, r5
 8005b60:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
<<<<<<< HEAD
 80058f4:	039e      	lsls	r6, r3, #14
 80058f6:	d508      	bpl.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x192>
=======
 8005b64:	039e      	lsls	r6, r3, #14
 8005b66:	d508      	bpl.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x192>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
<<<<<<< HEAD
 80058f8:	4950      	ldr	r1, [pc, #320]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80058fa:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80058fc:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8005900:	f022 0203 	bic.w	r2, r2, #3
 8005904:	432a      	orrs	r2, r5
 8005906:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
=======
 8005b68:	4950      	ldr	r1, [pc, #320]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b6a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005b6c:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8005b70:	f022 0203 	bic.w	r2, r2, #3
 8005b74:	432a      	orrs	r2, r5
 8005b76:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
<<<<<<< HEAD
 800590a:	059d      	lsls	r5, r3, #22
 800590c:	d508      	bpl.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
=======
 8005b7a:	059d      	lsls	r5, r3, #22
 8005b7c:	d508      	bpl.n	8005b90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
<<<<<<< HEAD
 800590e:	494b      	ldr	r1, [pc, #300]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005910:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005912:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005916:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800591a:	432a      	orrs	r2, r5
 800591c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
=======
 8005b7e:	494b      	ldr	r1, [pc, #300]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b80:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005b82:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b86:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8005b8a:	432a      	orrs	r2, r5
 8005b8c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
<<<<<<< HEAD
 8005920:	0559      	lsls	r1, r3, #21
 8005922:	d50b      	bpl.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
=======
 8005b90:	0559      	lsls	r1, r3, #21
 8005b92:	d50b      	bpl.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
<<<<<<< HEAD
 8005924:	4945      	ldr	r1, [pc, #276]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005926:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005928:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800592c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005930:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005932:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005936:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800593a:	d07a      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
=======
 8005b94:	4945      	ldr	r1, [pc, #276]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005b96:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005b98:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005b9c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005ba0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005ba2:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ba6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005baa:	d07a      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
<<<<<<< HEAD
 800593c:	051a      	lsls	r2, r3, #20
 800593e:	d50b      	bpl.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
=======
 8005bac:	051a      	lsls	r2, r3, #20
 8005bae:	d50b      	bpl.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
<<<<<<< HEAD
 8005940:	493e      	ldr	r1, [pc, #248]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005942:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8005944:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005948:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800594c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800594e:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005952:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005956:	d075      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
=======
 8005bb0:	493e      	ldr	r1, [pc, #248]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bb2:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8005bb4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bb8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005bbc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005bbe:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bc2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005bc6:	d075      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
<<<<<<< HEAD
 8005958:	04df      	lsls	r7, r3, #19
 800595a:	d50b      	bpl.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
=======
 8005bc8:	04df      	lsls	r7, r3, #19
 8005bca:	d50b      	bpl.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
<<<<<<< HEAD
 800595c:	4937      	ldr	r1, [pc, #220]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800595e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005960:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005964:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005968:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800596a:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800596e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005972:	d06c      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
=======
 8005bcc:	4937      	ldr	r1, [pc, #220]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bce:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005bd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bd4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005bd8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005bda:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005bde:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005be2:	d06c      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
<<<<<<< HEAD
 8005974:	049e      	lsls	r6, r3, #18
 8005976:	d50b      	bpl.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005978:	4930      	ldr	r1, [pc, #192]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800597a:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800597c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005980:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005984:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005986:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800598a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800598e:	d063      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
=======
 8005be4:	049e      	lsls	r6, r3, #18
 8005be6:	d50b      	bpl.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005be8:	4930      	ldr	r1, [pc, #192]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005bea:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8005bec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005bf0:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005bf4:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bf6:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bfa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005bfe:	d063      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
<<<<<<< HEAD
 8005990:	045d      	lsls	r5, r3, #17
 8005992:	d50b      	bpl.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005994:	4929      	ldr	r1, [pc, #164]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005996:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8005998:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800599c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80059a0:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059a2:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80059a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059aa:	d05a      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
=======
 8005c00:	045d      	lsls	r5, r3, #17
 8005c02:	d50b      	bpl.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c04:	4929      	ldr	r1, [pc, #164]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c06:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8005c08:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c0c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005c10:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c12:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c16:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c1a:	d05a      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
<<<<<<< HEAD
 80059ac:	0419      	lsls	r1, r3, #16
 80059ae:	d50b      	bpl.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x250>
=======
 8005c1c:	0419      	lsls	r1, r3, #16
 8005c1e:	d50b      	bpl.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x250>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
<<<<<<< HEAD
 80059b0:	4922      	ldr	r1, [pc, #136]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059b2:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80059b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80059b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80059bc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80059be:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80059c2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80059c6:	d051      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
=======
 8005c20:	4922      	ldr	r1, [pc, #136]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c22:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8005c24:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005c2c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c2e:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c32:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005c36:	d051      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
<<<<<<< HEAD
 80059c8:	03da      	lsls	r2, r3, #15
 80059ca:	d50b      	bpl.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
=======
 8005c38:	03da      	lsls	r2, r3, #15
 8005c3a:	d50b      	bpl.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
<<<<<<< HEAD
 80059cc:	491b      	ldr	r1, [pc, #108]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059ce:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80059d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80059d4:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80059d8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80059da:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80059de:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80059e2:	d048      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
=======
 8005c3c:	491b      	ldr	r1, [pc, #108]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c3e:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8005c40:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005c44:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8005c48:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005c4a:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005c4e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005c52:	d048      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
<<<<<<< HEAD
 80059e4:	035b      	lsls	r3, r3, #13
 80059e6:	d50b      	bpl.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x288>
=======
 8005c54:	035b      	lsls	r3, r3, #13
 8005c56:	d50b      	bpl.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x288>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
<<<<<<< HEAD
 80059e8:	4a14      	ldr	r2, [pc, #80]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80059ea:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80059ec:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 80059f0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80059f4:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80059f6:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80059fa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80059fe:	d03f      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x308>
=======
 8005c58:	4a14      	ldr	r2, [pc, #80]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c5a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005c5c:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8005c60:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005c64:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005c66:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005c6e:	d03f      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x308>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

#endif /* QUADSPI */

  return status;
}
<<<<<<< HEAD
 8005a00:	b002      	add	sp, #8
 8005a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005a08:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005a0c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a14:	9301      	str	r3, [sp, #4]
 8005a16:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005a18:	2701      	movs	r7, #1
 8005a1a:	e6bb      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a1c:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8005a1e:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8005a20:	2f00      	cmp	r7, #0
 8005a22:	f43f af04 	beq.w	800582e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a26:	4905      	ldr	r1, [pc, #20]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005a28:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005a2a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005a2e:	658a      	str	r2, [r1, #88]	@ 0x58
 8005a30:	e6fd      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a32:	68ca      	ldr	r2, [r1, #12]
 8005a34:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005a38:	60ca      	str	r2, [r1, #12]
 8005a3a:	e77f      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a44:	68ca      	ldr	r2, [r1, #12]
 8005a46:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005a4a:	60ca      	str	r2, [r1, #12]
 8005a4c:	e784      	b.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a4e:	68ca      	ldr	r2, [r1, #12]
 8005a50:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005a54:	60ca      	str	r2, [r1, #12]
 8005a56:	e78d      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a58:	68ca      	ldr	r2, [r1, #12]
 8005a5a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005a5e:	60ca      	str	r2, [r1, #12]
 8005a60:	e796      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a62:	68ca      	ldr	r2, [r1, #12]
 8005a64:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005a68:	60ca      	str	r2, [r1, #12]
 8005a6a:	e79f      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a6c:	68ca      	ldr	r2, [r1, #12]
 8005a6e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005a72:	60ca      	str	r2, [r1, #12]
 8005a74:	e7a8      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a76:	68ca      	ldr	r2, [r1, #12]
 8005a78:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005a7c:	60ca      	str	r2, [r1, #12]
 8005a7e:	e7b1      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a80:	68d3      	ldr	r3, [r2, #12]
 8005a82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a86:	60d3      	str	r3, [r2, #12]
}
 8005a88:	b002      	add	sp, #8
 8005a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a8e:	bf00      	nop

08005a90 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
=======
 8005c70:	b002      	add	sp, #8
 8005c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c76:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c78:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005c7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005c88:	2701      	movs	r7, #1
 8005c8a:	e6bb      	b.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c8c:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8005c8e:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8005c90:	2f00      	cmp	r7, #0
 8005c92:	f43f af04 	beq.w	8005a9e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c96:	4905      	ldr	r1, [pc, #20]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c98:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005c9a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005c9e:	658a      	str	r2, [r1, #88]	@ 0x58
 8005ca0:	e6fd      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ca2:	68ca      	ldr	r2, [r1, #12]
 8005ca4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ca8:	60ca      	str	r2, [r1, #12]
 8005caa:	e77f      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cb4:	68ca      	ldr	r2, [r1, #12]
 8005cb6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cba:	60ca      	str	r2, [r1, #12]
 8005cbc:	e784      	b.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cbe:	68ca      	ldr	r2, [r1, #12]
 8005cc0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cc4:	60ca      	str	r2, [r1, #12]
 8005cc6:	e78d      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cc8:	68ca      	ldr	r2, [r1, #12]
 8005cca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cce:	60ca      	str	r2, [r1, #12]
 8005cd0:	e796      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cd2:	68ca      	ldr	r2, [r1, #12]
 8005cd4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005cd8:	60ca      	str	r2, [r1, #12]
 8005cda:	e79f      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005cdc:	68ca      	ldr	r2, [r1, #12]
 8005cde:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005ce2:	60ca      	str	r2, [r1, #12]
 8005ce4:	e7a8      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ce6:	68ca      	ldr	r2, [r1, #12]
 8005ce8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005cec:	60ca      	str	r2, [r1, #12]
 8005cee:	e7b1      	b.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cf0:	68d3      	ldr	r3, [r2, #12]
 8005cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cf6:	60d3      	str	r3, [r2, #12]
}
 8005cf8:	b002      	add	sp, #8
 8005cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cfe:	bf00      	nop

08005d00 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
<<<<<<< HEAD
 8005a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a94:	b082      	sub	sp, #8
=======
 8005d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d04:	b082      	sub	sp, #8
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
<<<<<<< HEAD
 8005a96:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005a98:	460e      	mov	r6, r1
 8005a9a:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8005a9c:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005aa0:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005aa2:	f7fe f82d 	bl	8003b00 <HAL_GetTick>
 8005aa6:	4437      	add	r7, r6
 8005aa8:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005aaa:	f7fe f829 	bl	8003b00 <HAL_GetTick>
=======
 8005d06:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005d08:	460e      	mov	r6, r1
 8005d0a:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8005d0c:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005d10:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d12:	f7fe f82d 	bl	8003d70 <HAL_GetTick>
 8005d16:	4437      	add	r7, r6
 8005d18:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8005d1a:	f7fe f829 	bl	8003d70 <HAL_GetTick>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
<<<<<<< HEAD
 8005aae:	4b32      	ldr	r3, [pc, #200]	@ (8005b78 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005ab0:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ab8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005abc:	0d1b      	lsrs	r3, r3, #20
 8005abe:	fb07 f303 	mul.w	r3, r7, r3
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005ac6:	d111      	bne.n	8005aec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 8005ac8:	68a3      	ldr	r3, [r4, #8]
 8005aca:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005ace:	d009      	beq.n	8005ae4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
=======
 8005d1e:	4b32      	ldr	r3, [pc, #200]	@ (8005de8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d20:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005d28:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005d2c:	0d1b      	lsrs	r3, r3, #20
 8005d2e:	fb07 f303 	mul.w	r3, r7, r3
 8005d32:	3601      	adds	r6, #1
 8005d34:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d36:	d111      	bne.n	8005d5c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 8005d38:	68a3      	ldr	r3, [r4, #8]
 8005d3a:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005d3e:	d009      	beq.n	8005d54 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
<<<<<<< HEAD
 8005ad0:	7b23      	ldrb	r3, [r4, #12]
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005ad8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8005adc:	68a3      	ldr	r3, [r4, #8]
 8005ade:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005ae2:	d1f5      	bne.n	8005ad0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
=======
 8005d40:	7b23      	ldrb	r3, [r4, #12]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d48:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d4c:	68a3      	ldr	r3, [r4, #8]
 8005d4e:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005d52:	d1f5      	bne.n	8005d40 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
      count--;
    }
  }

  return HAL_OK;
<<<<<<< HEAD
 8005ae4:	2000      	movs	r0, #0
}
 8005ae6:	b002      	add	sp, #8
 8005ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aec:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005aee:	4623      	mov	r3, r4
 8005af0:	e013      	b.n	8005b1a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
      tmpreg8 = *ptmpreg8;
 8005af2:	7b23      	ldrb	r3, [r4, #12]
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8005afa:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005afe:	f7fd ffff 	bl	8003b00 <HAL_GetTick>
 8005b02:	eba0 0008 	sub.w	r0, r0, r8
 8005b06:	42b8      	cmp	r0, r7
 8005b08:	d20c      	bcs.n	8005b24 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 8005b0a:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005b0c:	9b01      	ldr	r3, [sp, #4]
 8005b0e:	3b01      	subs	r3, #1
        tmp_timeout = 0U;
 8005b10:	2a00      	cmp	r2, #0
      count--;
 8005b12:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b14:	682b      	ldr	r3, [r5, #0]
        tmp_timeout = 0U;
 8005b16:	bf08      	it	eq
 8005b18:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005b20:	d1e7      	bne.n	8005af2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
 8005b22:	e7df      	b.n	8005ae4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b24:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b28:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b2a:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b32:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b34:	d013      	beq.n	8005b5e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b36:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005b38:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005b3c:	d107      	bne.n	8005b4e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b4c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005b4e:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005b50:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005b52:	f885 205d 	strb.w	r2, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005b56:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005b5a:	2003      	movs	r0, #3
 8005b5c:	e7c3      	b.n	8005ae6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b5e:	68aa      	ldr	r2, [r5, #8]
 8005b60:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005b64:	d002      	beq.n	8005b6c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b66:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005b6a:	d1e4      	bne.n	8005b36 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	e7df      	b.n	8005b36 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 8005b76:	bf00      	nop
 8005b78:	20000030 	.word	0x20000030

08005b7c <SPI_EndRxTxTransaction>:
=======
 8005d54:	2000      	movs	r0, #0
}
 8005d56:	b002      	add	sp, #8
 8005d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d5c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d5e:	4623      	mov	r3, r4
 8005d60:	e013      	b.n	8005d8a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
      tmpreg8 = *ptmpreg8;
 8005d62:	7b23      	ldrb	r3, [r4, #12]
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8005d6a:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d6e:	f7fd ffff 	bl	8003d70 <HAL_GetTick>
 8005d72:	eba0 0008 	sub.w	r0, r0, r8
 8005d76:	42b8      	cmp	r0, r7
 8005d78:	d20c      	bcs.n	8005d94 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 8005d7a:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005d7c:	9b01      	ldr	r3, [sp, #4]
 8005d7e:	3b01      	subs	r3, #1
        tmp_timeout = 0U;
 8005d80:	2a00      	cmp	r2, #0
      count--;
 8005d82:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d84:	682b      	ldr	r3, [r5, #0]
        tmp_timeout = 0U;
 8005d86:	bf08      	it	eq
 8005d88:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005d90:	d1e7      	bne.n	8005d62 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
 8005d92:	e7df      	b.n	8005d54 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d94:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d98:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d9a:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005da2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da4:	d013      	beq.n	8005dce <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005da6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005da8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005dac:	d107      	bne.n	8005dbe <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dbc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005dbe:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005dc0:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005dc2:	f885 205d 	strb.w	r2, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005dc6:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005dca:	2003      	movs	r0, #3
 8005dcc:	e7c3      	b.n	8005d56 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dce:	68aa      	ldr	r2, [r5, #8]
 8005dd0:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005dd4:	d002      	beq.n	8005ddc <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dd6:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005dda:	d1e4      	bne.n	8005da6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	e7df      	b.n	8005da6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 8005de6:	bf00      	nop
 8005de8:	2000002c 	.word	0x2000002c

08005dec <SPI_EndRxTxTransaction>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
<<<<<<< HEAD
 8005b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b80:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8005b82:	2300      	movs	r3, #0
{
 8005b84:	460e      	mov	r6, r1
  __IO uint8_t  tmpreg8 = 0;
 8005b86:	f88d 3007 	strb.w	r3, [sp, #7]
 8005b8a:	eb01 0902 	add.w	r9, r1, r2
{
 8005b8e:	4617      	mov	r7, r2
 8005b90:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b92:	f7fd ffb5 	bl	8003b00 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005b96:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8005cbc <SPI_EndRxTxTransaction+0x140>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005b9a:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005b9e:	f7fd ffaf 	bl	8003b00 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ba2:	f8d8 3000 	ldr.w	r3, [r8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ba6:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005ba8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005bac:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005bb0:	0d1b      	lsrs	r3, r3, #20
 8005bb2:	fb0a f303 	mul.w	r3, sl, r3
 8005bb6:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005bb8:	1c73      	adds	r3, r6, #1
 8005bba:	bf18      	it	ne
 8005bbc:	4683      	movne	fp, r0
 8005bbe:	d130      	bne.n	8005c22 <SPI_EndRxTxTransaction+0xa6>
 8005bc0:	68a3      	ldr	r3, [r4, #8]
 8005bc2:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005bc6:	d1fb      	bne.n	8005bc0 <SPI_EndRxTxTransaction+0x44>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bc8:	f7fd ff9a 	bl	8003b00 <HAL_GetTick>
 8005bcc:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005bd0:	f7fd ff96 	bl	8003b00 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bd4:	f8d8 3000 	ldr.w	r3, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bd8:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bda:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005bde:	fb09 f303 	mul.w	r3, r9, r3
 8005be2:	1c71      	adds	r1, r6, #1
  tmp_tickstart = HAL_GetTick();
 8005be4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005be6:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005be8:	d130      	bne.n	8005c4c <SPI_EndRxTxTransaction+0xd0>
 8005bea:	68a3      	ldr	r3, [r4, #8]
 8005bec:	061a      	lsls	r2, r3, #24
 8005bee:	d4fc      	bmi.n	8005bea <SPI_EndRxTxTransaction+0x6e>
=======
 8005dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df0:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8005df2:	2300      	movs	r3, #0
{
 8005df4:	460e      	mov	r6, r1
  __IO uint8_t  tmpreg8 = 0;
 8005df6:	f88d 3007 	strb.w	r3, [sp, #7]
 8005dfa:	eb01 0902 	add.w	r9, r1, r2
{
 8005dfe:	4617      	mov	r7, r2
 8005e00:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e02:	f7fd ffb5 	bl	8003d70 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e06:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 8005f2c <SPI_EndRxTxTransaction+0x140>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e0a:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005e0e:	f7fd ffaf 	bl	8003d70 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e12:	f8d8 3000 	ldr.w	r3, [r8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e16:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e18:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005e1c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005e20:	0d1b      	lsrs	r3, r3, #20
 8005e22:	fb0a f303 	mul.w	r3, sl, r3
 8005e26:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e28:	1c73      	adds	r3, r6, #1
 8005e2a:	bf18      	it	ne
 8005e2c:	4683      	movne	fp, r0
 8005e2e:	d130      	bne.n	8005e92 <SPI_EndRxTxTransaction+0xa6>
 8005e30:	68a3      	ldr	r3, [r4, #8]
 8005e32:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005e36:	d1fb      	bne.n	8005e30 <SPI_EndRxTxTransaction+0x44>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e38:	f7fd ff9a 	bl	8003d70 <HAL_GetTick>
 8005e3c:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005e40:	f7fd ff96 	bl	8003d70 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e44:	f8d8 3000 	ldr.w	r3, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e48:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e4a:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005e4e:	fb09 f303 	mul.w	r3, r9, r3
 8005e52:	1c71      	adds	r1, r6, #1
  tmp_tickstart = HAL_GetTick();
 8005e54:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e56:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e58:	d130      	bne.n	8005ebc <SPI_EndRxTxTransaction+0xd0>
 8005e5a:	68a3      	ldr	r3, [r4, #8]
 8005e5c:	061a      	lsls	r2, r3, #24
 8005e5e:	d4fc      	bmi.n	8005e5a <SPI_EndRxTxTransaction+0x6e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
<<<<<<< HEAD
 8005bf0:	463a      	mov	r2, r7
 8005bf2:	4631      	mov	r1, r6
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	f7ff ff4b 	bl	8005a90 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005bfa:	bb58      	cbnz	r0, 8005c54 <SPI_EndRxTxTransaction+0xd8>
=======
 8005e60:	463a      	mov	r2, r7
 8005e62:	4631      	mov	r1, r6
 8005e64:	4628      	mov	r0, r5
 8005e66:	f7ff ff4b 	bl	8005d00 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005e6a:	bb58      	cbnz	r0, 8005ec4 <SPI_EndRxTxTransaction+0xd8>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
<<<<<<< HEAD
 8005bfc:	b005      	add	sp, #20
 8005bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c02:	f7fd ff7d 	bl	8003b00 <HAL_GetTick>
 8005c06:	eba0 000b 	sub.w	r0, r0, fp
 8005c0a:	4582      	cmp	sl, r0
 8005c0c:	d92a      	bls.n	8005c64 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005c0e:	9a02      	ldr	r2, [sp, #8]
      count--;
 8005c10:	9b02      	ldr	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c12:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005c14:	2a00      	cmp	r2, #0
      count--;
 8005c16:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005c1a:	bf08      	it	eq
 8005c1c:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8005c20:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005c22:	68a3      	ldr	r3, [r4, #8]
 8005c24:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005c28:	d1eb      	bne.n	8005c02 <SPI_EndRxTxTransaction+0x86>
 8005c2a:	e7cd      	b.n	8005bc8 <SPI_EndRxTxTransaction+0x4c>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c2c:	f7fd ff68 	bl	8003b00 <HAL_GetTick>
 8005c30:	eba0 0008 	sub.w	r0, r0, r8
 8005c34:	4581      	cmp	r9, r0
 8005c36:	d915      	bls.n	8005c64 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005c38:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005c3a:	9b03      	ldr	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c3c:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005c3e:	2a00      	cmp	r2, #0
      count--;
 8005c40:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005c44:	bf08      	it	eq
 8005c46:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005c4a:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c4c:	68a3      	ldr	r3, [r4, #8]
 8005c4e:	061b      	lsls	r3, r3, #24
 8005c50:	d4ec      	bmi.n	8005c2c <SPI_EndRxTxTransaction+0xb0>
 8005c52:	e7cd      	b.n	8005bf0 <SPI_EndRxTxTransaction+0x74>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c54:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8005c56:	f043 0320 	orr.w	r3, r3, #32
 8005c5a:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c5c:	2003      	movs	r0, #3
}
 8005c5e:	b005      	add	sp, #20
 8005c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c64:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c68:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c6a:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c6e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c72:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c74:	d016      	beq.n	8005ca4 <SPI_EndRxTxTransaction+0x128>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c76:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005c78:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005c7c:	d107      	bne.n	8005c8e <SPI_EndRxTxTransaction+0x112>
          SPI_RESET_CRC(hspi);
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c8c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c94:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 8005c96:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c98:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005c9c:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ca0:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ca2:	e7db      	b.n	8005c5c <SPI_EndRxTxTransaction+0xe0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca4:	68aa      	ldr	r2, [r5, #8]
 8005ca6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005caa:	d002      	beq.n	8005cb2 <SPI_EndRxTxTransaction+0x136>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cac:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005cb0:	d1e1      	bne.n	8005c76 <SPI_EndRxTxTransaction+0xfa>
          __HAL_SPI_DISABLE(hspi);
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cb8:	601a      	str	r2, [r3, #0]
 8005cba:	e7dc      	b.n	8005c76 <SPI_EndRxTxTransaction+0xfa>
 8005cbc:	20000030 	.word	0x20000030

08005cc0 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d077      	beq.n	8005db4 <HAL_SPI_Init+0xf4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cc4:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 8005cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cca:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ccc:	2a00      	cmp	r2, #0
 8005cce:	d057      	beq.n	8005d80 <HAL_SPI_Init+0xc0>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cd6:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cda:	2100      	movs	r1, #0
 8005cdc:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cde:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d05a      	beq.n	8005d9c <HAL_SPI_Init+0xdc>
  __HAL_SPI_DISABLE(hspi);
 8005ce6:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ce8:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005cea:	2302      	movs	r3, #2
 8005cec:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005cf0:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cf2:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8005cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cfa:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cfc:	d846      	bhi.n	8005d8c <HAL_SPI_Init+0xcc>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005cfe:	d154      	bne.n	8005daa <HAL_SPI_Init+0xea>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d00:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d02:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d06:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005d0a:	68a3      	ldr	r3, [r4, #8]
 8005d0c:	69a6      	ldr	r6, [r4, #24]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d0e:	f002 0c10 	and.w	ip, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d12:	6862      	ldr	r2, [r4, #4]
 8005d14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d18:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8005d1c:	431a      	orrs	r2, r3
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	4313      	orrs	r3, r2
 8005d26:	6962      	ldr	r2, [r4, #20]
 8005d28:	f002 0201 	and.w	r2, r2, #1
 8005d2c:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d2e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d30:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8005d34:	f003 0308 	and.w	r3, r3, #8
 8005d38:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d3c:	69e3      	ldr	r3, [r4, #28]
 8005d3e:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005d42:	6a23      	ldr	r3, [r4, #32]
 8005d44:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8005d48:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	ea43 0308 	orr.w	r3, r3, r8
 8005d52:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d54:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d56:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d58:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d5c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d5e:	ea4e 0306 	orr.w	r3, lr, r6
 8005d62:	ea43 030c 	orr.w	r3, r3, ip
 8005d66:	4303      	orrs	r3, r0
 8005d68:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d6a:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d6c:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8005d72:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d74:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d76:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d78:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
}
 8005d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d80:	6843      	ldr	r3, [r0, #4]
 8005d82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d86:	d0a6      	beq.n	8005cd6 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d88:	61c2      	str	r2, [r0, #28]
 8005d8a:	e7a4      	b.n	8005cd6 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d8c:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8005d90:	d112      	bne.n	8005db8 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d92:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d94:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d96:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005d9a:	e7b6      	b.n	8005d0a <HAL_SPI_Init+0x4a>
    hspi->Lock = HAL_UNLOCKED;
 8005d9c:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005da0:	4620      	mov	r0, r4
 8005da2:	f7fd fd0d 	bl	80037c0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005da6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005da8:	e79d      	b.n	8005ce6 <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005daa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dae:	2500      	movs	r5, #0
 8005db0:	62a5      	str	r5, [r4, #40]	@ 0x28
 8005db2:	e7aa      	b.n	8005d0a <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8005db4:	2001      	movs	r0, #1
}
 8005db6:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005db8:	2000      	movs	r0, #0
 8005dba:	e7f8      	b.n	8005dae <HAL_SPI_Init+0xee>

08005dbc <HAL_SPI_Transmit>:
{
 8005dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	461d      	mov	r5, r3
 8005dc6:	460f      	mov	r7, r1
 8005dc8:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8005dca:	f7fd fe99 	bl	8003b00 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005dce:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d15e      	bne.n	8005e94 <HAL_SPI_Transmit+0xd8>
  if ((pData == NULL) || (Size == 0U))
 8005dd6:	4606      	mov	r6, r0
 8005dd8:	b2d8      	uxtb	r0, r3
 8005dda:	2f00      	cmp	r7, #0
 8005ddc:	d05b      	beq.n	8005e96 <HAL_SPI_Transmit+0xda>
 8005dde:	f1b8 0f00 	cmp.w	r8, #0
 8005de2:	d058      	beq.n	8005e96 <HAL_SPI_Transmit+0xda>
  __HAL_LOCK(hspi);
 8005de4:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d053      	beq.n	8005e94 <HAL_SPI_Transmit+0xd8>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dec:	68a1      	ldr	r1, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8005dee:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hspi);
 8005df0:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005df4:	2200      	movs	r2, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005df6:	2003      	movs	r0, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005df8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dfc:	f884 005d 	strb.w	r0, [r4, #93]	@ 0x5d
  hspi->RxISR       = NULL;
 8005e00:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e04:	6622      	str	r2, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e06:	63a7      	str	r7, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005e08:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005e0c:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e10:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005e12:	f8a4 2044 	strh.w	r2, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005e16:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
    __HAL_SPI_DISABLE(hspi);
 8005e1a:	4618      	mov	r0, r3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e1c:	d107      	bne.n	8005e2e <HAL_SPI_Transmit+0x72>
    __HAL_SPI_DISABLE(hspi);
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e2c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	0652      	lsls	r2, r2, #25
 8005e32:	d403      	bmi.n	8005e3c <HAL_SPI_Transmit+0x80>
    __HAL_SPI_ENABLE(hspi);
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e3a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e3c:	68e2      	ldr	r2, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e3e:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e40:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 8005e44:	d82a      	bhi.n	8005e9c <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e46:	2900      	cmp	r1, #0
 8005e48:	f000 80bf 	beq.w	8005fca <HAL_SPI_Transmit+0x20e>
 8005e4c:	f1b8 0f01 	cmp.w	r8, #1
 8005e50:	f000 80bb 	beq.w	8005fca <HAL_SPI_Transmit+0x20e>
    while (hspi->TxXferCount > 0U)
 8005e54:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d03f      	beq.n	8005edc <HAL_SPI_Transmit+0x120>
 8005e5c:	1c68      	adds	r0, r5, #1
 8005e5e:	d012      	beq.n	8005e86 <HAL_SPI_Transmit+0xca>
 8005e60:	e084      	b.n	8005f6c <HAL_SPI_Transmit+0x1b0>
        if (hspi->TxXferCount > 1U)
 8005e62:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e64:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e6a:	4601      	mov	r1, r0
        if (hspi->TxXferCount > 1U)
 8005e6c:	f240 809a 	bls.w	8005fa4 <HAL_SPI_Transmit+0x1e8>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e70:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005e74:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 8005e76:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e78:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e7a:	3b02      	subs	r3, #2
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8005e80:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8005e82:	b289      	uxth	r1, r1
 8005e84:	b351      	cbz	r1, 8005edc <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e86:	6822      	ldr	r2, [r4, #0]
 8005e88:	6893      	ldr	r3, [r2, #8]
 8005e8a:	0799      	lsls	r1, r3, #30
 8005e8c:	d4e9      	bmi.n	8005e62 <HAL_SPI_Transmit+0xa6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e8e:	f7fd fe37 	bl	8003b00 <HAL_GetTick>
 8005e92:	e7f5      	b.n	8005e80 <HAL_SPI_Transmit+0xc4>
    return HAL_BUSY;
 8005e94:	2002      	movs	r0, #2
}
 8005e96:	b002      	add	sp, #8
 8005e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	f000 808b 	beq.w	8005fb8 <HAL_SPI_Transmit+0x1fc>
 8005ea2:	f1b8 0f01 	cmp.w	r8, #1
 8005ea6:	f000 8087 	beq.w	8005fb8 <HAL_SPI_Transmit+0x1fc>
    while (hspi->TxXferCount > 0U)
 8005eaa:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005eac:	b292      	uxth	r2, r2
 8005eae:	b1aa      	cbz	r2, 8005edc <HAL_SPI_Transmit+0x120>
 8005eb0:	1c6a      	adds	r2, r5, #1
 8005eb2:	d13f      	bne.n	8005f34 <HAL_SPI_Transmit+0x178>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	0797      	lsls	r7, r2, #30
 8005eb8:	d56c      	bpl.n	8005f94 <HAL_SPI_Transmit+0x1d8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005eba:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005ebc:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005ec0:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8005ec2:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec6:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ec8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005ecc:	fa1f fc8c 	uxth.w	ip, ip
 8005ed0:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8005ed4:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005ed6:	b292      	uxth	r2, r2
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	d1eb      	bne.n	8005eb4 <HAL_SPI_Transmit+0xf8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005edc:	4632      	mov	r2, r6
 8005ede:	4629      	mov	r1, r5
 8005ee0:	4620      	mov	r0, r4
 8005ee2:	f7ff fe4b 	bl	8005b7c <SPI_EndRxTxTransaction>
 8005ee6:	b108      	cbz	r0, 8005eec <HAL_SPI_Transmit+0x130>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ee8:	2320      	movs	r3, #32
 8005eea:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005eec:	68a3      	ldr	r3, [r4, #8]
 8005eee:	b933      	cbnz	r3, 8005efe <HAL_SPI_Transmit+0x142>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	9301      	str	r3, [sp, #4]
 8005ef4:	68d3      	ldr	r3, [r2, #12]
 8005ef6:	9301      	str	r3, [sp, #4]
 8005ef8:	6893      	ldr	r3, [r2, #8]
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8005efe:	2301      	movs	r3, #1
 8005f00:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f04:	6e20      	ldr	r0, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8005f06:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f08:	1ac0      	subs	r0, r0, r3
 8005f0a:	bf18      	it	ne
 8005f0c:	2001      	movne	r0, #1
  __HAL_UNLOCK(hspi);
 8005f0e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8005f12:	b002      	add	sp, #8
 8005f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f18:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005f1a:	f832 3b02 	ldrh.w	r3, [r2], #2
 8005f1e:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8005f20:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f22:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f24:	3b01      	subs	r3, #1
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8005f2a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0d4      	beq.n	8005edc <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f32:	6820      	ldr	r0, [r4, #0]
 8005f34:	6883      	ldr	r3, [r0, #8]
 8005f36:	0799      	lsls	r1, r3, #30
 8005f38:	d4ee      	bmi.n	8005f18 <HAL_SPI_Transmit+0x15c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f3a:	f7fd fde1 	bl	8003b00 <HAL_GetTick>
 8005f3e:	1b83      	subs	r3, r0, r6
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	d3f2      	bcc.n	8005f2a <HAL_SPI_Transmit+0x16e>
          hspi->State = HAL_SPI_STATE_READY;
 8005f44:	2301      	movs	r3, #1
 8005f46:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005f50:	2003      	movs	r0, #3
 8005f52:	e7a0      	b.n	8005e96 <HAL_SPI_Transmit+0xda>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f54:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005f58:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8005f5a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f5c:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005f5e:	3b02      	subs	r3, #2
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8005f64:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0b7      	beq.n	8005edc <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	0792      	lsls	r2, r2, #30
 8005f72:	d541      	bpl.n	8005ff8 <HAL_SPI_Transmit+0x23c>
        if (hspi->TxXferCount > 1U)
 8005f74:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f76:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005f78:	b292      	uxth	r2, r2
 8005f7a:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f7c:	4601      	mov	r1, r0
        if (hspi->TxXferCount > 1U)
 8005f7e:	d8e9      	bhi.n	8005f54 <HAL_SPI_Transmit+0x198>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f80:	7802      	ldrb	r2, [r0, #0]
 8005f82:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8005f84:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005f86:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005f88:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005f8a:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005f8c:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005f8e:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005f90:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005f92:	e7e7      	b.n	8005f64 <HAL_SPI_Transmit+0x1a8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f94:	f7fd fdb4 	bl	8003b00 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8005f98:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d09d      	beq.n	8005edc <HAL_SPI_Transmit+0x120>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	e787      	b.n	8005eb4 <HAL_SPI_Transmit+0xf8>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fa4:	7803      	ldrb	r3, [r0, #0]
 8005fa6:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8005fa8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005faa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005fac:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005fae:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005fb0:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005fb2:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005fb4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005fb6:	e763      	b.n	8005e80 <HAL_SPI_Transmit+0xc4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fb8:	f837 2b02 	ldrh.w	r2, [r7], #2
 8005fbc:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005fbe:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fc0:	63a7      	str	r7, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005fc2:	3a01      	subs	r2, #1
 8005fc4:	b292      	uxth	r2, r2
 8005fc6:	87e2      	strh	r2, [r4, #62]	@ 0x3e
 8005fc8:	e76f      	b.n	8005eaa <HAL_SPI_Transmit+0xee>
      if (hspi->TxXferCount > 1U)
 8005fca:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005fcc:	b292      	uxth	r2, r2
 8005fce:	2a01      	cmp	r2, #1
 8005fd0:	d908      	bls.n	8005fe4 <HAL_SPI_Transmit+0x228>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fd2:	f837 2b02 	ldrh.w	r2, [r7], #2
 8005fd6:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8005fd8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fda:	63a7      	str	r7, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005fdc:	3b02      	subs	r3, #2
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005fe2:	e737      	b.n	8005e54 <HAL_SPI_Transmit+0x98>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fe4:	783a      	ldrb	r2, [r7, #0]
 8005fe6:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005fe8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr ++;
 8005fea:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fec:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 8005fee:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005ff0:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 8005ff2:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ff4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005ff6:	e72d      	b.n	8005e54 <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ff8:	f7fd fd82 	bl	8003b00 <HAL_GetTick>
 8005ffc:	1b83      	subs	r3, r0, r6
 8005ffe:	42ab      	cmp	r3, r5
 8006000:	d3b0      	bcc.n	8005f64 <HAL_SPI_Transmit+0x1a8>
 8006002:	e79f      	b.n	8005f44 <HAL_SPI_Transmit+0x188>

08006004 <HAL_SPI_TransmitReceive>:
{
 8006004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006008:	4604      	mov	r4, r0
 800600a:	4691      	mov	r9, r2
 800600c:	461f      	mov	r7, r3
 800600e:	9e08      	ldr	r6, [sp, #32]
 8006010:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8006012:	f7fd fd75 	bl	8003b00 <HAL_GetTick>
  tmp_state           = hspi->State;
 8006016:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 800601a:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800601c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800601e:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006020:	d00b      	beq.n	800603a <HAL_SPI_TransmitReceive+0x36>
 8006022:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006026:	f040 808d 	bne.w	8006144 <HAL_SPI_TransmitReceive+0x140>
 800602a:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800602c:	68a3      	ldr	r3, [r4, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	f040 8088 	bne.w	8006144 <HAL_SPI_TransmitReceive+0x140>
 8006034:	2904      	cmp	r1, #4
 8006036:	f040 8085 	bne.w	8006144 <HAL_SPI_TransmitReceive+0x140>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800603a:	f1b8 0f00 	cmp.w	r8, #0
 800603e:	f000 8146 	beq.w	80062ce <HAL_SPI_TransmitReceive+0x2ca>
 8006042:	f1b9 0f00 	cmp.w	r9, #0
 8006046:	f000 8142 	beq.w	80062ce <HAL_SPI_TransmitReceive+0x2ca>
 800604a:	2f00      	cmp	r7, #0
 800604c:	f000 813f 	beq.w	80062ce <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_LOCK(hspi);
 8006050:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8006054:	2b01      	cmp	r3, #1
 8006056:	d075      	beq.n	8006144 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006058:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800605c:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 8006060:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006062:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 8006064:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006068:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 800606a:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800606e:	bf1c      	itt	ne
 8006070:	2305      	movne	r3, #5
 8006072:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006076:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006078:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800607c:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 800607e:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 8006082:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006086:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006088:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800608c:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800608e:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006090:	d95b      	bls.n	800614a <HAL_SPI_TransmitReceive+0x146>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006092:	6859      	ldr	r1, [r3, #4]
 8006094:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8006098:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800609a:	6819      	ldr	r1, [r3, #0]
 800609c:	0648      	lsls	r0, r1, #25
 800609e:	d403      	bmi.n	80060a8 <HAL_SPI_TransmitReceive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 80060a0:	6819      	ldr	r1, [r3, #0]
 80060a2:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80060a6:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060a8:	2a00      	cmp	r2, #0
 80060aa:	f000 80dc 	beq.w	8006266 <HAL_SPI_TransmitReceive+0x262>
 80060ae:	2f01      	cmp	r7, #1
 80060b0:	f000 80d9 	beq.w	8006266 <HAL_SPI_TransmitReceive+0x262>
 80060b4:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 80060b6:	f04f 0701 	mov.w	r7, #1
 80060ba:	d028      	beq.n	800610e <HAL_SPI_TransmitReceive+0x10a>
 80060bc:	e0bc      	b.n	8006238 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060be:	6822      	ldr	r2, [r4, #0]
 80060c0:	6893      	ldr	r3, [r2, #8]
 80060c2:	0798      	lsls	r0, r3, #30
 80060c4:	d50d      	bpl.n	80060e2 <HAL_SPI_TransmitReceive+0xde>
 80060c6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	b153      	cbz	r3, 80060e2 <HAL_SPI_TransmitReceive+0xde>
 80060cc:	b147      	cbz	r7, 80060e0 <HAL_SPI_TransmitReceive+0xdc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80060d0:	f833 1b02 	ldrh.w	r1, [r3], #2
 80060d4:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060d6:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80060d8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29b      	uxth	r3, r3
 80060de:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80060e0:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060e2:	6893      	ldr	r3, [r2, #8]
 80060e4:	f013 0301 	ands.w	r3, r3, #1
 80060e8:	d00f      	beq.n	800610a <HAL_SPI_TransmitReceive+0x106>
 80060ea:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80060ee:	b289      	uxth	r1, r1
 80060f0:	b159      	cbz	r1, 800610a <HAL_SPI_TransmitReceive+0x106>
        txallowed = 1U;
 80060f2:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060f6:	68d2      	ldr	r2, [r2, #12]
 80060f8:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060fc:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80060fe:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006102:	3b01      	subs	r3, #1
 8006104:	b29b      	uxth	r3, r3
 8006106:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800610a:	f7fd fcf9 	bl	8003b00 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800610e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1d3      	bne.n	80060be <HAL_SPI_TransmitReceive+0xba>
 8006116:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800611a:	b29b      	uxth	r3, r3
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1ce      	bne.n	80060be <HAL_SPI_TransmitReceive+0xba>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006120:	462a      	mov	r2, r5
 8006122:	4631      	mov	r1, r6
 8006124:	4620      	mov	r0, r4
 8006126:	f7ff fd29 	bl	8005b7c <SPI_EndRxTxTransaction>
 800612a:	2800      	cmp	r0, #0
 800612c:	f040 80ca 	bne.w	80062c4 <HAL_SPI_TransmitReceive+0x2c0>
  hspi->State = HAL_SPI_STATE_READY;
 8006130:	2301      	movs	r3, #1
 8006132:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006136:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8006138:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800613c:	1e18      	subs	r0, r3, #0
 800613e:	bf18      	it	ne
 8006140:	2001      	movne	r0, #1
 8006142:	e000      	b.n	8006146 <HAL_SPI_TransmitReceive+0x142>
    return HAL_BUSY;
 8006144:	2002      	movs	r0, #2
}
 8006146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800614a:	2f01      	cmp	r7, #1
 800614c:	f000 80d9 	beq.w	8006302 <HAL_SPI_TransmitReceive+0x2fe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006150:	6859      	ldr	r1, [r3, #4]
 8006152:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8006156:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006158:	6819      	ldr	r1, [r3, #0]
 800615a:	0649      	lsls	r1, r1, #25
 800615c:	d403      	bmi.n	8006166 <HAL_SPI_TransmitReceive+0x162>
    __HAL_SPI_ENABLE(hspi);
 800615e:	6819      	ldr	r1, [r3, #0]
 8006160:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8006164:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006166:	b96a      	cbnz	r2, 8006184 <HAL_SPI_TransmitReceive+0x180>
      if (hspi->TxXferCount > 1U)
 8006168:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800616a:	b292      	uxth	r2, r2
 800616c:	2a01      	cmp	r2, #1
 800616e:	f240 80b0 	bls.w	80062d2 <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006172:	4642      	mov	r2, r8
 8006174:	f832 1b02 	ldrh.w	r1, [r2], #2
 8006178:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 800617a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800617c:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800617e:	3b02      	subs	r3, #2
 8006180:	b29b      	uxth	r3, r3
 8006182:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006184:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006186:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006188:	b29b      	uxth	r3, r3
 800618a:	b923      	cbnz	r3, 8006196 <HAL_SPI_TransmitReceive+0x192>
 800618c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d0c4      	beq.n	8006120 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006196:	6822      	ldr	r2, [r4, #0]
 8006198:	6893      	ldr	r3, [r2, #8]
 800619a:	0799      	lsls	r1, r3, #30
 800619c:	d505      	bpl.n	80061aa <HAL_SPI_TransmitReceive+0x1a6>
 800619e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	b113      	cbz	r3, 80061aa <HAL_SPI_TransmitReceive+0x1a6>
 80061a4:	2f00      	cmp	r7, #0
 80061a6:	d174      	bne.n	8006292 <HAL_SPI_TransmitReceive+0x28e>
        txallowed = 0U;
 80061a8:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061aa:	6893      	ldr	r3, [r2, #8]
 80061ac:	f013 0301 	ands.w	r3, r3, #1
 80061b0:	d019      	beq.n	80061e6 <HAL_SPI_TransmitReceive+0x1e2>
 80061b2:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80061b6:	b289      	uxth	r1, r1
 80061b8:	b1a9      	cbz	r1, 80061e6 <HAL_SPI_TransmitReceive+0x1e2>
        if (hspi->RxXferCount > 1U)
 80061ba:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061be:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 80061c0:	b280      	uxth	r0, r0
 80061c2:	2801      	cmp	r0, #1
 80061c4:	d959      	bls.n	800627a <HAL_SPI_TransmitReceive+0x276>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061c6:	68d0      	ldr	r0, [r2, #12]
 80061c8:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80061cc:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80061ce:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80061d2:	3902      	subs	r1, #2
 80061d4:	b289      	uxth	r1, r1
 80061d6:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80061da:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80061de:	b289      	uxth	r1, r1
 80061e0:	2901      	cmp	r1, #1
 80061e2:	d93b      	bls.n	800625c <HAL_SPI_TransmitReceive+0x258>
        txallowed = 1U;
 80061e4:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061e6:	f7fd fc8b 	bl	8003b00 <HAL_GetTick>
 80061ea:	1b40      	subs	r0, r0, r5
 80061ec:	42b0      	cmp	r0, r6
 80061ee:	d3ca      	bcc.n	8006186 <HAL_SPI_TransmitReceive+0x182>
 80061f0:	1c73      	adds	r3, r6, #1
 80061f2:	d0c8      	beq.n	8006186 <HAL_SPI_TransmitReceive+0x182>
        hspi->State = HAL_SPI_STATE_READY;
 80061f4:	2301      	movs	r3, #1
 80061f6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80061fa:	2300      	movs	r3, #0
 80061fc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006200:	2003      	movs	r0, #3
}
 8006202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006206:	b147      	cbz	r7, 800621a <HAL_SPI_TransmitReceive+0x216>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006208:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800620a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800620e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006210:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006212:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006214:	3b01      	subs	r3, #1
 8006216:	b29b      	uxth	r3, r3
 8006218:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 800621a:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800621c:	6893      	ldr	r3, [r2, #8]
 800621e:	f013 0301 	ands.w	r3, r3, #1
 8006222:	d004      	beq.n	800622e <HAL_SPI_TransmitReceive+0x22a>
 8006224:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8006228:	b289      	uxth	r1, r1
 800622a:	2900      	cmp	r1, #0
 800622c:	d15c      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x2e4>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800622e:	f7fd fc67 	bl	8003b00 <HAL_GetTick>
 8006232:	1b40      	subs	r0, r0, r5
 8006234:	42b0      	cmp	r0, r6
 8006236:	d2dd      	bcs.n	80061f4 <HAL_SPI_TransmitReceive+0x1f0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006238:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800623a:	b29b      	uxth	r3, r3
 800623c:	b92b      	cbnz	r3, 800624a <HAL_SPI_TransmitReceive+0x246>
 800623e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	f43f af6b 	beq.w	8006120 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800624a:	6822      	ldr	r2, [r4, #0]
 800624c:	6893      	ldr	r3, [r2, #8]
 800624e:	0799      	lsls	r1, r3, #30
 8006250:	d5e4      	bpl.n	800621c <HAL_SPI_TransmitReceive+0x218>
 8006252:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006254:	b29b      	uxth	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d0e0      	beq.n	800621c <HAL_SPI_TransmitReceive+0x218>
 800625a:	e7d4      	b.n	8006206 <HAL_SPI_TransmitReceive+0x202>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800625c:	6851      	ldr	r1, [r2, #4]
 800625e:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8006262:	6051      	str	r1, [r2, #4]
 8006264:	e7be      	b.n	80061e4 <HAL_SPI_TransmitReceive+0x1e0>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006266:	4642      	mov	r2, r8
 8006268:	f832 1b02 	ldrh.w	r1, [r2], #2
 800626c:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800626e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006270:	63a2      	str	r2, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006272:	3b01      	subs	r3, #1
 8006274:	b29b      	uxth	r3, r3
 8006276:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006278:	e71c      	b.n	80060b4 <HAL_SPI_TransmitReceive+0xb0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800627a:	7b12      	ldrb	r2, [r2, #12]
 800627c:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 800627e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006280:	3201      	adds	r2, #1
 8006282:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8006284:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8006288:	3a01      	subs	r2, #1
 800628a:	b292      	uxth	r2, r2
 800628c:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 8006290:	e7a8      	b.n	80061e4 <HAL_SPI_TransmitReceive+0x1e0>
        if (hspi->TxXferCount > 1U)
 8006292:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006294:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006296:	b289      	uxth	r1, r1
 8006298:	2901      	cmp	r1, #1
 800629a:	d908      	bls.n	80062ae <HAL_SPI_TransmitReceive+0x2aa>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800629c:	f833 1b02 	ldrh.w	r1, [r3], #2
 80062a0:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062a2:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80062a4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80062a6:	3b02      	subs	r3, #2
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80062ac:	e77c      	b.n	80061a8 <HAL_SPI_TransmitReceive+0x1a4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 80062b2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 80062b4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80062b6:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 80062b8:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 80062ba:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 80062bc:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80062be:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062c0:	6822      	ldr	r2, [r4, #0]
 80062c2:	e771      	b.n	80061a8 <HAL_SPI_TransmitReceive+0x1a4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062c4:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 80062c6:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062c8:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80062ca:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80062ce:	2001      	movs	r0, #1
 80062d0:	e739      	b.n	8006146 <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80062d2:	f898 2000 	ldrb.w	r2, [r8]
 80062d6:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80062d8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 80062da:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80062dc:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 80062de:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80062e0:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80062e2:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80062e4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80062e6:	e74d      	b.n	8006184 <HAL_SPI_TransmitReceive+0x180>
        txallowed = 1U;
 80062e8:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80062ec:	68d2      	ldr	r2, [r2, #12]
 80062ee:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062f2:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80062f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80062f8:	3b01      	subs	r3, #1
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8006300:	e795      	b.n	800622e <HAL_SPI_TransmitReceive+0x22a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006308:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	0650      	lsls	r0, r2, #25
 800630e:	f53f af2b 	bmi.w	8006168 <HAL_SPI_TransmitReceive+0x164>
    __HAL_SPI_ENABLE(hspi);
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006318:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800631a:	e725      	b.n	8006168 <HAL_SPI_TransmitReceive+0x164>

0800631c <HAL_SRAM_Init>:
=======
 8005e6c:	b005      	add	sp, #20
 8005e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e72:	f7fd ff7d 	bl	8003d70 <HAL_GetTick>
 8005e76:	eba0 000b 	sub.w	r0, r0, fp
 8005e7a:	4582      	cmp	sl, r0
 8005e7c:	d92a      	bls.n	8005ed4 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005e7e:	9a02      	ldr	r2, [sp, #8]
      count--;
 8005e80:	9b02      	ldr	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e82:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005e84:	2a00      	cmp	r2, #0
      count--;
 8005e86:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005e8a:	bf08      	it	eq
 8005e8c:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8005e90:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e92:	68a3      	ldr	r3, [r4, #8]
 8005e94:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005e98:	d1eb      	bne.n	8005e72 <SPI_EndRxTxTransaction+0x86>
 8005e9a:	e7cd      	b.n	8005e38 <SPI_EndRxTxTransaction+0x4c>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e9c:	f7fd ff68 	bl	8003d70 <HAL_GetTick>
 8005ea0:	eba0 0008 	sub.w	r0, r0, r8
 8005ea4:	4581      	cmp	r9, r0
 8005ea6:	d915      	bls.n	8005ed4 <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005ea8:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005eaa:	9b03      	ldr	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eac:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005eae:	2a00      	cmp	r2, #0
      count--;
 8005eb0:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005eb4:	bf08      	it	eq
 8005eb6:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005eba:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ebc:	68a3      	ldr	r3, [r4, #8]
 8005ebe:	061b      	lsls	r3, r3, #24
 8005ec0:	d4ec      	bmi.n	8005e9c <SPI_EndRxTxTransaction+0xb0>
 8005ec2:	e7cd      	b.n	8005e60 <SPI_EndRxTxTransaction+0x74>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ec4:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8005ec6:	f043 0320 	orr.w	r3, r3, #32
 8005eca:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ecc:	2003      	movs	r0, #3
}
 8005ece:	b005      	add	sp, #20
 8005ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed4:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ed8:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eda:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ede:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ee2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ee4:	d016      	beq.n	8005f14 <SPI_EndRxTxTransaction+0x128>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ee6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005ee8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005eec:	d107      	bne.n	8005efe <SPI_EndRxTxTransaction+0x112>
          SPI_RESET_CRC(hspi);
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005efc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005efe:	2301      	movs	r3, #1
 8005f00:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f04:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 8005f06:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f08:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005f0c:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f10:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f12:	e7db      	b.n	8005ecc <SPI_EndRxTxTransaction+0xe0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f14:	68aa      	ldr	r2, [r5, #8]
 8005f16:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005f1a:	d002      	beq.n	8005f22 <SPI_EndRxTxTransaction+0x136>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f1c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005f20:	d1e1      	bne.n	8005ee6 <SPI_EndRxTxTransaction+0xfa>
          __HAL_SPI_DISABLE(hspi);
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	e7dc      	b.n	8005ee6 <SPI_EndRxTxTransaction+0xfa>
 8005f2c:	2000002c 	.word	0x2000002c

08005f30 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d077      	beq.n	8006024 <HAL_SPI_Init+0xf4>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f34:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 8005f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f3a:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	d057      	beq.n	8005ff0 <HAL_SPI_Init+0xc0>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f40:	2300      	movs	r3, #0
 8005f42:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f46:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f4e:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d05a      	beq.n	800600c <HAL_SPI_Init+0xdc>
  __HAL_SPI_DISABLE(hspi);
 8005f56:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f58:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005f60:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f62:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8005f66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f6a:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f6c:	d846      	bhi.n	8005ffc <HAL_SPI_Init+0xcc>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f6e:	d154      	bne.n	800601a <HAL_SPI_Init+0xea>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f70:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f72:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f76:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005f7a:	68a3      	ldr	r3, [r4, #8]
 8005f7c:	69a6      	ldr	r6, [r4, #24]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f7e:	f002 0c10 	and.w	ip, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f82:	6862      	ldr	r2, [r4, #4]
 8005f84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f88:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8005f8c:	431a      	orrs	r2, r3
 8005f8e:	6923      	ldr	r3, [r4, #16]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	4313      	orrs	r3, r2
 8005f96:	6962      	ldr	r2, [r4, #20]
 8005f98:	f002 0201 	and.w	r2, r2, #1
 8005f9c:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f9e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005fa0:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8005fa4:	f003 0308 	and.w	r3, r3, #8
 8005fa8:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fac:	69e3      	ldr	r3, [r4, #28]
 8005fae:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005fb2:	6a23      	ldr	r3, [r4, #32]
 8005fb4:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8005fb8:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	ea43 0308 	orr.w	r3, r3, r8
 8005fc2:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fc4:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fc6:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fc8:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fcc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fce:	ea4e 0306 	orr.w	r3, lr, r6
 8005fd2:	ea43 030c 	orr.w	r3, r3, ip
 8005fd6:	4303      	orrs	r3, r0
 8005fd8:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fda:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fdc:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8005fe2:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005fe4:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fe6:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005fe8:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
}
 8005fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ff0:	6843      	ldr	r3, [r0, #4]
 8005ff2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ff6:	d0a6      	beq.n	8005f46 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ff8:	61c2      	str	r2, [r0, #28]
 8005ffa:	e7a4      	b.n	8005f46 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ffc:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8006000:	d112      	bne.n	8006028 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006002:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006004:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006006:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 800600a:	e7b6      	b.n	8005f7a <HAL_SPI_Init+0x4a>
    hspi->Lock = HAL_UNLOCKED;
 800600c:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8006010:	4620      	mov	r0, r4
 8006012:	f7fd fd0d 	bl	8003a30 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006016:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006018:	e79d      	b.n	8005f56 <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800601a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800601e:	2500      	movs	r5, #0
 8006020:	62a5      	str	r5, [r4, #40]	@ 0x28
 8006022:	e7aa      	b.n	8005f7a <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8006024:	2001      	movs	r0, #1
}
 8006026:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006028:	2000      	movs	r0, #0
 800602a:	e7f8      	b.n	800601e <HAL_SPI_Init+0xee>

0800602c <HAL_SPI_Transmit>:
{
 800602c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006030:	4604      	mov	r4, r0
 8006032:	b082      	sub	sp, #8
 8006034:	461d      	mov	r5, r3
 8006036:	460f      	mov	r7, r1
 8006038:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 800603a:	f7fd fe99 	bl	8003d70 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800603e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006042:	2b01      	cmp	r3, #1
 8006044:	d15e      	bne.n	8006104 <HAL_SPI_Transmit+0xd8>
  if ((pData == NULL) || (Size == 0U))
 8006046:	4606      	mov	r6, r0
 8006048:	b2d8      	uxtb	r0, r3
 800604a:	2f00      	cmp	r7, #0
 800604c:	d05b      	beq.n	8006106 <HAL_SPI_Transmit+0xda>
 800604e:	f1b8 0f00 	cmp.w	r8, #0
 8006052:	d058      	beq.n	8006106 <HAL_SPI_Transmit+0xda>
  __HAL_LOCK(hspi);
 8006054:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8006058:	2b01      	cmp	r3, #1
 800605a:	d053      	beq.n	8006104 <HAL_SPI_Transmit+0xd8>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800605c:	68a1      	ldr	r1, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800605e:	6823      	ldr	r3, [r4, #0]
  __HAL_LOCK(hspi);
 8006060:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006064:	2200      	movs	r2, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006066:	2003      	movs	r0, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006068:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800606c:	f884 005d 	strb.w	r0, [r4, #93]	@ 0x5d
  hspi->RxISR       = NULL;
 8006070:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006074:	6622      	str	r2, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006076:	63a7      	str	r7, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006078:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800607c:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006080:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006082:	f8a4 2044 	strh.w	r2, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006086:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
    __HAL_SPI_DISABLE(hspi);
 800608a:	4618      	mov	r0, r3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800608c:	d107      	bne.n	800609e <HAL_SPI_Transmit+0x72>
    __HAL_SPI_DISABLE(hspi);
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006094:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800609c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	0652      	lsls	r2, r2, #25
 80060a2:	d403      	bmi.n	80060ac <HAL_SPI_Transmit+0x80>
    __HAL_SPI_ENABLE(hspi);
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060aa:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ac:	68e2      	ldr	r2, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060ae:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060b0:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 80060b4:	d82a      	bhi.n	800610c <HAL_SPI_Transmit+0xe0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060b6:	2900      	cmp	r1, #0
 80060b8:	f000 80bf 	beq.w	800623a <HAL_SPI_Transmit+0x20e>
 80060bc:	f1b8 0f01 	cmp.w	r8, #1
 80060c0:	f000 80bb 	beq.w	800623a <HAL_SPI_Transmit+0x20e>
    while (hspi->TxXferCount > 0U)
 80060c4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d03f      	beq.n	800614c <HAL_SPI_Transmit+0x120>
 80060cc:	1c68      	adds	r0, r5, #1
 80060ce:	d012      	beq.n	80060f6 <HAL_SPI_Transmit+0xca>
 80060d0:	e084      	b.n	80061dc <HAL_SPI_Transmit+0x1b0>
        if (hspi->TxXferCount > 1U)
 80060d2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060d4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060da:	4601      	mov	r1, r0
        if (hspi->TxXferCount > 1U)
 80060dc:	f240 809a 	bls.w	8006214 <HAL_SPI_Transmit+0x1e8>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060e0:	f831 3b02 	ldrh.w	r3, [r1], #2
 80060e4:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 80060e6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80060e8:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80060ea:	3b02      	subs	r3, #2
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80060f0:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 80060f2:	b289      	uxth	r1, r1
 80060f4:	b351      	cbz	r1, 800614c <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060f6:	6822      	ldr	r2, [r4, #0]
 80060f8:	6893      	ldr	r3, [r2, #8]
 80060fa:	0799      	lsls	r1, r3, #30
 80060fc:	d4e9      	bmi.n	80060d2 <HAL_SPI_Transmit+0xa6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060fe:	f7fd fe37 	bl	8003d70 <HAL_GetTick>
 8006102:	e7f5      	b.n	80060f0 <HAL_SPI_Transmit+0xc4>
    return HAL_BUSY;
 8006104:	2002      	movs	r0, #2
}
 8006106:	b002      	add	sp, #8
 8006108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800610c:	2900      	cmp	r1, #0
 800610e:	f000 808b 	beq.w	8006228 <HAL_SPI_Transmit+0x1fc>
 8006112:	f1b8 0f01 	cmp.w	r8, #1
 8006116:	f000 8087 	beq.w	8006228 <HAL_SPI_Transmit+0x1fc>
    while (hspi->TxXferCount > 0U)
 800611a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800611c:	b292      	uxth	r2, r2
 800611e:	b1aa      	cbz	r2, 800614c <HAL_SPI_Transmit+0x120>
 8006120:	1c6a      	adds	r2, r5, #1
 8006122:	d13f      	bne.n	80061a4 <HAL_SPI_Transmit+0x178>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006124:	689a      	ldr	r2, [r3, #8]
 8006126:	0797      	lsls	r7, r2, #30
 8006128:	d56c      	bpl.n	8006204 <HAL_SPI_Transmit+0x1d8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800612a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800612c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8006130:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8006132:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006136:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006138:	f10c 3cff 	add.w	ip, ip, #4294967295
 800613c:	fa1f fc8c 	uxth.w	ip, ip
 8006140:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006144:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8006146:	b292      	uxth	r2, r2
 8006148:	2a00      	cmp	r2, #0
 800614a:	d1eb      	bne.n	8006124 <HAL_SPI_Transmit+0xf8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800614c:	4632      	mov	r2, r6
 800614e:	4629      	mov	r1, r5
 8006150:	4620      	mov	r0, r4
 8006152:	f7ff fe4b 	bl	8005dec <SPI_EndRxTxTransaction>
 8006156:	b108      	cbz	r0, 800615c <HAL_SPI_Transmit+0x130>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006158:	2320      	movs	r3, #32
 800615a:	6623      	str	r3, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800615c:	68a3      	ldr	r3, [r4, #8]
 800615e:	b933      	cbnz	r3, 800616e <HAL_SPI_Transmit+0x142>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006160:	6822      	ldr	r2, [r4, #0]
 8006162:	9301      	str	r3, [sp, #4]
 8006164:	68d3      	ldr	r3, [r2, #12]
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	6893      	ldr	r3, [r2, #8]
 800616a:	9301      	str	r3, [sp, #4]
 800616c:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800616e:	2301      	movs	r3, #1
 8006170:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006174:	6e20      	ldr	r0, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8006176:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006178:	1ac0      	subs	r0, r0, r3
 800617a:	bf18      	it	ne
 800617c:	2001      	movne	r0, #1
  __HAL_UNLOCK(hspi);
 800617e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006182:	b002      	add	sp, #8
 8006184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006188:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800618a:	f832 3b02 	ldrh.w	r3, [r2], #2
 800618e:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8006190:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006192:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006194:	3b01      	subs	r3, #1
 8006196:	b29b      	uxth	r3, r3
 8006198:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 800619a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800619c:	b29b      	uxth	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0d4      	beq.n	800614c <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061a2:	6820      	ldr	r0, [r4, #0]
 80061a4:	6883      	ldr	r3, [r0, #8]
 80061a6:	0799      	lsls	r1, r3, #30
 80061a8:	d4ee      	bmi.n	8006188 <HAL_SPI_Transmit+0x15c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061aa:	f7fd fde1 	bl	8003d70 <HAL_GetTick>
 80061ae:	1b83      	subs	r3, r0, r6
 80061b0:	42ab      	cmp	r3, r5
 80061b2:	d3f2      	bcc.n	800619a <HAL_SPI_Transmit+0x16e>
          hspi->State = HAL_SPI_STATE_READY;
 80061b4:	2301      	movs	r3, #1
 80061b6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80061ba:	2300      	movs	r3, #0
 80061bc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80061c0:	2003      	movs	r0, #3
 80061c2:	e7a0      	b.n	8006106 <HAL_SPI_Transmit+0xda>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061c4:	f831 2b02 	ldrh.w	r2, [r1], #2
 80061c8:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 80061ca:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80061cc:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80061ce:	3b02      	subs	r3, #2
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80061d4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80061d6:	b29b      	uxth	r3, r3
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d0b7      	beq.n	800614c <HAL_SPI_Transmit+0x120>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	0792      	lsls	r2, r2, #30
 80061e2:	d541      	bpl.n	8006268 <HAL_SPI_Transmit+0x23c>
        if (hspi->TxXferCount > 1U)
 80061e4:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061e6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 80061e8:	b292      	uxth	r2, r2
 80061ea:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061ec:	4601      	mov	r1, r0
        if (hspi->TxXferCount > 1U)
 80061ee:	d8e9      	bhi.n	80061c4 <HAL_SPI_Transmit+0x198>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061f0:	7802      	ldrb	r2, [r0, #0]
 80061f2:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 80061f4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 80061f6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 80061f8:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 80061fa:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 80061fc:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 80061fe:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006200:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006202:	e7e7      	b.n	80061d4 <HAL_SPI_Transmit+0x1a8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006204:	f7fd fdb4 	bl	8003d70 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8006208:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	d09d      	beq.n	800614c <HAL_SPI_Transmit+0x120>
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	e787      	b.n	8006124 <HAL_SPI_Transmit+0xf8>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006214:	7803      	ldrb	r3, [r0, #0]
 8006216:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8006218:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 800621a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800621c:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800621e:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8006220:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8006222:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006224:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006226:	e763      	b.n	80060f0 <HAL_SPI_Transmit+0xc4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006228:	f837 2b02 	ldrh.w	r2, [r7], #2
 800622c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800622e:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006230:	63a7      	str	r7, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006232:	3a01      	subs	r2, #1
 8006234:	b292      	uxth	r2, r2
 8006236:	87e2      	strh	r2, [r4, #62]	@ 0x3e
 8006238:	e76f      	b.n	800611a <HAL_SPI_Transmit+0xee>
      if (hspi->TxXferCount > 1U)
 800623a:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800623c:	b292      	uxth	r2, r2
 800623e:	2a01      	cmp	r2, #1
 8006240:	d908      	bls.n	8006254 <HAL_SPI_Transmit+0x228>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006242:	f837 2b02 	ldrh.w	r2, [r7], #2
 8006246:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8006248:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800624a:	63a7      	str	r7, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800624c:	3b02      	subs	r3, #2
 800624e:	b29b      	uxth	r3, r3
 8006250:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006252:	e737      	b.n	80060c4 <HAL_SPI_Transmit+0x98>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006254:	783a      	ldrb	r2, [r7, #0]
 8006256:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8006258:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr ++;
 800625a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800625c:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 800625e:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8006260:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 8006262:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006264:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006266:	e72d      	b.n	80060c4 <HAL_SPI_Transmit+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006268:	f7fd fd82 	bl	8003d70 <HAL_GetTick>
 800626c:	1b83      	subs	r3, r0, r6
 800626e:	42ab      	cmp	r3, r5
 8006270:	d3b0      	bcc.n	80061d4 <HAL_SPI_Transmit+0x1a8>
 8006272:	e79f      	b.n	80061b4 <HAL_SPI_Transmit+0x188>

08006274 <HAL_SPI_TransmitReceive>:
{
 8006274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006278:	4604      	mov	r4, r0
 800627a:	4691      	mov	r9, r2
 800627c:	461f      	mov	r7, r3
 800627e:	9e08      	ldr	r6, [sp, #32]
 8006280:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 8006282:	f7fd fd75 	bl	8003d70 <HAL_GetTick>
  tmp_state           = hspi->State;
 8006286:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 800628a:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800628c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800628e:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006290:	d00b      	beq.n	80062aa <HAL_SPI_TransmitReceive+0x36>
 8006292:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006296:	f040 808d 	bne.w	80063b4 <HAL_SPI_TransmitReceive+0x140>
 800629a:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800629c:	68a3      	ldr	r3, [r4, #8]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f040 8088 	bne.w	80063b4 <HAL_SPI_TransmitReceive+0x140>
 80062a4:	2904      	cmp	r1, #4
 80062a6:	f040 8085 	bne.w	80063b4 <HAL_SPI_TransmitReceive+0x140>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062aa:	f1b8 0f00 	cmp.w	r8, #0
 80062ae:	f000 8146 	beq.w	800653e <HAL_SPI_TransmitReceive+0x2ca>
 80062b2:	f1b9 0f00 	cmp.w	r9, #0
 80062b6:	f000 8142 	beq.w	800653e <HAL_SPI_TransmitReceive+0x2ca>
 80062ba:	2f00      	cmp	r7, #0
 80062bc:	f000 813f 	beq.w	800653e <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_LOCK(hspi);
 80062c0:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d075      	beq.n	80063b4 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062c8:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062cc:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 80062d0:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062d2:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 80062d4:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80062d8:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 80062da:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062de:	bf1c      	itt	ne
 80062e0:	2305      	movne	r3, #5
 80062e2:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e6:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80062e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ec:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80062ee:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 80062f2:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80062f6:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80062f8:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80062fc:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80062fe:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006300:	d95b      	bls.n	80063ba <HAL_SPI_TransmitReceive+0x146>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8006308:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800630a:	6819      	ldr	r1, [r3, #0]
 800630c:	0648      	lsls	r0, r1, #25
 800630e:	d403      	bmi.n	8006318 <HAL_SPI_TransmitReceive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 8006310:	6819      	ldr	r1, [r3, #0]
 8006312:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8006316:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006318:	2a00      	cmp	r2, #0
 800631a:	f000 80dc 	beq.w	80064d6 <HAL_SPI_TransmitReceive+0x262>
 800631e:	2f01      	cmp	r7, #1
 8006320:	f000 80d9 	beq.w	80064d6 <HAL_SPI_TransmitReceive+0x262>
 8006324:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 8006326:	f04f 0701 	mov.w	r7, #1
 800632a:	d028      	beq.n	800637e <HAL_SPI_TransmitReceive+0x10a>
 800632c:	e0bc      	b.n	80064a8 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800632e:	6822      	ldr	r2, [r4, #0]
 8006330:	6893      	ldr	r3, [r2, #8]
 8006332:	0798      	lsls	r0, r3, #30
 8006334:	d50d      	bpl.n	8006352 <HAL_SPI_TransmitReceive+0xde>
 8006336:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006338:	b29b      	uxth	r3, r3
 800633a:	b153      	cbz	r3, 8006352 <HAL_SPI_TransmitReceive+0xde>
 800633c:	b147      	cbz	r7, 8006350 <HAL_SPI_TransmitReceive+0xdc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800633e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006340:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006344:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006346:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006348:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800634a:	3b01      	subs	r3, #1
 800634c:	b29b      	uxth	r3, r3
 800634e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006350:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006352:	6893      	ldr	r3, [r2, #8]
 8006354:	f013 0301 	ands.w	r3, r3, #1
 8006358:	d00f      	beq.n	800637a <HAL_SPI_TransmitReceive+0x106>
 800635a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800635e:	b289      	uxth	r1, r1
 8006360:	b159      	cbz	r1, 800637a <HAL_SPI_TransmitReceive+0x106>
        txallowed = 1U;
 8006362:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006364:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006366:	68d2      	ldr	r2, [r2, #12]
 8006368:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800636c:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 800636e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006372:	3b01      	subs	r3, #1
 8006374:	b29b      	uxth	r3, r3
 8006376:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800637a:	f7fd fcf9 	bl	8003d70 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800637e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006380:	b29b      	uxth	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1d3      	bne.n	800632e <HAL_SPI_TransmitReceive+0xba>
 8006386:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800638a:	b29b      	uxth	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1ce      	bne.n	800632e <HAL_SPI_TransmitReceive+0xba>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006390:	462a      	mov	r2, r5
 8006392:	4631      	mov	r1, r6
 8006394:	4620      	mov	r0, r4
 8006396:	f7ff fd29 	bl	8005dec <SPI_EndRxTxTransaction>
 800639a:	2800      	cmp	r0, #0
 800639c:	f040 80ca 	bne.w	8006534 <HAL_SPI_TransmitReceive+0x2c0>
  hspi->State = HAL_SPI_STATE_READY;
 80063a0:	2301      	movs	r3, #1
 80063a2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063a6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 80063a8:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063ac:	1e18      	subs	r0, r3, #0
 80063ae:	bf18      	it	ne
 80063b0:	2001      	movne	r0, #1
 80063b2:	e000      	b.n	80063b6 <HAL_SPI_TransmitReceive+0x142>
    return HAL_BUSY;
 80063b4:	2002      	movs	r0, #2
}
 80063b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80063ba:	2f01      	cmp	r7, #1
 80063bc:	f000 80d9 	beq.w	8006572 <HAL_SPI_TransmitReceive+0x2fe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063c0:	6859      	ldr	r1, [r3, #4]
 80063c2:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80063c6:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063c8:	6819      	ldr	r1, [r3, #0]
 80063ca:	0649      	lsls	r1, r1, #25
 80063cc:	d403      	bmi.n	80063d6 <HAL_SPI_TransmitReceive+0x162>
    __HAL_SPI_ENABLE(hspi);
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 80063d4:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063d6:	b96a      	cbnz	r2, 80063f4 <HAL_SPI_TransmitReceive+0x180>
      if (hspi->TxXferCount > 1U)
 80063d8:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80063da:	b292      	uxth	r2, r2
 80063dc:	2a01      	cmp	r2, #1
 80063de:	f240 80b0 	bls.w	8006542 <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063e2:	4642      	mov	r2, r8
 80063e4:	f832 1b02 	ldrh.w	r1, [r2], #2
 80063e8:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 80063ea:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063ec:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80063ee:	3b02      	subs	r3, #2
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80063f4:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063f6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	b923      	cbnz	r3, 8006406 <HAL_SPI_TransmitReceive+0x192>
 80063fc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006400:	b29b      	uxth	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d0c4      	beq.n	8006390 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006406:	6822      	ldr	r2, [r4, #0]
 8006408:	6893      	ldr	r3, [r2, #8]
 800640a:	0799      	lsls	r1, r3, #30
 800640c:	d505      	bpl.n	800641a <HAL_SPI_TransmitReceive+0x1a6>
 800640e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006410:	b29b      	uxth	r3, r3
 8006412:	b113      	cbz	r3, 800641a <HAL_SPI_TransmitReceive+0x1a6>
 8006414:	2f00      	cmp	r7, #0
 8006416:	d174      	bne.n	8006502 <HAL_SPI_TransmitReceive+0x28e>
        txallowed = 0U;
 8006418:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800641a:	6893      	ldr	r3, [r2, #8]
 800641c:	f013 0301 	ands.w	r3, r3, #1
 8006420:	d019      	beq.n	8006456 <HAL_SPI_TransmitReceive+0x1e2>
 8006422:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8006426:	b289      	uxth	r1, r1
 8006428:	b1a9      	cbz	r1, 8006456 <HAL_SPI_TransmitReceive+0x1e2>
        if (hspi->RxXferCount > 1U)
 800642a:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800642e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8006430:	b280      	uxth	r0, r0
 8006432:	2801      	cmp	r0, #1
 8006434:	d959      	bls.n	80064ea <HAL_SPI_TransmitReceive+0x276>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006436:	68d0      	ldr	r0, [r2, #12]
 8006438:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800643c:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800643e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8006442:	3902      	subs	r1, #2
 8006444:	b289      	uxth	r1, r1
 8006446:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800644a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800644e:	b289      	uxth	r1, r1
 8006450:	2901      	cmp	r1, #1
 8006452:	d93b      	bls.n	80064cc <HAL_SPI_TransmitReceive+0x258>
        txallowed = 1U;
 8006454:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006456:	f7fd fc8b 	bl	8003d70 <HAL_GetTick>
 800645a:	1b40      	subs	r0, r0, r5
 800645c:	42b0      	cmp	r0, r6
 800645e:	d3ca      	bcc.n	80063f6 <HAL_SPI_TransmitReceive+0x182>
 8006460:	1c73      	adds	r3, r6, #1
 8006462:	d0c8      	beq.n	80063f6 <HAL_SPI_TransmitReceive+0x182>
        hspi->State = HAL_SPI_STATE_READY;
 8006464:	2301      	movs	r3, #1
 8006466:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800646a:	2300      	movs	r3, #0
 800646c:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006470:	2003      	movs	r0, #3
}
 8006472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006476:	b147      	cbz	r7, 800648a <HAL_SPI_TransmitReceive+0x216>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006478:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800647a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800647e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006480:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006482:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006484:	3b01      	subs	r3, #1
 8006486:	b29b      	uxth	r3, r3
 8006488:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 800648a:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800648c:	6893      	ldr	r3, [r2, #8]
 800648e:	f013 0301 	ands.w	r3, r3, #1
 8006492:	d004      	beq.n	800649e <HAL_SPI_TransmitReceive+0x22a>
 8006494:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8006498:	b289      	uxth	r1, r1
 800649a:	2900      	cmp	r1, #0
 800649c:	d15c      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x2e4>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800649e:	f7fd fc67 	bl	8003d70 <HAL_GetTick>
 80064a2:	1b40      	subs	r0, r0, r5
 80064a4:	42b0      	cmp	r0, r6
 80064a6:	d2dd      	bcs.n	8006464 <HAL_SPI_TransmitReceive+0x1f0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064a8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	b92b      	cbnz	r3, 80064ba <HAL_SPI_TransmitReceive+0x246>
 80064ae:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f43f af6b 	beq.w	8006390 <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064ba:	6822      	ldr	r2, [r4, #0]
 80064bc:	6893      	ldr	r3, [r2, #8]
 80064be:	0799      	lsls	r1, r3, #30
 80064c0:	d5e4      	bpl.n	800648c <HAL_SPI_TransmitReceive+0x218>
 80064c2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d0e0      	beq.n	800648c <HAL_SPI_TransmitReceive+0x218>
 80064ca:	e7d4      	b.n	8006476 <HAL_SPI_TransmitReceive+0x202>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064cc:	6851      	ldr	r1, [r2, #4]
 80064ce:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80064d2:	6051      	str	r1, [r2, #4]
 80064d4:	e7be      	b.n	8006454 <HAL_SPI_TransmitReceive+0x1e0>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064d6:	4642      	mov	r2, r8
 80064d8:	f832 1b02 	ldrh.w	r1, [r2], #2
 80064dc:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 80064de:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064e0:	63a2      	str	r2, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80064e2:	3b01      	subs	r3, #1
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 80064e8:	e71c      	b.n	8006324 <HAL_SPI_TransmitReceive+0xb0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80064ea:	7b12      	ldrb	r2, [r2, #12]
 80064ec:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 80064ee:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80064f0:	3201      	adds	r2, #1
 80064f2:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 80064f4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 80064f8:	3a01      	subs	r2, #1
 80064fa:	b292      	uxth	r2, r2
 80064fc:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 8006500:	e7a8      	b.n	8006454 <HAL_SPI_TransmitReceive+0x1e0>
        if (hspi->TxXferCount > 1U)
 8006502:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006504:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006506:	b289      	uxth	r1, r1
 8006508:	2901      	cmp	r1, #1
 800650a:	d908      	bls.n	800651e <HAL_SPI_TransmitReceive+0x2aa>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800650c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006510:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006512:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006514:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006516:	3b02      	subs	r3, #2
 8006518:	b29b      	uxth	r3, r3
 800651a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 800651c:	e77c      	b.n	8006418 <HAL_SPI_TransmitReceive+0x1a4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8006522:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8006524:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006526:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8006528:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800652a:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800652c:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800652e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	e771      	b.n	8006418 <HAL_SPI_TransmitReceive+0x1a4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006534:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8006536:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006538:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800653a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800653e:	2001      	movs	r0, #1
 8006540:	e739      	b.n	80063b6 <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006542:	f898 2000 	ldrb.w	r2, [r8]
 8006546:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8006548:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 800654a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800654c:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 800654e:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8006550:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8006552:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006554:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006556:	e74d      	b.n	80063f4 <HAL_SPI_TransmitReceive+0x180>
        txallowed = 1U;
 8006558:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800655a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800655c:	68d2      	ldr	r2, [r2, #12]
 800655e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006562:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006564:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006568:	3b01      	subs	r3, #1
 800656a:	b29b      	uxth	r3, r3
 800656c:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8006570:	e795      	b.n	800649e <HAL_SPI_TransmitReceive+0x22a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006572:	685a      	ldr	r2, [r3, #4]
 8006574:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006578:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	0650      	lsls	r0, r2, #25
 800657e:	f53f af2b 	bmi.w	80063d8 <HAL_SPI_TransmitReceive+0x164>
    __HAL_SPI_ENABLE(hspi);
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006588:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800658a:	e725      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x164>

0800658c <HAL_SRAM_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
<<<<<<< HEAD
 800631c:	b348      	cbz	r0, 8006372 <HAL_SRAM_Init+0x56>
{
 800631e:	b570      	push	{r4, r5, r6, lr}
=======
 800658c:	b348      	cbz	r0, 80065e2 <HAL_SRAM_Init+0x56>
{
 800658e:	b570      	push	{r4, r5, r6, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
<<<<<<< HEAD
 8006320:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8006324:	4615      	mov	r5, r2
 8006326:	460e      	mov	r6, r1
 8006328:	4604      	mov	r4, r0
 800632a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800632e:	b1db      	cbz	r3, 8006368 <HAL_SRAM_Init+0x4c>
=======
 8006590:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8006594:	4615      	mov	r5, r2
 8006596:	460e      	mov	r6, r1
 8006598:	4604      	mov	r4, r0
 800659a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800659e:	b1db      	cbz	r3, 80065d8 <HAL_SRAM_Init+0x4c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
<<<<<<< HEAD
 8006330:	4621      	mov	r1, r4
 8006332:	f851 0b08 	ldr.w	r0, [r1], #8
 8006336:	f000 fa2d 	bl	8006794 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800633a:	68a2      	ldr	r2, [r4, #8]
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	4631      	mov	r1, r6
 8006340:	f000 fa9c 	bl	800687c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006344:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8006348:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800634a:	4629      	mov	r1, r5
 800634c:	f000 fac2 	bl	80068d4 <FMC_NORSRAM_Extended_Timing_Init>
=======
 80065a0:	4621      	mov	r1, r4
 80065a2:	f851 0b08 	ldr.w	r0, [r1], #8
 80065a6:	f000 fa2d 	bl	8006a04 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80065aa:	68a2      	ldr	r2, [r4, #8]
 80065ac:	6820      	ldr	r0, [r4, #0]
 80065ae:	4631      	mov	r1, r6
 80065b0:	f000 fa9c 	bl	8006aec <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80065b4:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 80065b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80065ba:	4629      	mov	r1, r5
 80065bc:	f000 fac2 	bl	8006b44 <FMC_NORSRAM_Extended_Timing_Init>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
<<<<<<< HEAD
 8006350:	6822      	ldr	r2, [r4, #0]
 8006352:	68a1      	ldr	r1, [r4, #8]
 8006354:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006358:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800635a:	432b      	orrs	r3, r5
 800635c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 8006360:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51

  return HAL_OK;
 8006364:	2000      	movs	r0, #0
}
 8006366:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8006368:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
    HAL_SRAM_MspInit(hsram);
 800636c:	f7fd fa7a 	bl	8003864 <HAL_SRAM_MspInit>
 8006370:	e7de      	b.n	8006330 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 8006372:	2001      	movs	r0, #1
}
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop

08006378 <HAL_TIM_Base_Init>:
=======
 80065c0:	6822      	ldr	r2, [r4, #0]
 80065c2:	68a1      	ldr	r1, [r4, #8]
 80065c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80065c8:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80065ca:	432b      	orrs	r3, r5
 80065cc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 80065d0:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51

  return HAL_OK;
 80065d4:	2000      	movs	r0, #0
}
 80065d6:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 80065d8:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
    HAL_SRAM_MspInit(hsram);
 80065dc:	f7fd fa7a 	bl	8003ad4 <HAL_SRAM_MspInit>
 80065e0:	e7de      	b.n	80065a0 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 80065e2:	2001      	movs	r0, #1
}
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop

080065e8 <HAL_TIM_Base_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
<<<<<<< HEAD
 8006378:	2800      	cmp	r0, #0
 800637a:	f000 8099 	beq.w	80064b0 <HAL_TIM_Base_Init+0x138>
{
 800637e:	b538      	push	{r3, r4, r5, lr}
=======
 80065e8:	2800      	cmp	r0, #0
 80065ea:	f000 8099 	beq.w	8006720 <HAL_TIM_Base_Init+0x138>
{
 80065ee:	b538      	push	{r3, r4, r5, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 8006380:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006384:	4604      	mov	r4, r0
 8006386:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800638a:	2b00      	cmp	r3, #0
 800638c:	d07d      	beq.n	800648a <HAL_TIM_Base_Init+0x112>
=======
 80065f0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80065f4:	4604      	mov	r4, r0
 80065f6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d07d      	beq.n	80066fa <HAL_TIM_Base_Init+0x112>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
<<<<<<< HEAD
 800638e:	6823      	ldr	r3, [r4, #0]
=======
 80065fe:	6823      	ldr	r3, [r4, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
<<<<<<< HEAD
 8006390:	4948      	ldr	r1, [pc, #288]	@ (80064b4 <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006392:	2202      	movs	r2, #2
 8006394:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006398:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800639a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800639c:	d061      	beq.n	8006462 <HAL_TIM_Base_Init+0xea>
 800639e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063a2:	d029      	beq.n	80063f8 <HAL_TIM_Base_Init+0x80>
 80063a4:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 80063a8:	428b      	cmp	r3, r1
 80063aa:	d025      	beq.n	80063f8 <HAL_TIM_Base_Init+0x80>
 80063ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80063b0:	428b      	cmp	r3, r1
 80063b2:	d021      	beq.n	80063f8 <HAL_TIM_Base_Init+0x80>
 80063b4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80063b8:	428b      	cmp	r3, r1
 80063ba:	d01d      	beq.n	80063f8 <HAL_TIM_Base_Init+0x80>
 80063bc:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 80063c0:	428b      	cmp	r3, r1
 80063c2:	d04e      	beq.n	8006462 <HAL_TIM_Base_Init+0xea>
 80063c4:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 80063c8:	428b      	cmp	r3, r1
 80063ca:	d04a      	beq.n	8006462 <HAL_TIM_Base_Init+0xea>
=======
 8006600:	4948      	ldr	r1, [pc, #288]	@ (8006724 <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006602:	2202      	movs	r2, #2
 8006604:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006608:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800660a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800660c:	d061      	beq.n	80066d2 <HAL_TIM_Base_Init+0xea>
 800660e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006612:	d029      	beq.n	8006668 <HAL_TIM_Base_Init+0x80>
 8006614:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8006618:	428b      	cmp	r3, r1
 800661a:	d025      	beq.n	8006668 <HAL_TIM_Base_Init+0x80>
 800661c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006620:	428b      	cmp	r3, r1
 8006622:	d021      	beq.n	8006668 <HAL_TIM_Base_Init+0x80>
 8006624:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006628:	428b      	cmp	r3, r1
 800662a:	d01d      	beq.n	8006668 <HAL_TIM_Base_Init+0x80>
 800662c:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8006630:	428b      	cmp	r3, r1
 8006632:	d04e      	beq.n	80066d2 <HAL_TIM_Base_Init+0xea>
 8006634:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8006638:	428b      	cmp	r3, r1
 800663a:	d04a      	beq.n	80066d2 <HAL_TIM_Base_Init+0xea>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
<<<<<<< HEAD
 80063cc:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 80063d0:	428b      	cmp	r3, r1
 80063d2:	d05f      	beq.n	8006494 <HAL_TIM_Base_Init+0x11c>
 80063d4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80063d8:	428b      	cmp	r3, r1
 80063da:	d05b      	beq.n	8006494 <HAL_TIM_Base_Init+0x11c>
 80063dc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80063e0:	428b      	cmp	r3, r1
 80063e2:	d057      	beq.n	8006494 <HAL_TIM_Base_Init+0x11c>
=======
 800663c:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8006640:	428b      	cmp	r3, r1
 8006642:	d05f      	beq.n	8006704 <HAL_TIM_Base_Init+0x11c>
 8006644:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006648:	428b      	cmp	r3, r1
 800664a:	d05b      	beq.n	8006704 <HAL_TIM_Base_Init+0x11c>
 800664c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006650:	428b      	cmp	r3, r1
 8006652:	d057      	beq.n	8006704 <HAL_TIM_Base_Init+0x11c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
<<<<<<< HEAD
 80063e4:	69a5      	ldr	r5, [r4, #24]
=======
 8006654:	69a5      	ldr	r5, [r4, #24]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
<<<<<<< HEAD
 80063e6:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063e8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063ee:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80063f0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f2:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063f4:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063f6:	e010      	b.n	800641a <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 80063f8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fa:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063fc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006400:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006402:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006406:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006408:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800640a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800640e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006410:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006412:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006414:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006416:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006418:	6299      	str	r1, [r3, #40]	@ 0x28
=======
 8006656:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006658:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800665a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800665e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006660:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006662:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006664:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006666:	e010      	b.n	800668a <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 8006668:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800666a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800666c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006670:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006672:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006676:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006678:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800667a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800667e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006680:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006682:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006684:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006686:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006688:	6299      	str	r1, [r3, #40]	@ 0x28
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
<<<<<<< HEAD
 800641a:	2201      	movs	r2, #1
 800641c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800641e:	691a      	ldr	r2, [r3, #16]
 8006420:	07d2      	lsls	r2, r2, #31
 8006422:	d503      	bpl.n	800642c <HAL_TIM_Base_Init+0xb4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006424:	691a      	ldr	r2, [r3, #16]
 8006426:	f022 0201 	bic.w	r2, r2, #1
 800642a:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800642c:	2301      	movs	r3, #1
 800642e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006432:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006436:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800643a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800643e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006442:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006446:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800644a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800644e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006452:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006456:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800645a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800645e:	2000      	movs	r0, #0
}
 8006460:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006462:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006464:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006466:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800646a:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800646c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006470:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006472:	69a1      	ldr	r1, [r4, #24]
 8006474:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006478:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800647a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800647c:	68e2      	ldr	r2, [r4, #12]
 800647e:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006480:	6862      	ldr	r2, [r4, #4]
 8006482:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006484:	6962      	ldr	r2, [r4, #20]
 8006486:	631a      	str	r2, [r3, #48]	@ 0x30
 8006488:	e7c7      	b.n	800641a <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 800648a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800648e:	f7fd f9d3 	bl	8003838 <HAL_TIM_Base_MspInit>
 8006492:	e77c      	b.n	800638e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006494:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006496:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006498:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800649c:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800649e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064a2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064a4:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 80064a6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80064a8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064aa:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80064ac:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064ae:	e7e9      	b.n	8006484 <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 80064b0:	2001      	movs	r0, #1
}
 80064b2:	4770      	bx	lr
 80064b4:	40012c00 	.word	0x40012c00

080064b8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80064b8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d12f      	bne.n	8006520 <HAL_TIM_Base_Start+0x68>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c0:	6803      	ldr	r3, [r0, #0]
 80064c2:	4a18      	ldr	r2, [pc, #96]	@ (8006524 <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80064c4:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c6:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064cc:	d01a      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d2:	d017      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064d4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80064d8:	4293      	cmp	r3, r2
 80064da:	d013      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d00f      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00b      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064ec:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d007      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064f4:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d003      	beq.n	8006504 <HAL_TIM_Base_Start+0x4c>
 80064fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006500:	4293      	cmp	r3, r2
 8006502:	d107      	bne.n	8006514 <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006504:	6899      	ldr	r1, [r3, #8]
 8006506:	4a08      	ldr	r2, [pc, #32]	@ (8006528 <HAL_TIM_Base_Start+0x70>)
 8006508:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650a:	2a06      	cmp	r2, #6
 800650c:	d006      	beq.n	800651c <HAL_TIM_Base_Start+0x64>
 800650e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006512:	d003      	beq.n	800651c <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	f042 0201 	orr.w	r2, r2, #1
 800651a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800651c:	2000      	movs	r0, #0
 800651e:	4770      	bx	lr
    return HAL_ERROR;
 8006520:	2001      	movs	r0, #1
}
 8006522:	4770      	bx	lr
 8006524:	40012c00 	.word	0x40012c00
 8006528:	00010007 	.word	0x00010007

0800652c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800652c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006530:	2b01      	cmp	r3, #1
 8006532:	f000 8091 	beq.w	8006658 <HAL_TIM_ConfigClockSource+0x12c>
 8006536:	4602      	mov	r2, r0
{
 8006538:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800653a:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800653c:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800653e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8006542:	2001      	movs	r0, #1
 8006544:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006548:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800654a:	4b61      	ldr	r3, [pc, #388]	@ (80066d0 <HAL_TIM_ConfigClockSource+0x1a4>)
 800654c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800654e:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006550:	680b      	ldr	r3, [r1, #0]
 8006552:	2b70      	cmp	r3, #112	@ 0x70
 8006554:	f000 80ac 	beq.w	80066b0 <HAL_TIM_ConfigClockSource+0x184>
 8006558:	d827      	bhi.n	80065aa <HAL_TIM_ConfigClockSource+0x7e>
 800655a:	2b50      	cmp	r3, #80	@ 0x50
 800655c:	d07e      	beq.n	800665c <HAL_TIM_ConfigClockSource+0x130>
 800655e:	d93e      	bls.n	80065de <HAL_TIM_ConfigClockSource+0xb2>
 8006560:	2b60      	cmp	r3, #96	@ 0x60
 8006562:	d11a      	bne.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
=======
 800668a:	2201      	movs	r2, #1
 800668c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	07d2      	lsls	r2, r2, #31
 8006692:	d503      	bpl.n	800669c <HAL_TIM_Base_Init+0xb4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006694:	691a      	ldr	r2, [r3, #16]
 8006696:	f022 0201 	bic.w	r2, r2, #1
 800669a:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800669c:	2301      	movs	r3, #1
 800669e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80066a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80066aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80066ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80066b2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80066be:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80066c2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80066c6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80066ca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80066ce:	2000      	movs	r0, #0
}
 80066d0:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80066d2:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066d4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066d6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80066da:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80066dc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066e0:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066e2:	69a1      	ldr	r1, [r4, #24]
 80066e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066e8:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80066ea:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066ec:	68e2      	ldr	r2, [r4, #12]
 80066ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80066f0:	6862      	ldr	r2, [r4, #4]
 80066f2:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80066f4:	6962      	ldr	r2, [r4, #20]
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80066f8:	e7c7      	b.n	800668a <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 80066fa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80066fe:	f7fd f9d3 	bl	8003aa8 <HAL_TIM_Base_MspInit>
 8006702:	e77c      	b.n	80065fe <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006704:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006706:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006708:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800670c:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800670e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006712:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006714:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006716:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006718:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800671a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800671c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800671e:	e7e9      	b.n	80066f4 <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 8006720:	2001      	movs	r0, #1
}
 8006722:	4770      	bx	lr
 8006724:	40012c00 	.word	0x40012c00

08006728 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006728:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800672c:	2b01      	cmp	r3, #1
 800672e:	d12f      	bne.n	8006790 <HAL_TIM_Base_Start+0x68>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006730:	6803      	ldr	r3, [r0, #0]
 8006732:	4a18      	ldr	r2, [pc, #96]	@ (8006794 <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006734:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006736:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8006738:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800673c:	d01a      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 800673e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006742:	d017      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 8006744:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006748:	4293      	cmp	r3, r2
 800674a:	d013      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 800674c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006750:	4293      	cmp	r3, r2
 8006752:	d00f      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 8006754:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006758:	4293      	cmp	r3, r2
 800675a:	d00b      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 800675c:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8006760:	4293      	cmp	r3, r2
 8006762:	d007      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 8006764:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006768:	4293      	cmp	r3, r2
 800676a:	d003      	beq.n	8006774 <HAL_TIM_Base_Start+0x4c>
 800676c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006770:	4293      	cmp	r3, r2
 8006772:	d107      	bne.n	8006784 <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006774:	6899      	ldr	r1, [r3, #8]
 8006776:	4a08      	ldr	r2, [pc, #32]	@ (8006798 <HAL_TIM_Base_Start+0x70>)
 8006778:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677a:	2a06      	cmp	r2, #6
 800677c:	d006      	beq.n	800678c <HAL_TIM_Base_Start+0x64>
 800677e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8006782:	d003      	beq.n	800678c <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	f042 0201 	orr.w	r2, r2, #1
 800678a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800678c:	2000      	movs	r0, #0
 800678e:	4770      	bx	lr
    return HAL_ERROR;
 8006790:	2001      	movs	r0, #1
}
 8006792:	4770      	bx	lr
 8006794:	40012c00 	.word	0x40012c00
 8006798:	00010007 	.word	0x00010007

0800679c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800679c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	f000 8091 	beq.w	80068c8 <HAL_TIM_ConfigClockSource+0x12c>
 80067a6:	4602      	mov	r2, r0
{
 80067a8:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80067aa:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80067ac:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80067ae:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80067b2:	2001      	movs	r0, #1
 80067b4:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80067b8:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067ba:	4b61      	ldr	r3, [pc, #388]	@ (8006940 <HAL_TIM_ConfigClockSource+0x1a4>)
 80067bc:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80067be:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80067c0:	680b      	ldr	r3, [r1, #0]
 80067c2:	2b70      	cmp	r3, #112	@ 0x70
 80067c4:	f000 80ac 	beq.w	8006920 <HAL_TIM_ConfigClockSource+0x184>
 80067c8:	d827      	bhi.n	800681a <HAL_TIM_ConfigClockSource+0x7e>
 80067ca:	2b50      	cmp	r3, #80	@ 0x50
 80067cc:	d07e      	beq.n	80068cc <HAL_TIM_ConfigClockSource+0x130>
 80067ce:	d93e      	bls.n	800684e <HAL_TIM_ConfigClockSource+0xb2>
 80067d0:	2b60      	cmp	r3, #96	@ 0x60
 80067d2:	d11a      	bne.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 8006564:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8006566:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8006568:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800656a:	6a21      	ldr	r1, [r4, #32]
 800656c:	f021 0110 	bic.w	r1, r1, #16
 8006570:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006572:	69a1      	ldr	r1, [r4, #24]
=======
 80067d4:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 80067d6:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 80067d8:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067da:	6a21      	ldr	r1, [r4, #32]
 80067dc:	f021 0110 	bic.w	r1, r1, #16
 80067e0:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067e2:	69a1      	ldr	r1, [r4, #24]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
<<<<<<< HEAD
 8006574:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006578:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800657c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006580:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006584:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8006586:	6223      	str	r3, [r4, #32]
=======
 80067e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067e8:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80067ec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067f0:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067f4:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80067f6:	6223      	str	r3, [r4, #32]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
<<<<<<< HEAD
 8006588:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800658a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800658e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006592:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006596:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006598:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800659a:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800659c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800659e:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80065a2:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80065a6:	bc30      	pop	{r4, r5}
 80065a8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80065aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ae:	d06f      	beq.n	8006690 <HAL_TIM_ConfigClockSource+0x164>
 80065b0:	d941      	bls.n	8006636 <HAL_TIM_ConfigClockSource+0x10a>
 80065b2:	4948      	ldr	r1, [pc, #288]	@ (80066d4 <HAL_TIM_ConfigClockSource+0x1a8>)
 80065b4:	428b      	cmp	r3, r1
 80065b6:	d008      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
 80065b8:	d92d      	bls.n	8006616 <HAL_TIM_ConfigClockSource+0xea>
 80065ba:	4947      	ldr	r1, [pc, #284]	@ (80066d8 <HAL_TIM_ConfigClockSource+0x1ac>)
 80065bc:	428b      	cmp	r3, r1
 80065be:	d004      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
 80065c0:	f023 0c20 	bic.w	ip, r3, #32
 80065c4:	3910      	subs	r1, #16
 80065c6:	458c      	cmp	ip, r1
 80065c8:	d1e7      	bne.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 80065ca:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80065cc:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80065d0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065d4:	4319      	orrs	r1, r3
 80065d6:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80065da:	60a1      	str	r1, [r4, #8]
}
 80065dc:	e02e      	b.n	800663c <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 80065de:	2b40      	cmp	r3, #64	@ 0x40
 80065e0:	d12e      	bne.n	8006640 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 80065e2:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80065e4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80065e6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065e8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80065ec:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065ee:	6a23      	ldr	r3, [r4, #32]
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065f6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065fc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006600:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006602:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006604:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006606:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800660a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800660e:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8006612:	60a3      	str	r3, [r4, #8]
}
 8006614:	e012      	b.n	800663c <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8006616:	3920      	subs	r1, #32
 8006618:	428b      	cmp	r3, r1
 800661a:	d0d6      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
 800661c:	d904      	bls.n	8006628 <HAL_TIM_ConfigClockSource+0xfc>
 800661e:	492f      	ldr	r1, [pc, #188]	@ (80066dc <HAL_TIM_ConfigClockSource+0x1b0>)
 8006620:	428b      	cmp	r3, r1
 8006622:	d0d2      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8006624:	2001      	movs	r0, #1
 8006626:	e7b8      	b.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006628:	f023 0110 	bic.w	r1, r3, #16
 800662c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006630:	d0cb      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8006632:	2001      	movs	r0, #1
 8006634:	e7b1      	b.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663a:	d1ae      	bne.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 800663c:	2000      	movs	r0, #0
 800663e:	e7ac      	b.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006640:	d8ab      	bhi.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
 8006642:	2b20      	cmp	r3, #32
 8006644:	d0c1      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
 8006646:	d903      	bls.n	8006650 <HAL_TIM_ConfigClockSource+0x124>
 8006648:	2b30      	cmp	r3, #48	@ 0x30
 800664a:	d0be      	beq.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800664c:	2001      	movs	r0, #1
 800664e:	e7a4      	b.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006650:	f033 0110 	bics.w	r1, r3, #16
 8006654:	d1a1      	bne.n	800659a <HAL_TIM_ConfigClockSource+0x6e>
 8006656:	e7b8      	b.n	80065ca <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8006658:	2002      	movs	r0, #2
}
 800665a:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 800665c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800665e:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8006660:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006662:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006666:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006668:	6a23      	ldr	r3, [r4, #32]
 800666a:	f023 0301 	bic.w	r3, r3, #1
 800666e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006670:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006676:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800667a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800667c:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800667e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006680:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006688:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800668c:	60a3      	str	r3, [r4, #8]
}
 800668e:	e7d5      	b.n	800663c <HAL_TIM_ConfigClockSource+0x110>
=======
 80067f8:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067fa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80067fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006802:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006806:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006808:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800680a:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800680c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800680e:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006812:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8006816:	bc30      	pop	{r4, r5}
 8006818:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800681a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800681e:	d06f      	beq.n	8006900 <HAL_TIM_ConfigClockSource+0x164>
 8006820:	d941      	bls.n	80068a6 <HAL_TIM_ConfigClockSource+0x10a>
 8006822:	4948      	ldr	r1, [pc, #288]	@ (8006944 <HAL_TIM_ConfigClockSource+0x1a8>)
 8006824:	428b      	cmp	r3, r1
 8006826:	d008      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
 8006828:	d92d      	bls.n	8006886 <HAL_TIM_ConfigClockSource+0xea>
 800682a:	4947      	ldr	r1, [pc, #284]	@ (8006948 <HAL_TIM_ConfigClockSource+0x1ac>)
 800682c:	428b      	cmp	r3, r1
 800682e:	d004      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
 8006830:	f023 0c20 	bic.w	ip, r3, #32
 8006834:	3910      	subs	r1, #16
 8006836:	458c      	cmp	ip, r1
 8006838:	d1e7      	bne.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 800683a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800683c:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8006840:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006844:	4319      	orrs	r1, r3
 8006846:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800684a:	60a1      	str	r1, [r4, #8]
}
 800684c:	e02e      	b.n	80068ac <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 800684e:	2b40      	cmp	r3, #64	@ 0x40
 8006850:	d12e      	bne.n	80068b0 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 8006852:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006854:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8006856:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006858:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800685c:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800685e:	6a23      	ldr	r3, [r4, #32]
 8006860:	f023 0301 	bic.w	r3, r3, #1
 8006864:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006866:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006868:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800686c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006870:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006872:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006874:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006876:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800687a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800687e:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8006882:	60a3      	str	r3, [r4, #8]
}
 8006884:	e012      	b.n	80068ac <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8006886:	3920      	subs	r1, #32
 8006888:	428b      	cmp	r3, r1
 800688a:	d0d6      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
 800688c:	d904      	bls.n	8006898 <HAL_TIM_ConfigClockSource+0xfc>
 800688e:	492f      	ldr	r1, [pc, #188]	@ (800694c <HAL_TIM_ConfigClockSource+0x1b0>)
 8006890:	428b      	cmp	r3, r1
 8006892:	d0d2      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8006894:	2001      	movs	r0, #1
 8006896:	e7b8      	b.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006898:	f023 0110 	bic.w	r1, r3, #16
 800689c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80068a0:	d0cb      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80068a2:	2001      	movs	r0, #1
 80068a4:	e7b1      	b.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80068a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068aa:	d1ae      	bne.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80068ac:	2000      	movs	r0, #0
 80068ae:	e7ac      	b.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80068b0:	d8ab      	bhi.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
 80068b2:	2b20      	cmp	r3, #32
 80068b4:	d0c1      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
 80068b6:	d903      	bls.n	80068c0 <HAL_TIM_ConfigClockSource+0x124>
 80068b8:	2b30      	cmp	r3, #48	@ 0x30
 80068ba:	d0be      	beq.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80068bc:	2001      	movs	r0, #1
 80068be:	e7a4      	b.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80068c0:	f033 0110 	bics.w	r1, r3, #16
 80068c4:	d1a1      	bne.n	800680a <HAL_TIM_ConfigClockSource+0x6e>
 80068c6:	e7b8      	b.n	800683a <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80068c8:	2002      	movs	r0, #2
}
 80068ca:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80068cc:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80068ce:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80068d0:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068d2:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80068d6:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d8:	6a23      	ldr	r3, [r4, #32]
 80068da:	f023 0301 	bic.w	r3, r3, #1
 80068de:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e0:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80068ea:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80068ec:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80068ee:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80068f0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80068f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068f8:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80068fc:	60a3      	str	r3, [r4, #8]
}
 80068fe:	e7d5      	b.n	80068ac <HAL_TIM_ConfigClockSource+0x110>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
<<<<<<< HEAD
 8006690:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006694:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006696:	432b      	orrs	r3, r5
 8006698:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800669a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800669e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80066a2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066a6:	68a3      	ldr	r3, [r4, #8]
 80066a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066ac:	60a3      	str	r3, [r4, #8]
      break;
 80066ae:	e7c5      	b.n	800663c <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066b0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80066b4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066b6:	432b      	orrs	r3, r5
 80066b8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066ba:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80066c2:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80066c4:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80066c6:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80066cc:	60a3      	str	r3, [r4, #8]
      break;
 80066ce:	e7b5      	b.n	800663c <HAL_TIM_ConfigClockSource+0x110>
 80066d0:	ffce0088 	.word	0xffce0088
 80066d4:	00100040 	.word	0x00100040
 80066d8:	00100060 	.word	0x00100060
 80066dc:	00100030 	.word	0x00100030

080066e0 <HAL_TIMEx_MasterConfigSynchronization>:
=======
 8006900:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006904:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006906:	432b      	orrs	r3, r5
 8006908:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800690a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800690e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006912:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006914:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006916:	68a3      	ldr	r3, [r4, #8]
 8006918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800691c:	60a3      	str	r3, [r4, #8]
      break;
 800691e:	e7c5      	b.n	80068ac <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006920:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006924:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006926:	432b      	orrs	r3, r5
 8006928:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800692a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800692e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006932:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006934:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006936:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006938:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800693c:	60a3      	str	r3, [r4, #8]
      break;
 800693e:	e7b5      	b.n	80068ac <HAL_TIM_ConfigClockSource+0x110>
 8006940:	ffce0088 	.word	0xffce0088
 8006944:	00100040 	.word	0x00100040
 8006948:	00100060 	.word	0x00100060
 800694c:	00100030 	.word	0x00100030

08006950 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 80066e0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d04e      	beq.n	8006786 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 80066e8:	b430      	push	{r4, r5}
=======
 8006950:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006954:	2b01      	cmp	r3, #1
 8006956:	d04e      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8006958:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
<<<<<<< HEAD
 80066ea:	6802      	ldr	r2, [r0, #0]
=======
 800695a:	6802      	ldr	r2, [r0, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
<<<<<<< HEAD
 80066ec:	4d27      	ldr	r5, [pc, #156]	@ (800678c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 80066ee:	2302      	movs	r3, #2
 80066f0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066f4:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80066f6:	6853      	ldr	r3, [r2, #4]
=======
 800695c:	4d27      	ldr	r5, [pc, #156]	@ (80069fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 800695e:	2302      	movs	r3, #2
 8006960:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006964:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8006966:	6853      	ldr	r3, [r2, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
<<<<<<< HEAD
 80066f8:	680c      	ldr	r4, [r1, #0]
 80066fa:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 80066fc:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066fe:	d02c      	beq.n	800675a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006700:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006704:	42aa      	cmp	r2, r5
 8006706:	d033      	beq.n	8006770 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8006708:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800670c:	42aa      	cmp	r2, r5
 800670e:	d024      	beq.n	800675a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006710:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006714:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006718:	4323      	orrs	r3, r4
=======
 8006968:	680c      	ldr	r4, [r1, #0]
 800696a:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 800696c:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800696e:	d02c      	beq.n	80069ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006970:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006974:	42aa      	cmp	r2, r5
 8006976:	d033      	beq.n	80069e0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8006978:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800697c:	42aa      	cmp	r2, r5
 800697e:	d024      	beq.n	80069ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006980:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006988:	4323      	orrs	r3, r4
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
<<<<<<< HEAD
 800671a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800671e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006720:	d00e      	beq.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006722:	4b1b      	ldr	r3, [pc, #108]	@ (8006790 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006724:	429a      	cmp	r2, r3
 8006726:	d00b      	beq.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006728:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800672c:	429a      	cmp	r2, r3
 800672e:	d007      	beq.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006730:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006734:	429a      	cmp	r2, r3
 8006736:	d003      	beq.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006738:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 800673c:	429a      	cmp	r2, r3
 800673e:	d104      	bne.n	800674a <HAL_TIMEx_MasterConfigSynchronization+0x6a>
=======
 800698a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800698e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006990:	d00e      	beq.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006992:	4b1b      	ldr	r3, [pc, #108]	@ (8006a00 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006994:	429a      	cmp	r2, r3
 8006996:	d00b      	beq.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006998:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800699c:	429a      	cmp	r2, r3
 800699e:	d007      	beq.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80069a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d003      	beq.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80069a8:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d104      	bne.n	80069ba <HAL_TIMEx_MasterConfigSynchronization+0x6a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
<<<<<<< HEAD
 8006740:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006742:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006746:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006748:	6090      	str	r0, [r2, #8]
=======
 80069b0:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069b2:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069b6:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069b8:	6090      	str	r0, [r2, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
<<<<<<< HEAD
 800674a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800674c:	2301      	movs	r3, #1
 800674e:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006752:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 8006756:	bc30      	pop	{r4, r5}
 8006758:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800675a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800675c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006760:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8006762:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800676a:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 800676c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800676e:	e7e7      	b.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006770:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006772:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006776:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8006778:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800677c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006780:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 8006782:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006784:	e7dc      	b.n	8006740 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 8006786:	2002      	movs	r0, #2
}
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40012c00 	.word	0x40012c00
 8006790:	40000400 	.word	0x40000400

08006794 <FMC_NORSRAM_Init>:
=======
 80069ba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80069bc:	2301      	movs	r3, #1
 80069be:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80069c2:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 80069c6:	bc30      	pop	{r4, r5}
 80069c8:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069ca:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069cc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069d0:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80069d2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80069d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069da:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 80069dc:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069de:	e7e7      	b.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069e0:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069e6:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80069e8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80069ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069f0:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 80069f2:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069f4:	e7dc      	b.n	80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 80069f6:	2002      	movs	r0, #2
}
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	40012c00 	.word	0x40012c00
 8006a00:	40000400 	.word	0x40000400

08006a04 <FMC_NORSRAM_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
<<<<<<< HEAD
 8006794:	680a      	ldr	r2, [r1, #0]
 8006796:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800679a:	f023 0301 	bic.w	r3, r3, #1
{
 800679e:	b4f0      	push	{r4, r5, r6, r7}

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80067a0:	688d      	ldr	r5, [r1, #8]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80067a2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
=======
 8006a04:	680a      	ldr	r2, [r1, #0]
 8006a06:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8006a0a:	f023 0301 	bic.w	r3, r3, #1
{
 8006a0e:	b4f0      	push	{r4, r5, r6, r7}

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006a10:	688d      	ldr	r5, [r1, #8]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006a12:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
<<<<<<< HEAD
 80067a6:	684b      	ldr	r3, [r1, #4]
  btcr_reg |= Init->ContinuousClock;
 80067a8:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
  btcr_reg |= Init->WriteFifo;
 80067aa:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067ac:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 80067b0:	432b      	orrs	r3, r5
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80067b2:	f1a5 0c08 	sub.w	ip, r5, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067b6:	68cd      	ldr	r5, [r1, #12]
 80067b8:	432b      	orrs	r3, r5
 80067ba:	690d      	ldr	r5, [r1, #16]
 80067bc:	432b      	orrs	r3, r5
 80067be:	694d      	ldr	r5, [r1, #20]
 80067c0:	432b      	orrs	r3, r5
 80067c2:	698d      	ldr	r5, [r1, #24]
 80067c4:	432b      	orrs	r3, r5
 80067c6:	69cd      	ldr	r5, [r1, #28]
 80067c8:	432b      	orrs	r3, r5
 80067ca:	6a0d      	ldr	r5, [r1, #32]
 80067cc:	432b      	orrs	r3, r5
 80067ce:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 80067d0:	432b      	orrs	r3, r5
 80067d2:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 80067d4:	432b      	orrs	r3, r5
 80067d6:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 80067d8:	432b      	orrs	r3, r5
 80067da:	4323      	orrs	r3, r4
 80067dc:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 80067de:	4333      	orrs	r3, r6
 80067e0:	432b      	orrs	r3, r5
 80067e2:	6b8d      	ldr	r5, [r1, #56]	@ 0x38
 80067e4:	432b      	orrs	r3, r5
 80067e6:	4d24      	ldr	r5, [pc, #144]	@ (8006878 <FMC_NORSRAM_Init+0xe4>)
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80067e8:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067ec:	403d      	ands	r5, r7
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80067ee:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067f2:	432b      	orrs	r3, r5
 80067f4:	ea43 138c 	orr.w	r3, r3, ip, lsl #6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 80067f8:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80067fc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006800:	d007      	beq.n	8006812 <FMC_NORSRAM_Init+0x7e>
=======
 8006a16:	684b      	ldr	r3, [r1, #4]
  btcr_reg |= Init->ContinuousClock;
 8006a18:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
  btcr_reg |= Init->WriteFifo;
 8006a1a:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a1c:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 8006a20:	432b      	orrs	r3, r5
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006a22:	f1a5 0c08 	sub.w	ip, r5, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a26:	68cd      	ldr	r5, [r1, #12]
 8006a28:	432b      	orrs	r3, r5
 8006a2a:	690d      	ldr	r5, [r1, #16]
 8006a2c:	432b      	orrs	r3, r5
 8006a2e:	694d      	ldr	r5, [r1, #20]
 8006a30:	432b      	orrs	r3, r5
 8006a32:	698d      	ldr	r5, [r1, #24]
 8006a34:	432b      	orrs	r3, r5
 8006a36:	69cd      	ldr	r5, [r1, #28]
 8006a38:	432b      	orrs	r3, r5
 8006a3a:	6a0d      	ldr	r5, [r1, #32]
 8006a3c:	432b      	orrs	r3, r5
 8006a3e:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8006a40:	432b      	orrs	r3, r5
 8006a42:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 8006a44:	432b      	orrs	r3, r5
 8006a46:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8006a48:	432b      	orrs	r3, r5
 8006a4a:	4323      	orrs	r3, r4
 8006a4c:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 8006a4e:	4333      	orrs	r3, r6
 8006a50:	432b      	orrs	r3, r5
 8006a52:	6b8d      	ldr	r5, [r1, #56]	@ 0x38
 8006a54:	432b      	orrs	r3, r5
 8006a56:	4d24      	ldr	r5, [pc, #144]	@ (8006ae8 <FMC_NORSRAM_Init+0xe4>)
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006a58:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a5c:	403d      	ands	r5, r7
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8006a5e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a62:	432b      	orrs	r3, r5
 8006a64:	ea43 138c 	orr.w	r3, r3, ip, lsl #6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006a68:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006a6c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006a70:	d007      	beq.n	8006a82 <FMC_NORSRAM_Init+0x7e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
<<<<<<< HEAD
 8006802:	b962      	cbnz	r2, 800681e <FMC_NORSRAM_Init+0x8a>
=======
 8006a72:	b962      	cbnz	r2, 8006a8e <FMC_NORSRAM_Init+0x8a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
<<<<<<< HEAD
 8006804:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8006808:	2b01      	cmp	r3, #1
 800680a:	d020      	beq.n	800684e <FMC_NORSRAM_Init+0xba>
=======
 8006a74:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d020      	beq.n	8006abe <FMC_NORSRAM_Init+0xba>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        break;
    }
  }

  return HAL_OK;
}
<<<<<<< HEAD
 800680c:	2000      	movs	r0, #0
 800680e:	bcf0      	pop	{r4, r5, r6, r7}
 8006810:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006812:	2a00      	cmp	r2, #0
 8006814:	d0f6      	beq.n	8006804 <FMC_NORSRAM_Init+0x70>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006816:	6803      	ldr	r3, [r0, #0]
 8006818:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800681c:	6003      	str	r3, [r0, #0]
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800681e:	6803      	ldr	r3, [r0, #0]
 8006820:	431e      	orrs	r6, r3
 8006822:	6006      	str	r6, [r0, #0]
  if (Init->MaxChipSelectPulse == ENABLE)
 8006824:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8006828:	2b01      	cmp	r3, #1
 800682a:	d1ef      	bne.n	800680c <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800682c:	6a03      	ldr	r3, [r0, #32]
 800682e:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8006830:	0c1b      	lsrs	r3, r3, #16
 8006832:	041b      	lsls	r3, r3, #16
 8006834:	430b      	orrs	r3, r1
    switch (Init->NSBank)
 8006836:	2a04      	cmp	r2, #4
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006838:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 800683a:	d018      	beq.n	800686e <FMC_NORSRAM_Init+0xda>
 800683c:	d812      	bhi.n	8006864 <FMC_NORSRAM_Init+0xd0>
 800683e:	b162      	cbz	r2, 800685a <FMC_NORSRAM_Init+0xc6>
 8006840:	2a02      	cmp	r2, #2
 8006842:	d10f      	bne.n	8006864 <FMC_NORSRAM_Init+0xd0>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8006844:	6a03      	ldr	r3, [r0, #32]
 8006846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800684a:	6203      	str	r3, [r0, #32]
        break;
 800684c:	e7de      	b.n	800680c <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800684e:	6a03      	ldr	r3, [r0, #32]
 8006850:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
 8006852:	0c1b      	lsrs	r3, r3, #16
 8006854:	041b      	lsls	r3, r3, #16
 8006856:	4313      	orrs	r3, r2
 8006858:	6203      	str	r3, [r0, #32]
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800685a:	6a03      	ldr	r3, [r0, #32]
 800685c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006860:	6203      	str	r3, [r0, #32]
        break;
 8006862:	e7d3      	b.n	800680c <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8006864:	6a03      	ldr	r3, [r0, #32]
 8006866:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800686a:	6203      	str	r3, [r0, #32]
        break;
 800686c:	e7ce      	b.n	800680c <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800686e:	6a03      	ldr	r3, [r0, #32]
 8006870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006874:	6203      	str	r3, [r0, #32]
        break;
 8006876:	e7c9      	b.n	800680c <FMC_NORSRAM_Init+0x78>
 8006878:	ff000480 	.word	0xff000480

0800687c <FMC_NORSRAM_Timing_Init>:
=======
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	bcf0      	pop	{r4, r5, r6, r7}
 8006a80:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	d0f6      	beq.n	8006a74 <FMC_NORSRAM_Init+0x70>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8006a86:	6803      	ldr	r3, [r0, #0]
 8006a88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a8c:	6003      	str	r3, [r0, #0]
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8006a8e:	6803      	ldr	r3, [r0, #0]
 8006a90:	431e      	orrs	r6, r3
 8006a92:	6006      	str	r6, [r0, #0]
  if (Init->MaxChipSelectPulse == ENABLE)
 8006a94:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d1ef      	bne.n	8006a7c <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006a9c:	6a03      	ldr	r3, [r0, #32]
 8006a9e:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8006aa0:	0c1b      	lsrs	r3, r3, #16
 8006aa2:	041b      	lsls	r3, r3, #16
 8006aa4:	430b      	orrs	r3, r1
    switch (Init->NSBank)
 8006aa6:	2a04      	cmp	r2, #4
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006aa8:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 8006aaa:	d018      	beq.n	8006ade <FMC_NORSRAM_Init+0xda>
 8006aac:	d812      	bhi.n	8006ad4 <FMC_NORSRAM_Init+0xd0>
 8006aae:	b162      	cbz	r2, 8006aca <FMC_NORSRAM_Init+0xc6>
 8006ab0:	2a02      	cmp	r2, #2
 8006ab2:	d10f      	bne.n	8006ad4 <FMC_NORSRAM_Init+0xd0>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8006ab4:	6a03      	ldr	r3, [r0, #32]
 8006ab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aba:	6203      	str	r3, [r0, #32]
        break;
 8006abc:	e7de      	b.n	8006a7c <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8006abe:	6a03      	ldr	r3, [r0, #32]
 8006ac0:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
 8006ac2:	0c1b      	lsrs	r3, r3, #16
 8006ac4:	041b      	lsls	r3, r3, #16
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	6203      	str	r3, [r0, #32]
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8006aca:	6a03      	ldr	r3, [r0, #32]
 8006acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ad0:	6203      	str	r3, [r0, #32]
        break;
 8006ad2:	e7d3      	b.n	8006a7c <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8006ad4:	6a03      	ldr	r3, [r0, #32]
 8006ad6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ada:	6203      	str	r3, [r0, #32]
        break;
 8006adc:	e7ce      	b.n	8006a7c <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8006ade:	6a03      	ldr	r3, [r0, #32]
 8006ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ae4:	6203      	str	r3, [r0, #32]
        break;
 8006ae6:	e7c9      	b.n	8006a7c <FMC_NORSRAM_Init+0x78>
 8006ae8:	ff000480 	.word	0xff000480

08006aec <FMC_NORSRAM_Timing_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
<<<<<<< HEAD
 800687c:	694b      	ldr	r3, [r1, #20]
{
 800687e:	b510      	push	{r4, lr}
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8006880:	f103 3cff 	add.w	ip, r3, #4294967295
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8006884:	69cc      	ldr	r4, [r1, #28]
 8006886:	680b      	ldr	r3, [r1, #0]
 8006888:	4323      	orrs	r3, r4
 800688a:	684c      	ldr	r4, [r1, #4]
 800688c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8006890:	688c      	ldr	r4, [r1, #8]
 8006892:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006896:	68cc      	ldr	r4, [r1, #12]
 8006898:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 800689c:	690c      	ldr	r4, [r1, #16]
 800689e:	6989      	ldr	r1, [r1, #24]
 80068a0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  Device->BTCR[Bank + 1U] =
 80068a4:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80068a6:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 80068aa:	3902      	subs	r1, #2
 80068ac:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  Device->BTCR[Bank + 1U] =
 80068b0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
=======
 8006aec:	694b      	ldr	r3, [r1, #20]
{
 8006aee:	b510      	push	{r4, lr}
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8006af0:	f103 3cff 	add.w	ip, r3, #4294967295
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8006af4:	69cc      	ldr	r4, [r1, #28]
 8006af6:	680b      	ldr	r3, [r1, #0]
 8006af8:	4323      	orrs	r3, r4
 8006afa:	684c      	ldr	r4, [r1, #4]
 8006afc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8006b00:	688c      	ldr	r4, [r1, #8]
 8006b02:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006b06:	68cc      	ldr	r4, [r1, #12]
 8006b08:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8006b0c:	690c      	ldr	r4, [r1, #16]
 8006b0e:	6989      	ldr	r1, [r1, #24]
 8006b10:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  Device->BTCR[Bank + 1U] =
 8006b14:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8006b16:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8006b1a:	3902      	subs	r1, #2
 8006b1c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  Device->BTCR[Bank + 1U] =
 8006b20:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    Timing->AccessMode;

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
<<<<<<< HEAD
 80068b4:	6803      	ldr	r3, [r0, #0]
 80068b6:	02db      	lsls	r3, r3, #11
 80068b8:	d509      	bpl.n	80068ce <FMC_NORSRAM_Timing_Init+0x52>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80068ba:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 80068bc:	6842      	ldr	r2, [r0, #4]
 80068be:	4313      	orrs	r3, r2
 80068c0:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
 80068c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80068c8:	ea43 030e 	orr.w	r3, r3, lr
 80068cc:	6043      	str	r3, [r0, #4]
=======
 8006b24:	6803      	ldr	r3, [r0, #0]
 8006b26:	02db      	lsls	r3, r3, #11
 8006b28:	d509      	bpl.n	8006b3e <FMC_NORSRAM_Timing_Init+0x52>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8006b2a:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8006b2c:	6842      	ldr	r2, [r0, #4]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
 8006b34:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b38:	ea43 030e 	orr.w	r3, r3, lr
 8006b3c:	6043      	str	r3, [r0, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  return HAL_OK;
}
<<<<<<< HEAD
 80068ce:	2000      	movs	r0, #0
 80068d0:	bd10      	pop	{r4, pc}
 80068d2:	bf00      	nop

080068d4 <FMC_NORSRAM_Extended_Timing_Init>:
=======
 8006b3e:	2000      	movs	r0, #0
 8006b40:	bd10      	pop	{r4, pc}
 8006b42:	bf00      	nop

08006b44 <FMC_NORSRAM_Extended_Timing_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
<<<<<<< HEAD
 80068d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068d8:	d005      	beq.n	80068e6 <FMC_NORSRAM_Extended_Timing_Init+0x12>
=======
 8006b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b48:	d005      	beq.n	8006b56 <FMC_NORSRAM_Extended_Timing_Init+0x12>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
<<<<<<< HEAD
 80068da:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 80068de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
=======
 8006b4a:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8006b4e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }

  return HAL_OK;
}
<<<<<<< HEAD
 80068e2:	2000      	movs	r0, #0
 80068e4:	4770      	bx	lr
{
 80068e6:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80068e8:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 80068ec:	69cd      	ldr	r5, [r1, #28]
 80068ee:	680b      	ldr	r3, [r1, #0]
 80068f0:	f004 6c7f 	and.w	ip, r4, #267386880	@ 0xff00000
 80068f4:	684c      	ldr	r4, [r1, #4]
 80068f6:	432b      	orrs	r3, r5
 80068f8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80068fc:	688c      	ldr	r4, [r1, #8]
 80068fe:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006902:	68cc      	ldr	r4, [r1, #12]
 8006904:	6909      	ldr	r1, [r1, #16]
 8006906:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 800690a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800690e:	ea43 030c 	orr.w	r3, r3, ip
 8006912:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8006916:	bc30      	pop	{r4, r5}
 8006918:	2000      	movs	r0, #0
 800691a:	4770      	bx	lr

0800691c <LL_GPIO_Init>:
=======
 8006b52:	2000      	movs	r0, #0
 8006b54:	4770      	bx	lr
{
 8006b56:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006b58:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8006b5c:	69cd      	ldr	r5, [r1, #28]
 8006b5e:	680b      	ldr	r3, [r1, #0]
 8006b60:	f004 6c7f 	and.w	ip, r4, #267386880	@ 0xff00000
 8006b64:	684c      	ldr	r4, [r1, #4]
 8006b66:	432b      	orrs	r3, r5
 8006b68:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8006b6c:	688c      	ldr	r4, [r1, #8]
 8006b6e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8006b72:	68cc      	ldr	r4, [r1, #12]
 8006b74:	6909      	ldr	r1, [r1, #16]
 8006b76:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8006b7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006b7e:	ea43 030c 	orr.w	r3, r3, ip
 8006b82:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8006b86:	bc30      	pop	{r4, r5}
 8006b88:	2000      	movs	r0, #0
 8006b8a:	4770      	bx	lr

08006b8c <LL_GPIO_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
<<<<<<< HEAD
 800691c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
=======
 8006b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
<<<<<<< HEAD
 8006920:	680d      	ldr	r5, [r1, #0]
{
 8006922:	b083      	sub	sp, #12
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006924:	fa95 f2a5 	rbit	r2, r5
  if (value == 0U)
 8006928:	2a00      	cmp	r2, #0
 800692a:	f000 808f 	beq.w	8006a4c <LL_GPIO_Init+0x130>
  return __builtin_clz(value);
 800692e:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006932:	fa35 f302 	lsrs.w	r3, r5, r2
 8006936:	f000 8089 	beq.w	8006a4c <LL_GPIO_Init+0x130>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800693a:	43eb      	mvns	r3, r5
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800693c:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006940:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	e037      	b.n	80069b8 <LL_GPIO_Init+0x9c>
=======
 8006b90:	680d      	ldr	r5, [r1, #0]
{
 8006b92:	b083      	sub	sp, #12
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b94:	fa95 f2a5 	rbit	r2, r5
  if (value == 0U)
 8006b98:	2a00      	cmp	r2, #0
 8006b9a:	f000 808f 	beq.w	8006cbc <LL_GPIO_Init+0x130>
  return __builtin_clz(value);
 8006b9e:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006ba2:	fa35 f302 	lsrs.w	r3, r5, r2
 8006ba6:	f000 8089 	beq.w	8006cbc <LL_GPIO_Init+0x130>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006baa:	43eb      	mvns	r3, r5
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8006bac:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006bb0:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006bb4:	9301      	str	r3, [sp, #4]
 8006bb6:	e037      	b.n	8006c28 <LL_GPIO_Init+0x9c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
<<<<<<< HEAD
 8006948:	f8d1 8010 	ldr.w	r8, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800694c:	f8d0 900c 	ldr.w	r9, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006950:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006954:	b137      	cbz	r7, 8006964 <LL_GPIO_Init+0x48>
  return __builtin_clz(value);
 8006956:	fab7 f787 	clz	r7, r7
 800695a:	007f      	lsls	r7, r7, #1
 800695c:	fa0e f707 	lsl.w	r7, lr, r7
 8006960:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006964:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006968:	2f00      	cmp	r7, #0
 800696a:	d075      	beq.n	8006a58 <LL_GPIO_Init+0x13c>
  return __builtin_clz(value);
 800696c:	fab7 f787 	clz	r7, r7
 8006970:	007f      	lsls	r7, r7, #1
 8006972:	fa08 f807 	lsl.w	r8, r8, r7
 8006976:	ea48 0709 	orr.w	r7, r8, r9

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800697a:	2c02      	cmp	r4, #2
 800697c:	60c7      	str	r7, [r0, #12]
 800697e:	d047      	beq.n	8006a10 <LL_GPIO_Init+0xf4>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006980:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006982:	fa93 f8a3 	rbit	r8, r3
  if (value == 0U)
 8006986:	f1b8 0f00 	cmp.w	r8, #0
 800698a:	d007      	beq.n	800699c <LL_GPIO_Init+0x80>
  return __builtin_clz(value);
 800698c:	fab8 f888 	clz	r8, r8
 8006990:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8006994:	fa0e f808 	lsl.w	r8, lr, r8
 8006998:	ea27 0708 	bic.w	r7, r7, r8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800699c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d057      	beq.n	8006a54 <LL_GPIO_Init+0x138>
  return __builtin_clz(value);
 80069a4:	fab3 f383 	clz	r3, r3
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	409c      	lsls	r4, r3
 80069ac:	433c      	orrs	r4, r7
 80069ae:	6004      	str	r4, [r0, #0]
=======
 8006bb8:	f8d1 8010 	ldr.w	r8, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006bbc:	f8d0 900c 	ldr.w	r9, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc0:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006bc4:	b137      	cbz	r7, 8006bd4 <LL_GPIO_Init+0x48>
  return __builtin_clz(value);
 8006bc6:	fab7 f787 	clz	r7, r7
 8006bca:	007f      	lsls	r7, r7, #1
 8006bcc:	fa0e f707 	lsl.w	r7, lr, r7
 8006bd0:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bd4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006bd8:	2f00      	cmp	r7, #0
 8006bda:	d075      	beq.n	8006cc8 <LL_GPIO_Init+0x13c>
  return __builtin_clz(value);
 8006bdc:	fab7 f787 	clz	r7, r7
 8006be0:	007f      	lsls	r7, r7, #1
 8006be2:	fa08 f807 	lsl.w	r8, r8, r7
 8006be6:	ea48 0709 	orr.w	r7, r8, r9

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006bea:	2c02      	cmp	r4, #2
 8006bec:	60c7      	str	r7, [r0, #12]
 8006bee:	d047      	beq.n	8006c80 <LL_GPIO_Init+0xf4>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006bf0:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf2:	fa93 f8a3 	rbit	r8, r3
  if (value == 0U)
 8006bf6:	f1b8 0f00 	cmp.w	r8, #0
 8006bfa:	d007      	beq.n	8006c0c <LL_GPIO_Init+0x80>
  return __builtin_clz(value);
 8006bfc:	fab8 f888 	clz	r8, r8
 8006c00:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8006c04:	fa0e f808 	lsl.w	r8, lr, r8
 8006c08:	ea27 0708 	bic.w	r7, r7, r8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d057      	beq.n	8006cc4 <LL_GPIO_Init+0x138>
  return __builtin_clz(value);
 8006c14:	fab3 f383 	clz	r3, r3
 8006c18:	005b      	lsls	r3, r3, #1
 8006c1a:	409c      	lsls	r4, r3
 8006c1c:	433c      	orrs	r4, r7
 8006c1e:	6004      	str	r4, [r0, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
<<<<<<< HEAD
 80069b0:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80069b2:	fa35 f302 	lsrs.w	r3, r5, r2
 80069b6:	d049      	beq.n	8006a4c <LL_GPIO_Init+0x130>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80069b8:	fa0c f302 	lsl.w	r3, ip, r2
    if (currentpin != 0x00u)
 80069bc:	402b      	ands	r3, r5
 80069be:	d0f7      	beq.n	80069b0 <LL_GPIO_Init+0x94>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80069c0:	684c      	ldr	r4, [r1, #4]
 80069c2:	1e67      	subs	r7, r4, #1
 80069c4:	2f01      	cmp	r7, #1
 80069c6:	d8bf      	bhi.n	8006948 <LL_GPIO_Init+0x2c>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80069c8:	f8d1 8008 	ldr.w	r8, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80069cc:	f8d0 9008 	ldr.w	r9, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d0:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80069d4:	b137      	cbz	r7, 80069e4 <LL_GPIO_Init+0xc8>
  return __builtin_clz(value);
 80069d6:	fab7 f787 	clz	r7, r7
 80069da:	007f      	lsls	r7, r7, #1
 80069dc:	fa0e f707 	lsl.w	r7, lr, r7
 80069e0:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069e4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80069e8:	2f00      	cmp	r7, #0
 80069ea:	d055      	beq.n	8006a98 <LL_GPIO_Init+0x17c>
  return __builtin_clz(value);
 80069ec:	fab7 f787 	clz	r7, r7
 80069f0:	007f      	lsls	r7, r7, #1
 80069f2:	fa08 f807 	lsl.w	r8, r8, r7
 80069f6:	ea48 0709 	orr.w	r7, r8, r9
 80069fa:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80069fc:	6847      	ldr	r7, [r0, #4]
 80069fe:	9e01      	ldr	r6, [sp, #4]
 8006a00:	4037      	ands	r7, r6
 8006a02:	68ce      	ldr	r6, [r1, #12]
 8006a04:	fb06 f805 	mul.w	r8, r6, r5
 8006a08:	ea47 0708 	orr.w	r7, r7, r8
 8006a0c:	6047      	str	r7, [r0, #4]
}
 8006a0e:	e79b      	b.n	8006948 <LL_GPIO_Init+0x2c>
        if (currentpin < LL_GPIO_PIN_8)
 8006a10:	2bff      	cmp	r3, #255	@ 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006a12:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 8006a16:	d821      	bhi.n	8006a5c <LL_GPIO_Init+0x140>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006a18:	f8d0 8020 	ldr.w	r8, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a1c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006a20:	b147      	cbz	r7, 8006a34 <LL_GPIO_Init+0x118>
  return __builtin_clz(value);
 8006a22:	fab7 f787 	clz	r7, r7
 8006a26:	00bf      	lsls	r7, r7, #2
 8006a28:	f04f 0a0f 	mov.w	sl, #15
 8006a2c:	fa0a f707 	lsl.w	r7, sl, r7
 8006a30:	ea28 0807 	bic.w	r8, r8, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a34:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006a38:	b397      	cbz	r7, 8006aa0 <LL_GPIO_Init+0x184>
  return __builtin_clz(value);
 8006a3a:	fab7 f787 	clz	r7, r7
 8006a3e:	00bf      	lsls	r7, r7, #2
 8006a40:	fa09 f707 	lsl.w	r7, r9, r7
 8006a44:	ea47 0708 	orr.w	r7, r7, r8
 8006a48:	6207      	str	r7, [r0, #32]
}
 8006a4a:	e799      	b.n	8006980 <LL_GPIO_Init+0x64>
  }
  return (SUCCESS);
}
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	b003      	add	sp, #12
 8006a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a54:	2340      	movs	r3, #64	@ 0x40
 8006a56:	e7a8      	b.n	80069aa <LL_GPIO_Init+0x8e>
 8006a58:	2740      	movs	r7, #64	@ 0x40
 8006a5a:	e78a      	b.n	8006972 <LL_GPIO_Init+0x56>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006a5c:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 8006a60:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a62:	fa97 faa7 	rbit	sl, r7
  if (value == 0U)
 8006a66:	f1ba 0f00 	cmp.w	sl, #0
 8006a6a:	d009      	beq.n	8006a80 <LL_GPIO_Init+0x164>
  return __builtin_clz(value);
 8006a6c:	faba fa8a 	clz	sl, sl
 8006a70:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8006a74:	f04f 0b0f 	mov.w	fp, #15
 8006a78:	fa0b fa0a 	lsl.w	sl, fp, sl
 8006a7c:	ea28 080a 	bic.w	r8, r8, sl
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a80:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 8006a84:	b157      	cbz	r7, 8006a9c <LL_GPIO_Init+0x180>
  return __builtin_clz(value);
 8006a86:	fab7 f787 	clz	r7, r7
 8006a8a:	00bf      	lsls	r7, r7, #2
 8006a8c:	fa09 f907 	lsl.w	r9, r9, r7
 8006a90:	ea49 0708 	orr.w	r7, r9, r8
 8006a94:	6247      	str	r7, [r0, #36]	@ 0x24
}
 8006a96:	e773      	b.n	8006980 <LL_GPIO_Init+0x64>
 8006a98:	2740      	movs	r7, #64	@ 0x40
 8006a9a:	e7aa      	b.n	80069f2 <LL_GPIO_Init+0xd6>
 8006a9c:	2780      	movs	r7, #128	@ 0x80
 8006a9e:	e7f5      	b.n	8006a8c <LL_GPIO_Init+0x170>
 8006aa0:	2780      	movs	r7, #128	@ 0x80
 8006aa2:	e7cd      	b.n	8006a40 <LL_GPIO_Init+0x124>

08006aa4 <LL_RCC_GetUSARTClockFreq>:
=======
 8006c20:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8006c22:	fa35 f302 	lsrs.w	r3, r5, r2
 8006c26:	d049      	beq.n	8006cbc <LL_GPIO_Init+0x130>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8006c28:	fa0c f302 	lsl.w	r3, ip, r2
    if (currentpin != 0x00u)
 8006c2c:	402b      	ands	r3, r5
 8006c2e:	d0f7      	beq.n	8006c20 <LL_GPIO_Init+0x94>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006c30:	684c      	ldr	r4, [r1, #4]
 8006c32:	1e67      	subs	r7, r4, #1
 8006c34:	2f01      	cmp	r7, #1
 8006c36:	d8bf      	bhi.n	8006bb8 <LL_GPIO_Init+0x2c>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006c38:	f8d1 8008 	ldr.w	r8, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8006c3c:	f8d0 9008 	ldr.w	r9, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c40:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006c44:	b137      	cbz	r7, 8006c54 <LL_GPIO_Init+0xc8>
  return __builtin_clz(value);
 8006c46:	fab7 f787 	clz	r7, r7
 8006c4a:	007f      	lsls	r7, r7, #1
 8006c4c:	fa0e f707 	lsl.w	r7, lr, r7
 8006c50:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c54:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006c58:	2f00      	cmp	r7, #0
 8006c5a:	d055      	beq.n	8006d08 <LL_GPIO_Init+0x17c>
  return __builtin_clz(value);
 8006c5c:	fab7 f787 	clz	r7, r7
 8006c60:	007f      	lsls	r7, r7, #1
 8006c62:	fa08 f807 	lsl.w	r8, r8, r7
 8006c66:	ea48 0709 	orr.w	r7, r8, r9
 8006c6a:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006c6c:	6847      	ldr	r7, [r0, #4]
 8006c6e:	9e01      	ldr	r6, [sp, #4]
 8006c70:	4037      	ands	r7, r6
 8006c72:	68ce      	ldr	r6, [r1, #12]
 8006c74:	fb06 f805 	mul.w	r8, r6, r5
 8006c78:	ea47 0708 	orr.w	r7, r7, r8
 8006c7c:	6047      	str	r7, [r0, #4]
}
 8006c7e:	e79b      	b.n	8006bb8 <LL_GPIO_Init+0x2c>
        if (currentpin < LL_GPIO_PIN_8)
 8006c80:	2bff      	cmp	r3, #255	@ 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006c82:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 8006c86:	d821      	bhi.n	8006ccc <LL_GPIO_Init+0x140>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8006c88:	f8d0 8020 	ldr.w	r8, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c8c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006c90:	b147      	cbz	r7, 8006ca4 <LL_GPIO_Init+0x118>
  return __builtin_clz(value);
 8006c92:	fab7 f787 	clz	r7, r7
 8006c96:	00bf      	lsls	r7, r7, #2
 8006c98:	f04f 0a0f 	mov.w	sl, #15
 8006c9c:	fa0a f707 	lsl.w	r7, sl, r7
 8006ca0:	ea28 0807 	bic.w	r8, r8, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca4:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8006ca8:	b397      	cbz	r7, 8006d10 <LL_GPIO_Init+0x184>
  return __builtin_clz(value);
 8006caa:	fab7 f787 	clz	r7, r7
 8006cae:	00bf      	lsls	r7, r7, #2
 8006cb0:	fa09 f707 	lsl.w	r7, r9, r7
 8006cb4:	ea47 0708 	orr.w	r7, r7, r8
 8006cb8:	6207      	str	r7, [r0, #32]
}
 8006cba:	e799      	b.n	8006bf0 <LL_GPIO_Init+0x64>
  }
  return (SUCCESS);
}
 8006cbc:	2000      	movs	r0, #0
 8006cbe:	b003      	add	sp, #12
 8006cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc4:	2340      	movs	r3, #64	@ 0x40
 8006cc6:	e7a8      	b.n	8006c1a <LL_GPIO_Init+0x8e>
 8006cc8:	2740      	movs	r7, #64	@ 0x40
 8006cca:	e78a      	b.n	8006be2 <LL_GPIO_Init+0x56>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006ccc:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 8006cd0:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd2:	fa97 faa7 	rbit	sl, r7
  if (value == 0U)
 8006cd6:	f1ba 0f00 	cmp.w	sl, #0
 8006cda:	d009      	beq.n	8006cf0 <LL_GPIO_Init+0x164>
  return __builtin_clz(value);
 8006cdc:	faba fa8a 	clz	sl, sl
 8006ce0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8006ce4:	f04f 0b0f 	mov.w	fp, #15
 8006ce8:	fa0b fa0a 	lsl.w	sl, fp, sl
 8006cec:	ea28 080a 	bic.w	r8, r8, sl
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf0:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 8006cf4:	b157      	cbz	r7, 8006d0c <LL_GPIO_Init+0x180>
  return __builtin_clz(value);
 8006cf6:	fab7 f787 	clz	r7, r7
 8006cfa:	00bf      	lsls	r7, r7, #2
 8006cfc:	fa09 f907 	lsl.w	r9, r9, r7
 8006d00:	ea49 0708 	orr.w	r7, r9, r8
 8006d04:	6247      	str	r7, [r0, #36]	@ 0x24
}
 8006d06:	e773      	b.n	8006bf0 <LL_GPIO_Init+0x64>
 8006d08:	2740      	movs	r7, #64	@ 0x40
 8006d0a:	e7aa      	b.n	8006c62 <LL_GPIO_Init+0xd6>
 8006d0c:	2780      	movs	r7, #128	@ 0x80
 8006d0e:	e7f5      	b.n	8006cfc <LL_GPIO_Init+0x170>
 8006d10:	2780      	movs	r7, #128	@ 0x80
 8006d12:	e7cd      	b.n	8006cb0 <LL_GPIO_Init+0x124>

08006d14 <LL_RCC_GetUSARTClockFreq>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
<<<<<<< HEAD
 8006aa4:	2803      	cmp	r0, #3
{
 8006aa6:	b430      	push	{r4, r5}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8006aa8:	d032      	beq.n	8006b10 <LL_RCC_GetUSARTClockFreq+0x6c>
=======
 8006d14:	2803      	cmp	r0, #3
{
 8006d16:	b430      	push	{r4, r5}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8006d18:	d032      	beq.n	8006d80 <LL_RCC_GetUSARTClockFreq+0x6c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
<<<<<<< HEAD
 8006aaa:	280c      	cmp	r0, #12
 8006aac:	d004      	beq.n	8006ab8 <LL_RCC_GetUSARTClockFreq+0x14>
=======
 8006d1a:	280c      	cmp	r0, #12
 8006d1c:	d004      	beq.n	8006d28 <LL_RCC_GetUSARTClockFreq+0x14>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
<<<<<<< HEAD
 8006aae:	2830      	cmp	r0, #48	@ 0x30
 8006ab0:	d057      	beq.n	8006b62 <LL_RCC_GetUSARTClockFreq+0xbe>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006ab2:	2000      	movs	r0, #0
=======
 8006d1e:	2830      	cmp	r0, #48	@ 0x30
 8006d20:	d057      	beq.n	8006dd2 <LL_RCC_GetUSARTClockFreq+0xbe>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006d22:	2000      	movs	r0, #0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
}
<<<<<<< HEAD
 8006ab4:	bc30      	pop	{r4, r5}
 8006ab6:	4770      	bx	lr
=======
 8006d24:	bc30      	pop	{r4, r5}
 8006d26:	4770      	bx	lr
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
<<<<<<< HEAD
 8006ab8:	4a66      	ldr	r2, [pc, #408]	@ (8006c54 <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006aba:	4967      	ldr	r1, [pc, #412]	@ (8006c58 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8006abc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006ac0:	f003 030c 	and.w	r3, r3, #12
 8006ac4:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8006ac8:	428b      	cmp	r3, r1
 8006aca:	d07c      	beq.n	8006bc6 <LL_RCC_GetUSARTClockFreq+0x122>
 8006acc:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8006ad0:	d040      	beq.n	8006b54 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006ad2:	3904      	subs	r1, #4
 8006ad4:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006ad6:	6893      	ldr	r3, [r2, #8]
 8006ad8:	f003 030c 	and.w	r3, r3, #12
 8006adc:	d054      	beq.n	8006b88 <LL_RCC_GetUSARTClockFreq+0xe4>
=======
 8006d28:	4a66      	ldr	r2, [pc, #408]	@ (8006ec4 <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006d2a:	4967      	ldr	r1, [pc, #412]	@ (8006ec8 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8006d2c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006d30:	f003 030c 	and.w	r3, r3, #12
 8006d34:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8006d38:	428b      	cmp	r3, r1
 8006d3a:	d07c      	beq.n	8006e36 <LL_RCC_GetUSARTClockFreq+0x122>
 8006d3c:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8006d40:	d040      	beq.n	8006dc4 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006d42:	3904      	subs	r1, #4
 8006d44:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006d46:	6893      	ldr	r3, [r2, #8]
 8006d48:	f003 030c 	and.w	r3, r3, #12
 8006d4c:	d054      	beq.n	8006df8 <LL_RCC_GetUSARTClockFreq+0xe4>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
static uint32_t RCC_GetSystemClockFreq(void)
{
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
<<<<<<< HEAD
 8006ade:	2b08      	cmp	r3, #8
 8006ae0:	f000 80b6 	beq.w	8006c50 <LL_RCC_GetUSARTClockFreq+0x1ac>
 8006ae4:	2b0c      	cmp	r3, #12
 8006ae6:	d07a      	beq.n	8006bde <LL_RCC_GetUSARTClockFreq+0x13a>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006ae8:	485c      	ldr	r0, [pc, #368]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006aea:	4b5a      	ldr	r3, [pc, #360]	@ (8006c54 <LL_RCC_GetUSARTClockFreq+0x1b0>)
=======
 8006d4e:	2b08      	cmp	r3, #8
 8006d50:	f000 80b6 	beq.w	8006ec0 <LL_RCC_GetUSARTClockFreq+0x1ac>
 8006d54:	2b0c      	cmp	r3, #12
 8006d56:	d07a      	beq.n	8006e4e <LL_RCC_GetUSARTClockFreq+0x13a>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006d58:	485c      	ldr	r0, [pc, #368]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006d5a:	4b5a      	ldr	r3, [pc, #360]	@ (8006ec4 <LL_RCC_GetUSARTClockFreq+0x1b0>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
<<<<<<< HEAD
 8006aec:	495c      	ldr	r1, [pc, #368]	@ (8006c60 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006aee:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f3c2 1203 	ubfx	r2, r2, #4, #4
=======
 8006d5c:	495c      	ldr	r1, [pc, #368]	@ (8006ed0 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006d5e:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f3c2 1203 	ubfx	r2, r2, #4, #4
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
<<<<<<< HEAD
 8006af6:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006afa:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006afc:	4959      	ldr	r1, [pc, #356]	@ (8006c64 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8006afe:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006b00:	f002 021f 	and.w	r2, r2, #31
 8006b04:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006b06:	f003 031f 	and.w	r3, r3, #31
 8006b0a:	40d8      	lsrs	r0, r3
}
 8006b0c:	bc30      	pop	{r4, r5}
 8006b0e:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006b10:	4a50      	ldr	r2, [pc, #320]	@ (8006c54 <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006b12:	4955      	ldr	r1, [pc, #340]	@ (8006c68 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8006b14:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006b18:	f003 0303 	and.w	r3, r3, #3
 8006b1c:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8006b20:	428b      	cmp	r3, r1
 8006b22:	d050      	beq.n	8006bc6 <LL_RCC_GetUSARTClockFreq+0x122>
 8006b24:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8006b28:	d014      	beq.n	8006b54 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006b2a:	3901      	subs	r1, #1
 8006b2c:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006b2e:	6893      	ldr	r3, [r2, #8]
 8006b30:	f003 030c 	and.w	r3, r3, #12
 8006b34:	d028      	beq.n	8006b88 <LL_RCC_GetUSARTClockFreq+0xe4>
  switch (LL_RCC_GetSysClkSource())
 8006b36:	2b08      	cmp	r3, #8
 8006b38:	f000 8088 	beq.w	8006c4c <LL_RCC_GetUSARTClockFreq+0x1a8>
 8006b3c:	2b0c      	cmp	r3, #12
 8006b3e:	d069      	beq.n	8006c14 <LL_RCC_GetUSARTClockFreq+0x170>
      frequency = HSI_VALUE;
 8006b40:	4846      	ldr	r0, [pc, #280]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006b42:	4b44      	ldr	r3, [pc, #272]	@ (8006c54 <LL_RCC_GetUSARTClockFreq+0x1b0>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006b44:	4946      	ldr	r1, [pc, #280]	@ (8006c60 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006b46:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f3c2 1203 	ubfx	r2, r2, #4, #4
=======
 8006d66:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006d6a:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006d6c:	4959      	ldr	r1, [pc, #356]	@ (8006ed4 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8006d6e:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006d70:	f002 021f 	and.w	r2, r2, #31
 8006d74:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006d76:	f003 031f 	and.w	r3, r3, #31
 8006d7a:	40d8      	lsrs	r0, r3
}
 8006d7c:	bc30      	pop	{r4, r5}
 8006d7e:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006d80:	4a50      	ldr	r2, [pc, #320]	@ (8006ec4 <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006d82:	4955      	ldr	r1, [pc, #340]	@ (8006ed8 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8006d84:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006d88:	f003 0303 	and.w	r3, r3, #3
 8006d8c:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8006d90:	428b      	cmp	r3, r1
 8006d92:	d050      	beq.n	8006e36 <LL_RCC_GetUSARTClockFreq+0x122>
 8006d94:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8006d98:	d014      	beq.n	8006dc4 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006d9a:	3901      	subs	r1, #1
 8006d9c:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006d9e:	6893      	ldr	r3, [r2, #8]
 8006da0:	f003 030c 	and.w	r3, r3, #12
 8006da4:	d028      	beq.n	8006df8 <LL_RCC_GetUSARTClockFreq+0xe4>
  switch (LL_RCC_GetSysClkSource())
 8006da6:	2b08      	cmp	r3, #8
 8006da8:	f000 8088 	beq.w	8006ebc <LL_RCC_GetUSARTClockFreq+0x1a8>
 8006dac:	2b0c      	cmp	r3, #12
 8006dae:	d069      	beq.n	8006e84 <LL_RCC_GetUSARTClockFreq+0x170>
      frequency = HSI_VALUE;
 8006db0:	4846      	ldr	r0, [pc, #280]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006db2:	4b44      	ldr	r3, [pc, #272]	@ (8006ec4 <LL_RCC_GetUSARTClockFreq+0x1b0>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006db4:	4946      	ldr	r1, [pc, #280]	@ (8006ed0 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006db6:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f3c2 1203 	ubfx	r2, r2, #4, #4
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
<<<<<<< HEAD
 8006b4e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006b52:	e7d2      	b.n	8006afa <LL_RCC_GetUSARTClockFreq+0x56>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006b54:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8006b58:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8006b5c:	03c0      	lsls	r0, r0, #15
}
 8006b5e:	bc30      	pop	{r4, r5}
 8006b60:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006b62:	4a3c      	ldr	r2, [pc, #240]	@ (8006c54 <LL_RCC_GetUSARTClockFreq+0x1b0>)
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006b64:	4941      	ldr	r1, [pc, #260]	@ (8006c6c <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8006b66:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006b6a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b6e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006b72:	428b      	cmp	r3, r1
 8006b74:	d027      	beq.n	8006bc6 <LL_RCC_GetUSARTClockFreq+0x122>
 8006b76:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8006b7a:	d0eb      	beq.n	8006b54 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006b7c:	3910      	subs	r1, #16
 8006b7e:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006b80:	6893      	ldr	r3, [r2, #8]
 8006b82:	f003 030c 	and.w	r3, r3, #12
 8006b86:	d1aa      	bne.n	8006ade <LL_RCC_GetUSARTClockFreq+0x3a>
  switch (LL_RCC_GetSysClkSource())
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d026      	beq.n	8006bda <LL_RCC_GetUSARTClockFreq+0x136>
 8006b8c:	2b0c      	cmp	r3, #12
 8006b8e:	d122      	bne.n	8006bd6 <LL_RCC_GetUSARTClockFreq+0x132>
=======
 8006dbe:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8006dc2:	e7d2      	b.n	8006d6a <LL_RCC_GetUSARTClockFreq+0x56>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006dc4:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8006dc8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8006dcc:	03c0      	lsls	r0, r0, #15
}
 8006dce:	bc30      	pop	{r4, r5}
 8006dd0:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006dd2:	4a3c      	ldr	r2, [pc, #240]	@ (8006ec4 <LL_RCC_GetUSARTClockFreq+0x1b0>)
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006dd4:	4941      	ldr	r1, [pc, #260]	@ (8006edc <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8006dd6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006dda:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006dde:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006de2:	428b      	cmp	r3, r1
 8006de4:	d027      	beq.n	8006e36 <LL_RCC_GetUSARTClockFreq+0x122>
 8006de6:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8006dea:	d0eb      	beq.n	8006dc4 <LL_RCC_GetUSARTClockFreq+0xb0>
 8006dec:	3910      	subs	r1, #16
 8006dee:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006df0:	6893      	ldr	r3, [r2, #8]
 8006df2:	f003 030c 	and.w	r3, r3, #12
 8006df6:	d1aa      	bne.n	8006d4e <LL_RCC_GetUSARTClockFreq+0x3a>
  switch (LL_RCC_GetSysClkSource())
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d026      	beq.n	8006e4a <LL_RCC_GetUSARTClockFreq+0x136>
 8006dfc:	2b0c      	cmp	r3, #12
 8006dfe:	d122      	bne.n	8006e46 <LL_RCC_GetUSARTClockFreq+0x132>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
<<<<<<< HEAD
 8006b90:	68d5      	ldr	r5, [r2, #12]
=======
 8006e00:	68d5      	ldr	r5, [r2, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
<<<<<<< HEAD
 8006b92:	68d0      	ldr	r0, [r2, #12]
=======
 8006e02:	68d0      	ldr	r0, [r2, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
<<<<<<< HEAD
 8006b94:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006b96:	68d3      	ldr	r3, [r2, #12]
=======
 8006e04:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006e06:	68d3      	ldr	r3, [r2, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
<<<<<<< HEAD
 8006b98:	4c35      	ldr	r4, [pc, #212]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
=======
 8006e08:	4c35      	ldr	r4, [pc, #212]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
<<<<<<< HEAD
 8006b9a:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006b9e:	492f      	ldr	r1, [pc, #188]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006ba0:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006ba4:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006ba8:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006bac:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006bae:	2d03      	cmp	r5, #3
 8006bb0:	bf08      	it	eq
 8006bb2:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006bb4:	3201      	adds	r2, #1
 8006bb6:	005b      	lsls	r3, r3, #1
 8006bb8:	fb01 f000 	mul.w	r0, r1, r0
 8006bbc:	fbb0 f0f2 	udiv	r0, r0, r2
 8006bc0:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006bc4:	e776      	b.n	8006ab4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006bc6:	6810      	ldr	r0, [r2, #0]
          usart_frequency = HSI_VALUE;
 8006bc8:	4b24      	ldr	r3, [pc, #144]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8006bca:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8006bce:	bf18      	it	ne
 8006bd0:	4618      	movne	r0, r3
}
 8006bd2:	bc30      	pop	{r4, r5}
 8006bd4:	4770      	bx	lr
          usart_frequency = HSI_VALUE;
 8006bd6:	4821      	ldr	r0, [pc, #132]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return usart_frequency;
 8006bd8:	e76c      	b.n	8006ab4 <LL_RCC_GetUSARTClockFreq+0x10>
      frequency = HSE_VALUE;
 8006bda:	4825      	ldr	r0, [pc, #148]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006bdc:	e76a      	b.n	8006ab4 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006bde:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006be0:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006be2:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006be4:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006be6:	4c22      	ldr	r4, [pc, #136]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006be8:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006bec:	491b      	ldr	r1, [pc, #108]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006bee:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006bf2:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006bf6:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006bfa:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006bfc:	2d03      	cmp	r5, #3
 8006bfe:	bf08      	it	eq
 8006c00:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c02:	3201      	adds	r2, #1
 8006c04:	005b      	lsls	r3, r3, #1
 8006c06:	fb01 f000 	mul.w	r0, r1, r0
 8006c0a:	fbb0 f0f2 	udiv	r0, r0, r2
 8006c0e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006c12:	e76a      	b.n	8006aea <LL_RCC_GetUSARTClockFreq+0x46>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006c14:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006c16:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006c18:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006c1a:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006c1c:	4c14      	ldr	r4, [pc, #80]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c1e:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006c22:	490e      	ldr	r1, [pc, #56]	@ (8006c5c <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006c24:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c28:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006c2c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006c30:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006c32:	f1bc 0f03 	cmp.w	ip, #3
 8006c36:	bf08      	it	eq
 8006c38:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c3a:	3201      	adds	r2, #1
 8006c3c:	005b      	lsls	r3, r3, #1
 8006c3e:	fb01 f000 	mul.w	r0, r1, r0
 8006c42:	fbb0 f0f2 	udiv	r0, r0, r2
 8006c46:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006c4a:	e77a      	b.n	8006b42 <LL_RCC_GetUSARTClockFreq+0x9e>
  switch (LL_RCC_GetSysClkSource())
 8006c4c:	4808      	ldr	r0, [pc, #32]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006c4e:	e778      	b.n	8006b42 <LL_RCC_GetUSARTClockFreq+0x9e>
 8006c50:	4807      	ldr	r0, [pc, #28]	@ (8006c70 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006c52:	e74a      	b.n	8006aea <LL_RCC_GetUSARTClockFreq+0x46>
 8006c54:	40021000 	.word	0x40021000
 8006c58:	000c0008 	.word	0x000c0008
 8006c5c:	00f42400 	.word	0x00f42400
 8006c60:	08052268 	.word	0x08052268
 8006c64:	08052260 	.word	0x08052260
 8006c68:	00030002 	.word	0x00030002
 8006c6c:	00300020 	.word	0x00300020
 8006c70:	007a1200 	.word	0x007a1200

08006c74 <LL_RCC_GetUARTClockFreq>:
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006c74:	28c0      	cmp	r0, #192	@ 0xc0
{
 8006c76:	b430      	push	{r4, r5}
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006c78:	d031      	beq.n	8006cde <LL_RCC_GetUARTClockFreq+0x6a>
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8006c7a:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 8006c7e:	d12b      	bne.n	8006cd8 <LL_RCC_GetUARTClockFreq+0x64>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006c80:	4a58      	ldr	r2, [pc, #352]	@ (8006de4 <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006c82:	4959      	ldr	r1, [pc, #356]	@ (8006de8 <LL_RCC_GetUARTClockFreq+0x174>)
 8006c84:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006c88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c8c:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8006c90:	428b      	cmp	r3, r1
 8006c92:	d07e      	beq.n	8006d92 <LL_RCC_GetUARTClockFreq+0x11e>
 8006c94:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8006c98:	d074      	beq.n	8006d84 <LL_RCC_GetUARTClockFreq+0x110>
 8006c9a:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8006c9e:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006ca0:	6893      	ldr	r3, [r2, #8]
 8006ca2:	f003 030c 	and.w	r3, r3, #12
 8006ca6:	d04e      	beq.n	8006d46 <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8006ca8:	2b08      	cmp	r3, #8
 8006caa:	d04a      	beq.n	8006d42 <LL_RCC_GetUARTClockFreq+0xce>
 8006cac:	2b0c      	cmp	r3, #12
 8006cae:	d07c      	beq.n	8006daa <LL_RCC_GetUARTClockFreq+0x136>
      frequency = HSI_VALUE;
 8006cb0:	484e      	ldr	r0, [pc, #312]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006cb2:	4b4c      	ldr	r3, [pc, #304]	@ (8006de4 <LL_RCC_GetUARTClockFreq+0x170>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006cb4:	494e      	ldr	r1, [pc, #312]	@ (8006df0 <LL_RCC_GetUARTClockFreq+0x17c>)
 8006cb6:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006cbe:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006cc2:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006cc4:	494b      	ldr	r1, [pc, #300]	@ (8006df4 <LL_RCC_GetUARTClockFreq+0x180>)
 8006cc6:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006cc8:	f002 021f 	and.w	r2, r2, #31
 8006ccc:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006cce:	f003 031f 	and.w	r3, r3, #31
 8006cd2:	40d8      	lsrs	r0, r3
}
 8006cd4:	bc30      	pop	{r4, r5}
 8006cd6:	4770      	bx	lr
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006cd8:	2000      	movs	r0, #0
}
 8006cda:	bc30      	pop	{r4, r5}
 8006cdc:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006cde:	4a41      	ldr	r2, [pc, #260]	@ (8006de4 <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006ce0:	4945      	ldr	r1, [pc, #276]	@ (8006df8 <LL_RCC_GetUARTClockFreq+0x184>)
 8006ce2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006ce6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cea:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8006cee:	428b      	cmp	r3, r1
 8006cf0:	d04f      	beq.n	8006d92 <LL_RCC_GetUARTClockFreq+0x11e>
 8006cf2:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8006cf6:	d045      	beq.n	8006d84 <LL_RCC_GetUARTClockFreq+0x110>
 8006cf8:	3940      	subs	r1, #64	@ 0x40
 8006cfa:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006cfc:	6893      	ldr	r3, [r2, #8]
 8006cfe:	f003 030c 	and.w	r3, r3, #12
 8006d02:	d020      	beq.n	8006d46 <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	d01c      	beq.n	8006d42 <LL_RCC_GetUARTClockFreq+0xce>
 8006d08:	2b0c      	cmp	r3, #12
 8006d0a:	d1d1      	bne.n	8006cb0 <LL_RCC_GetUARTClockFreq+0x3c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006d0c:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006d0e:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006d10:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006d12:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006d14:	4c39      	ldr	r4, [pc, #228]	@ (8006dfc <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d16:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006d1a:	4934      	ldr	r1, [pc, #208]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006d1c:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d20:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006d24:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006d28:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006d2a:	2d03      	cmp	r5, #3
 8006d2c:	bf08      	it	eq
 8006d2e:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d30:	3201      	adds	r2, #1
 8006d32:	005b      	lsls	r3, r3, #1
 8006d34:	fb01 f000 	mul.w	r0, r1, r0
 8006d38:	fbb0 f0f2 	udiv	r0, r0, r2
 8006d3c:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006d40:	e7b7      	b.n	8006cb2 <LL_RCC_GetUARTClockFreq+0x3e>
  switch (LL_RCC_GetSysClkSource())
 8006d42:	482e      	ldr	r0, [pc, #184]	@ (8006dfc <LL_RCC_GetUARTClockFreq+0x188>)
 8006d44:	e7b5      	b.n	8006cb2 <LL_RCC_GetUARTClockFreq+0x3e>
 8006d46:	2b08      	cmp	r3, #8
 8006d48:	d02d      	beq.n	8006da6 <LL_RCC_GetUARTClockFreq+0x132>
 8006d4a:	2b0c      	cmp	r3, #12
 8006d4c:	d129      	bne.n	8006da2 <LL_RCC_GetUARTClockFreq+0x12e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006d4e:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006d50:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006d52:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006d54:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006d56:	4c29      	ldr	r4, [pc, #164]	@ (8006dfc <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d58:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006d5c:	4923      	ldr	r1, [pc, #140]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006d5e:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d62:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006d66:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006d6a:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006d6c:	2d03      	cmp	r5, #3
 8006d6e:	bf08      	it	eq
 8006d70:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d72:	3201      	adds	r2, #1
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	fb01 f000 	mul.w	r0, r1, r0
 8006d7a:	fbb0 f0f2 	udiv	r0, r0, r2
 8006d7e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006d82:	e7aa      	b.n	8006cda <LL_RCC_GetUARTClockFreq+0x66>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006d84:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8006d88:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8006d8c:	03c0      	lsls	r0, r0, #15
}
 8006d8e:	bc30      	pop	{r4, r5}
 8006d90:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006d92:	6810      	ldr	r0, [r2, #0]
 8006d94:	4b15      	ldr	r3, [pc, #84]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
 8006d96:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8006d9a:	bf18      	it	ne
 8006d9c:	4618      	movne	r0, r3
 8006d9e:	bc30      	pop	{r4, r5}
 8006da0:	4770      	bx	lr
  switch (LL_RCC_GetSysClkSource())
 8006da2:	4812      	ldr	r0, [pc, #72]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
  return uart_frequency;
 8006da4:	e799      	b.n	8006cda <LL_RCC_GetUARTClockFreq+0x66>
      frequency = HSE_VALUE;
 8006da6:	4815      	ldr	r0, [pc, #84]	@ (8006dfc <LL_RCC_GetUARTClockFreq+0x188>)
 8006da8:	e797      	b.n	8006cda <LL_RCC_GetUARTClockFreq+0x66>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006daa:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006dac:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006dae:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006db0:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006db2:	4c12      	ldr	r4, [pc, #72]	@ (8006dfc <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006db4:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006db8:	490c      	ldr	r1, [pc, #48]	@ (8006dec <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006dba:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006dbe:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006dc2:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006dc6:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006dc8:	f1bc 0f03 	cmp.w	ip, #3
 8006dcc:	bf08      	it	eq
 8006dce:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006dd0:	3201      	adds	r2, #1
 8006dd2:	005b      	lsls	r3, r3, #1
 8006dd4:	fb01 f000 	mul.w	r0, r1, r0
 8006dd8:	fbb0 f0f2 	udiv	r0, r0, r2
 8006ddc:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006de0:	e767      	b.n	8006cb2 <LL_RCC_GetUARTClockFreq+0x3e>
 8006de2:	bf00      	nop
 8006de4:	40021000 	.word	0x40021000
 8006de8:	03000200 	.word	0x03000200
 8006dec:	00f42400 	.word	0x00f42400
 8006df0:	08052268 	.word	0x08052268
 8006df4:	08052260 	.word	0x08052260
 8006df8:	00c00080 	.word	0x00c00080
 8006dfc:	007a1200 	.word	0x007a1200

08006e00 <LL_TIM_Init>:
=======
 8006e0a:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006e0e:	492f      	ldr	r1, [pc, #188]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e10:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e14:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e18:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006e1c:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006e1e:	2d03      	cmp	r5, #3
 8006e20:	bf08      	it	eq
 8006e22:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e24:	3201      	adds	r2, #1
 8006e26:	005b      	lsls	r3, r3, #1
 8006e28:	fb01 f000 	mul.w	r0, r1, r0
 8006e2c:	fbb0 f0f2 	udiv	r0, r0, r2
 8006e30:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006e34:	e776      	b.n	8006d24 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006e36:	6810      	ldr	r0, [r2, #0]
          usart_frequency = HSI_VALUE;
 8006e38:	4b24      	ldr	r3, [pc, #144]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8006e3a:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8006e3e:	bf18      	it	ne
 8006e40:	4618      	movne	r0, r3
}
 8006e42:	bc30      	pop	{r4, r5}
 8006e44:	4770      	bx	lr
          usart_frequency = HSI_VALUE;
 8006e46:	4821      	ldr	r0, [pc, #132]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return usart_frequency;
 8006e48:	e76c      	b.n	8006d24 <LL_RCC_GetUSARTClockFreq+0x10>
      frequency = HSE_VALUE;
 8006e4a:	4825      	ldr	r0, [pc, #148]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006e4c:	e76a      	b.n	8006d24 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e4e:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e50:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006e52:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006e54:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006e56:	4c22      	ldr	r4, [pc, #136]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e58:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006e5c:	491b      	ldr	r1, [pc, #108]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e5e:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e62:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e66:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006e6a:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006e6c:	2d03      	cmp	r5, #3
 8006e6e:	bf08      	it	eq
 8006e70:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e72:	3201      	adds	r2, #1
 8006e74:	005b      	lsls	r3, r3, #1
 8006e76:	fb01 f000 	mul.w	r0, r1, r0
 8006e7a:	fbb0 f0f2 	udiv	r0, r0, r2
 8006e7e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006e82:	e76a      	b.n	8006d5a <LL_RCC_GetUSARTClockFreq+0x46>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e84:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e86:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006e88:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006e8a:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006e8c:	4c14      	ldr	r4, [pc, #80]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e8e:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006e92:	490e      	ldr	r1, [pc, #56]	@ (8006ecc <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006e94:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006e98:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006e9c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006ea0:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006ea2:	f1bc 0f03 	cmp.w	ip, #3
 8006ea6:	bf08      	it	eq
 8006ea8:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006eaa:	3201      	adds	r2, #1
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	fb01 f000 	mul.w	r0, r1, r0
 8006eb2:	fbb0 f0f2 	udiv	r0, r0, r2
 8006eb6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006eba:	e77a      	b.n	8006db2 <LL_RCC_GetUSARTClockFreq+0x9e>
  switch (LL_RCC_GetSysClkSource())
 8006ebc:	4808      	ldr	r0, [pc, #32]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006ebe:	e778      	b.n	8006db2 <LL_RCC_GetUSARTClockFreq+0x9e>
 8006ec0:	4807      	ldr	r0, [pc, #28]	@ (8006ee0 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006ec2:	e74a      	b.n	8006d5a <LL_RCC_GetUSARTClockFreq+0x46>
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	000c0008 	.word	0x000c0008
 8006ecc:	00f42400 	.word	0x00f42400
 8006ed0:	0805ca88 	.word	0x0805ca88
 8006ed4:	0805ca80 	.word	0x0805ca80
 8006ed8:	00030002 	.word	0x00030002
 8006edc:	00300020 	.word	0x00300020
 8006ee0:	007a1200 	.word	0x007a1200

08006ee4 <LL_RCC_GetUARTClockFreq>:
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006ee4:	28c0      	cmp	r0, #192	@ 0xc0
{
 8006ee6:	b430      	push	{r4, r5}
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006ee8:	d031      	beq.n	8006f4e <LL_RCC_GetUARTClockFreq+0x6a>
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8006eea:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 8006eee:	d12b      	bne.n	8006f48 <LL_RCC_GetUARTClockFreq+0x64>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006ef0:	4a58      	ldr	r2, [pc, #352]	@ (8007054 <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006ef2:	4959      	ldr	r1, [pc, #356]	@ (8007058 <LL_RCC_GetUARTClockFreq+0x174>)
 8006ef4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006ef8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006efc:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8006f00:	428b      	cmp	r3, r1
 8006f02:	d07e      	beq.n	8007002 <LL_RCC_GetUARTClockFreq+0x11e>
 8006f04:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8006f08:	d074      	beq.n	8006ff4 <LL_RCC_GetUARTClockFreq+0x110>
 8006f0a:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8006f0e:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006f10:	6893      	ldr	r3, [r2, #8]
 8006f12:	f003 030c 	and.w	r3, r3, #12
 8006f16:	d04e      	beq.n	8006fb6 <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	d04a      	beq.n	8006fb2 <LL_RCC_GetUARTClockFreq+0xce>
 8006f1c:	2b0c      	cmp	r3, #12
 8006f1e:	d07c      	beq.n	800701a <LL_RCC_GetUARTClockFreq+0x136>
      frequency = HSI_VALUE;
 8006f20:	484e      	ldr	r0, [pc, #312]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006f22:	4b4c      	ldr	r3, [pc, #304]	@ (8007054 <LL_RCC_GetUARTClockFreq+0x170>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006f24:	494e      	ldr	r1, [pc, #312]	@ (8007060 <LL_RCC_GetUARTClockFreq+0x17c>)
 8006f26:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006f2e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006f32:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006f34:	494b      	ldr	r1, [pc, #300]	@ (8007064 <LL_RCC_GetUARTClockFreq+0x180>)
 8006f36:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006f38:	f002 021f 	and.w	r2, r2, #31
 8006f3c:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006f3e:	f003 031f 	and.w	r3, r3, #31
 8006f42:	40d8      	lsrs	r0, r3
}
 8006f44:	bc30      	pop	{r4, r5}
 8006f46:	4770      	bx	lr
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006f48:	2000      	movs	r0, #0
}
 8006f4a:	bc30      	pop	{r4, r5}
 8006f4c:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8006f4e:	4a41      	ldr	r2, [pc, #260]	@ (8007054 <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006f50:	4945      	ldr	r1, [pc, #276]	@ (8007068 <LL_RCC_GetUARTClockFreq+0x184>)
 8006f52:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006f56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f5a:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8006f5e:	428b      	cmp	r3, r1
 8006f60:	d04f      	beq.n	8007002 <LL_RCC_GetUARTClockFreq+0x11e>
 8006f62:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8006f66:	d045      	beq.n	8006ff4 <LL_RCC_GetUARTClockFreq+0x110>
 8006f68:	3940      	subs	r1, #64	@ 0x40
 8006f6a:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006f6c:	6893      	ldr	r3, [r2, #8]
 8006f6e:	f003 030c 	and.w	r3, r3, #12
 8006f72:	d020      	beq.n	8006fb6 <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 8006f74:	2b08      	cmp	r3, #8
 8006f76:	d01c      	beq.n	8006fb2 <LL_RCC_GetUARTClockFreq+0xce>
 8006f78:	2b0c      	cmp	r3, #12
 8006f7a:	d1d1      	bne.n	8006f20 <LL_RCC_GetUARTClockFreq+0x3c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006f7c:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006f7e:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006f80:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006f82:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006f84:	4c39      	ldr	r4, [pc, #228]	@ (800706c <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006f86:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006f8a:	4934      	ldr	r1, [pc, #208]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006f8c:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006f90:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006f94:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006f98:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006f9a:	2d03      	cmp	r5, #3
 8006f9c:	bf08      	it	eq
 8006f9e:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006fa0:	3201      	adds	r2, #1
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	fb01 f000 	mul.w	r0, r1, r0
 8006fa8:	fbb0 f0f2 	udiv	r0, r0, r2
 8006fac:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006fb0:	e7b7      	b.n	8006f22 <LL_RCC_GetUARTClockFreq+0x3e>
  switch (LL_RCC_GetSysClkSource())
 8006fb2:	482e      	ldr	r0, [pc, #184]	@ (800706c <LL_RCC_GetUARTClockFreq+0x188>)
 8006fb4:	e7b5      	b.n	8006f22 <LL_RCC_GetUARTClockFreq+0x3e>
 8006fb6:	2b08      	cmp	r3, #8
 8006fb8:	d02d      	beq.n	8007016 <LL_RCC_GetUARTClockFreq+0x132>
 8006fba:	2b0c      	cmp	r3, #12
 8006fbc:	d129      	bne.n	8007012 <LL_RCC_GetUARTClockFreq+0x12e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006fbe:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006fc0:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006fc2:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006fc4:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8006fc6:	4c29      	ldr	r4, [pc, #164]	@ (800706c <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006fc8:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8006fcc:	4923      	ldr	r1, [pc, #140]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006fce:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006fd2:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006fd6:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8006fda:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8006fdc:	2d03      	cmp	r5, #3
 8006fde:	bf08      	it	eq
 8006fe0:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006fe2:	3201      	adds	r2, #1
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	fb01 f000 	mul.w	r0, r1, r0
 8006fea:	fbb0 f0f2 	udiv	r0, r0, r2
 8006fee:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006ff2:	e7aa      	b.n	8006f4a <LL_RCC_GetUARTClockFreq+0x66>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006ff4:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8006ff8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8006ffc:	03c0      	lsls	r0, r0, #15
}
 8006ffe:	bc30      	pop	{r4, r5}
 8007000:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8007002:	6810      	ldr	r0, [r2, #0]
 8007004:	4b15      	ldr	r3, [pc, #84]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
 8007006:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 800700a:	bf18      	it	ne
 800700c:	4618      	movne	r0, r3
 800700e:	bc30      	pop	{r4, r5}
 8007010:	4770      	bx	lr
  switch (LL_RCC_GetSysClkSource())
 8007012:	4812      	ldr	r0, [pc, #72]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
  return uart_frequency;
 8007014:	e799      	b.n	8006f4a <LL_RCC_GetUARTClockFreq+0x66>
      frequency = HSE_VALUE;
 8007016:	4815      	ldr	r0, [pc, #84]	@ (800706c <LL_RCC_GetUARTClockFreq+0x188>)
 8007018:	e797      	b.n	8006f4a <LL_RCC_GetUARTClockFreq+0x66>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800701a:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800701c:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800701e:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8007020:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8007022:	4c12      	ldr	r4, [pc, #72]	@ (800706c <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8007024:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8007028:	490c      	ldr	r1, [pc, #48]	@ (800705c <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800702a:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800702e:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007032:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8007036:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8007038:	f1bc 0f03 	cmp.w	ip, #3
 800703c:	bf08      	it	eq
 800703e:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8007040:	3201      	adds	r2, #1
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	fb01 f000 	mul.w	r0, r1, r0
 8007048:	fbb0 f0f2 	udiv	r0, r0, r2
 800704c:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8007050:	e767      	b.n	8006f22 <LL_RCC_GetUARTClockFreq+0x3e>
 8007052:	bf00      	nop
 8007054:	40021000 	.word	0x40021000
 8007058:	03000200 	.word	0x03000200
 800705c:	00f42400 	.word	0x00f42400
 8007060:	0805ca88 	.word	0x0805ca88
 8007064:	0805ca80 	.word	0x0805ca80
 8007068:	00c00080 	.word	0x00c00080
 800706c:	007a1200 	.word	0x007a1200

08007070 <LL_TIM_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
<<<<<<< HEAD
 8006e00:	b430      	push	{r4, r5}
=======
 8007070:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
<<<<<<< HEAD
 8006e02:	4d32      	ldr	r5, [pc, #200]	@ (8006ecc <LL_TIM_Init+0xcc>)
=======
 8007072:	4d32      	ldr	r5, [pc, #200]	@ (800713c <LL_TIM_Init+0xcc>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
<<<<<<< HEAD
 8006e04:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006e06:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006e08:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e0a:	42a8      	cmp	r0, r5
 8006e0c:	d049      	beq.n	8006ea2 <LL_TIM_Init+0xa2>
 8006e0e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006e12:	d023      	beq.n	8006e5c <LL_TIM_Init+0x5c>
 8006e14:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 8006e18:	42a8      	cmp	r0, r5
 8006e1a:	d01f      	beq.n	8006e5c <LL_TIM_Init+0x5c>
 8006e1c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e20:	42a8      	cmp	r0, r5
 8006e22:	d01b      	beq.n	8006e5c <LL_TIM_Init+0x5c>
 8006e24:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e28:	42a8      	cmp	r0, r5
 8006e2a:	d017      	beq.n	8006e5c <LL_TIM_Init+0x5c>
 8006e2c:	f505 3594 	add.w	r5, r5, #75776	@ 0x12800
 8006e30:	42a8      	cmp	r0, r5
 8006e32:	d036      	beq.n	8006ea2 <LL_TIM_Init+0xa2>
 8006e34:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8006e38:	42a8      	cmp	r0, r5
 8006e3a:	d032      	beq.n	8006ea2 <LL_TIM_Init+0xa2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e3c:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8006e40:	42a8      	cmp	r0, r5
 8006e42:	d032      	beq.n	8006eaa <LL_TIM_Init+0xaa>
 8006e44:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e48:	42a8      	cmp	r0, r5
 8006e4a:	d02e      	beq.n	8006eaa <LL_TIM_Init+0xaa>
 8006e4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006e50:	42a8      	cmp	r0, r5
 8006e52:	d032      	beq.n	8006eba <LL_TIM_Init+0xba>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006e54:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006e56:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8006e58:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e5a:	e01b      	b.n	8006e94 <LL_TIM_Init+0x94>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006e5c:	684d      	ldr	r5, [r1, #4]
 8006e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e62:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006e64:	68cd      	ldr	r5, [r1, #12]
 8006e66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e6a:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006e6c:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e6e:	4b18      	ldr	r3, [pc, #96]	@ (8006ed0 <LL_TIM_Init+0xd0>)
  WRITE_REG(TIMx->ARR, AutoReload);
 8006e70:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8006e72:	4298      	cmp	r0, r3
  WRITE_REG(TIMx->PSC, Prescaler);
 8006e74:	6282      	str	r2, [r0, #40]	@ 0x28
 8006e76:	d00b      	beq.n	8006e90 <LL_TIM_Init+0x90>
 8006e78:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e7c:	4298      	cmp	r0, r3
 8006e7e:	d007      	beq.n	8006e90 <LL_TIM_Init+0x90>
 8006e80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e84:	4298      	cmp	r0, r3
 8006e86:	d003      	beq.n	8006e90 <LL_TIM_Init+0x90>
 8006e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e8c:	4298      	cmp	r0, r3
 8006e8e:	d101      	bne.n	8006e94 <LL_TIM_Init+0x94>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006e90:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006e92:	6303      	str	r3, [r0, #48]	@ 0x30
=======
 8007074:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8007076:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8007078:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800707a:	42a8      	cmp	r0, r5
 800707c:	d049      	beq.n	8007112 <LL_TIM_Init+0xa2>
 800707e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007082:	d023      	beq.n	80070cc <LL_TIM_Init+0x5c>
 8007084:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 8007088:	42a8      	cmp	r0, r5
 800708a:	d01f      	beq.n	80070cc <LL_TIM_Init+0x5c>
 800708c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007090:	42a8      	cmp	r0, r5
 8007092:	d01b      	beq.n	80070cc <LL_TIM_Init+0x5c>
 8007094:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007098:	42a8      	cmp	r0, r5
 800709a:	d017      	beq.n	80070cc <LL_TIM_Init+0x5c>
 800709c:	f505 3594 	add.w	r5, r5, #75776	@ 0x12800
 80070a0:	42a8      	cmp	r0, r5
 80070a2:	d036      	beq.n	8007112 <LL_TIM_Init+0xa2>
 80070a4:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80070a8:	42a8      	cmp	r0, r5
 80070aa:	d032      	beq.n	8007112 <LL_TIM_Init+0xa2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070ac:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 80070b0:	42a8      	cmp	r0, r5
 80070b2:	d032      	beq.n	800711a <LL_TIM_Init+0xaa>
 80070b4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80070b8:	42a8      	cmp	r0, r5
 80070ba:	d02e      	beq.n	800711a <LL_TIM_Init+0xaa>
 80070bc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80070c0:	42a8      	cmp	r0, r5
 80070c2:	d032      	beq.n	800712a <LL_TIM_Init+0xba>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80070c4:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80070c6:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 80070c8:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070ca:	e01b      	b.n	8007104 <LL_TIM_Init+0x94>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80070cc:	684d      	ldr	r5, [r1, #4]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d2:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80070d4:	68cd      	ldr	r5, [r1, #12]
 80070d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070da:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80070dc:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070de:	4b18      	ldr	r3, [pc, #96]	@ (8007140 <LL_TIM_Init+0xd0>)
  WRITE_REG(TIMx->ARR, AutoReload);
 80070e0:	62c4      	str	r4, [r0, #44]	@ 0x2c
 80070e2:	4298      	cmp	r0, r3
  WRITE_REG(TIMx->PSC, Prescaler);
 80070e4:	6282      	str	r2, [r0, #40]	@ 0x28
 80070e6:	d00b      	beq.n	8007100 <LL_TIM_Init+0x90>
 80070e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070ec:	4298      	cmp	r0, r3
 80070ee:	d007      	beq.n	8007100 <LL_TIM_Init+0x90>
 80070f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070f4:	4298      	cmp	r0, r3
 80070f6:	d003      	beq.n	8007100 <LL_TIM_Init+0x90>
 80070f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070fc:	4298      	cmp	r0, r3
 80070fe:	d101      	bne.n	8007104 <LL_TIM_Init+0x94>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8007100:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007102:	6303      	str	r3, [r0, #48]	@ 0x30
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
<<<<<<< HEAD
 8006e94:	6943      	ldr	r3, [r0, #20]
 8006e96:	f043 0301 	orr.w	r3, r3, #1
 8006e9a:	6143      	str	r3, [r0, #20]
=======
 8007104:	6943      	ldr	r3, [r0, #20]
 8007106:	f043 0301 	orr.w	r3, r3, #1
 800710a:	6143      	str	r3, [r0, #20]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
<<<<<<< HEAD
 8006e9c:	bc30      	pop	{r4, r5}
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006ea2:	684d      	ldr	r5, [r1, #4]
 8006ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ea8:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006eaa:	68cd      	ldr	r5, [r1, #12]
 8006eac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eb0:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006eb2:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006eb4:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8006eb6:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006eb8:	e7ea      	b.n	8006e90 <LL_TIM_Init+0x90>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006eba:	68cd      	ldr	r5, [r1, #12]
 8006ebc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ec0:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006ec2:	4d04      	ldr	r5, [pc, #16]	@ (8006ed4 <LL_TIM_Init+0xd4>)
 8006ec4:	602b      	str	r3, [r5, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006ec6:	62ec      	str	r4, [r5, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8006ec8:	62aa      	str	r2, [r5, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006eca:	e7e1      	b.n	8006e90 <LL_TIM_Init+0x90>
 8006ecc:	40012c00 	.word	0x40012c00
 8006ed0:	40014000 	.word	0x40014000
 8006ed4:	40014800 	.word	0x40014800

08006ed8 <LL_TIM_OC_Init>:
=======
 800710c:	bc30      	pop	{r4, r5}
 800710e:	2000      	movs	r0, #0
 8007110:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8007112:	684d      	ldr	r5, [r1, #4]
 8007114:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007118:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800711a:	68cd      	ldr	r5, [r1, #12]
 800711c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007120:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007122:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8007124:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8007126:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007128:	e7ea      	b.n	8007100 <LL_TIM_Init+0x90>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800712a:	68cd      	ldr	r5, [r1, #12]
 800712c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007130:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007132:	4d04      	ldr	r5, [pc, #16]	@ (8007144 <LL_TIM_Init+0xd4>)
 8007134:	602b      	str	r3, [r5, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8007136:	62ec      	str	r4, [r5, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8007138:	62aa      	str	r2, [r5, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800713a:	e7e1      	b.n	8007100 <LL_TIM_Init+0x90>
 800713c:	40012c00 	.word	0x40012c00
 8007140:	40014000 	.word	0x40014000
 8007144:	40014800 	.word	0x40014800

08007148 <LL_TIM_OC_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
<<<<<<< HEAD
 8006ed8:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
{
 8006edc:	b430      	push	{r4, r5}
  switch (Channel)
 8006ede:	f000 8118 	beq.w	8007112 <LL_TIM_OC_Init+0x23a>
 8006ee2:	d84e      	bhi.n	8006f82 <LL_TIM_OC_Init+0xaa>
 8006ee4:	2910      	cmp	r1, #16
 8006ee6:	f000 815f 	beq.w	80071a8 <LL_TIM_OC_Init+0x2d0>
 8006eea:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006eee:	f040 808a 	bne.w	8007006 <LL_TIM_OC_Init+0x12e>
=======
 8007148:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
{
 800714c:	b430      	push	{r4, r5}
  switch (Channel)
 800714e:	f000 8118 	beq.w	8007382 <LL_TIM_OC_Init+0x23a>
 8007152:	d84e      	bhi.n	80071f2 <LL_TIM_OC_Init+0xaa>
 8007154:	2910      	cmp	r1, #16
 8007156:	f000 815f 	beq.w	8007418 <LL_TIM_OC_Init+0x2d0>
 800715a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800715e:	f040 808a 	bne.w	8007276 <LL_TIM_OC_Init+0x12e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
<<<<<<< HEAD
 8006ef2:	6a03      	ldr	r3, [r0, #32]
=======
 8007162:	6a03      	ldr	r3, [r0, #32]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
<<<<<<< HEAD
 8006ef4:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006ef6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006efa:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006efc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006efe:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006f00:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006f02:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f06:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006f0a:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8006f0e:	6815      	ldr	r5, [r2, #0]
 8006f10:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 8006f14:	432c      	orrs	r4, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006f16:	6855      	ldr	r5, [r2, #4]
 8006f18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f1c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f20:	4da0      	ldr	r5, [pc, #640]	@ (80071a4 <LL_TIM_OC_Init+0x2cc>)
 8006f22:	42a8      	cmp	r0, r5
 8006f24:	d013      	beq.n	8006f4e <LL_TIM_OC_Init+0x76>
 8006f26:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006f2a:	42a8      	cmp	r0, r5
 8006f2c:	d00f      	beq.n	8006f4e <LL_TIM_OC_Init+0x76>
 8006f2e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006f32:	42a8      	cmp	r0, r5
 8006f34:	d00b      	beq.n	8006f4e <LL_TIM_OC_Init+0x76>
 8006f36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006f3a:	42a8      	cmp	r0, r5
 8006f3c:	d007      	beq.n	8006f4e <LL_TIM_OC_Init+0x76>
 8006f3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006f42:	42a8      	cmp	r0, r5
 8006f44:	d003      	beq.n	8006f4e <LL_TIM_OC_Init+0x76>
 8006f46:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006f4a:	42a8      	cmp	r0, r5
 8006f4c:	d113      	bne.n	8006f76 <LL_TIM_OC_Init+0x9e>
=======
 8007164:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8007166:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800716a:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800716c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800716e:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007170:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8007172:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007176:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800717a:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 800717e:	6815      	ldr	r5, [r2, #0]
 8007180:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 8007184:	432c      	orrs	r4, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8007186:	6855      	ldr	r5, [r2, #4]
 8007188:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800718c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007190:	4da0      	ldr	r5, [pc, #640]	@ (8007414 <LL_TIM_OC_Init+0x2cc>)
 8007192:	42a8      	cmp	r0, r5
 8007194:	d013      	beq.n	80071be <LL_TIM_OC_Init+0x76>
 8007196:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800719a:	42a8      	cmp	r0, r5
 800719c:	d00f      	beq.n	80071be <LL_TIM_OC_Init+0x76>
 800719e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80071a2:	42a8      	cmp	r0, r5
 80071a4:	d00b      	beq.n	80071be <LL_TIM_OC_Init+0x76>
 80071a6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071aa:	42a8      	cmp	r0, r5
 80071ac:	d007      	beq.n	80071be <LL_TIM_OC_Init+0x76>
 80071ae:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071b2:	42a8      	cmp	r0, r5
 80071b4:	d003      	beq.n	80071be <LL_TIM_OC_Init+0x76>
 80071b6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80071ba:	42a8      	cmp	r0, r5
 80071bc:	d113      	bne.n	80071e6 <LL_TIM_OC_Init+0x9e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
<<<<<<< HEAD
 8006f4e:	6955      	ldr	r5, [r2, #20]
 8006f50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f54:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
=======
 80071be:	6955      	ldr	r5, [r2, #20]
 80071c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80071c4:	ea43 2385 	orr.w	r3, r3, r5, lsl #10
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
<<<<<<< HEAD
 8006f58:	6995      	ldr	r5, [r2, #24]
 8006f5a:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8006f5e:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006f62:	6895      	ldr	r5, [r2, #8]
 8006f64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f68:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006f6c:	69d5      	ldr	r5, [r2, #28]
 8006f6e:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 8006f72:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
=======
 80071c8:	6995      	ldr	r5, [r2, #24]
 80071ca:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80071ce:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80071d2:	6895      	ldr	r5, [r2, #8]
 80071d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80071d8:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80071dc:	69d5      	ldr	r5, [r2, #28]
 80071de:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 80071e2:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
<<<<<<< HEAD
 8006f76:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006f78:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006f7a:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006f7c:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f7e:	6203      	str	r3, [r0, #32]
      break;
 8006f80:	e087      	b.n	8007092 <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8006f82:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8006f86:	f000 808a 	beq.w	800709e <LL_TIM_OC_Init+0x1c6>
 8006f8a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006f8e:	f040 8083 	bne.w	8007098 <LL_TIM_OC_Init+0x1c0>
=======
 80071e6:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80071e8:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80071ea:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80071ec:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80071ee:	6203      	str	r3, [r0, #32]
      break;
 80071f0:	e087      	b.n	8007302 <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 80071f2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80071f6:	f000 808a 	beq.w	800730e <LL_TIM_OC_Init+0x1c6>
 80071fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80071fe:	f040 8083 	bne.w	8007308 <LL_TIM_OC_Init+0x1c0>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
<<<<<<< HEAD
 8006f92:	6a03      	ldr	r3, [r0, #32]
=======
 8007202:	6a03      	ldr	r3, [r0, #32]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
<<<<<<< HEAD
 8006f94:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8006f96:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006f9a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006f9c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8006f9e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8006fa0:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006fa4:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8006fa8:	ea41 2104 	orr.w	r1, r1, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8006fac:	6914      	ldr	r4, [r2, #16]
 8006fae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006fb2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8006fb6:	6854      	ldr	r4, [r2, #4]
 8006fb8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006fbc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc0:	4c78      	ldr	r4, [pc, #480]	@ (80071a4 <LL_TIM_OC_Init+0x2cc>)
 8006fc2:	42a0      	cmp	r0, r4
 8006fc4:	d013      	beq.n	8006fee <LL_TIM_OC_Init+0x116>
 8006fc6:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006fca:	42a0      	cmp	r0, r4
 8006fcc:	d00f      	beq.n	8006fee <LL_TIM_OC_Init+0x116>
 8006fce:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8006fd2:	42a0      	cmp	r0, r4
 8006fd4:	d00b      	beq.n	8006fee <LL_TIM_OC_Init+0x116>
 8006fd6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8006fda:	42a0      	cmp	r0, r4
 8006fdc:	d007      	beq.n	8006fee <LL_TIM_OC_Init+0x116>
 8006fde:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8006fe2:	42a0      	cmp	r0, r4
 8006fe4:	d003      	beq.n	8006fee <LL_TIM_OC_Init+0x116>
 8006fe6:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006fea:	42a0      	cmp	r0, r4
 8006fec:	d106      	bne.n	8006ffc <LL_TIM_OC_Init+0x124>
=======
 8007204:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8007206:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800720a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800720c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800720e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8007210:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8007214:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8007218:	ea41 2104 	orr.w	r1, r1, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800721c:	6914      	ldr	r4, [r2, #16]
 800721e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007222:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8007226:	6854      	ldr	r4, [r2, #4]
 8007228:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800722c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007230:	4c78      	ldr	r4, [pc, #480]	@ (8007414 <LL_TIM_OC_Init+0x2cc>)
 8007232:	42a0      	cmp	r0, r4
 8007234:	d013      	beq.n	800725e <LL_TIM_OC_Init+0x116>
 8007236:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800723a:	42a0      	cmp	r0, r4
 800723c:	d00f      	beq.n	800725e <LL_TIM_OC_Init+0x116>
 800723e:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8007242:	42a0      	cmp	r0, r4
 8007244:	d00b      	beq.n	800725e <LL_TIM_OC_Init+0x116>
 8007246:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800724a:	42a0      	cmp	r0, r4
 800724c:	d007      	beq.n	800725e <LL_TIM_OC_Init+0x116>
 800724e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8007252:	42a0      	cmp	r0, r4
 8007254:	d003      	beq.n	800725e <LL_TIM_OC_Init+0x116>
 8007256:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800725a:	42a0      	cmp	r0, r4
 800725c:	d106      	bne.n	800726c <LL_TIM_OC_Init+0x124>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
<<<<<<< HEAD
 8006fee:	6844      	ldr	r4, [r0, #4]
 8006ff0:	6995      	ldr	r5, [r2, #24]
 8006ff2:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8006ff6:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8006ffa:	6044      	str	r4, [r0, #4]
=======
 800725e:	6844      	ldr	r4, [r0, #4]
 8007260:	6995      	ldr	r5, [r2, #24]
 8007262:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8007266:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800726a:	6044      	str	r4, [r0, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
<<<<<<< HEAD
 8006ffc:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8006ffe:	6501      	str	r1, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR6, CompareValue);
 8007000:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007002:	6203      	str	r3, [r0, #32]
      break;
 8007004:	e045      	b.n	8007092 <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8007006:	2901      	cmp	r1, #1
 8007008:	d146      	bne.n	8007098 <LL_TIM_OC_Init+0x1c0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800700a:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800700c:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800700e:	f023 0301 	bic.w	r3, r3, #1
 8007012:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007014:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007016:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007018:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800701a:	f023 0302 	bic.w	r3, r3, #2
 800701e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8007020:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8007024:	6815      	ldr	r5, [r2, #0]
 8007026:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 800702a:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800702c:	6855      	ldr	r5, [r2, #4]
 800702e:	f023 0301 	bic.w	r3, r3, #1
 8007032:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007034:	4d5b      	ldr	r5, [pc, #364]	@ (80071a4 <LL_TIM_OC_Init+0x2cc>)
 8007036:	42a8      	cmp	r0, r5
 8007038:	d013      	beq.n	8007062 <LL_TIM_OC_Init+0x18a>
 800703a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800703e:	42a8      	cmp	r0, r5
 8007040:	d00f      	beq.n	8007062 <LL_TIM_OC_Init+0x18a>
 8007042:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8007046:	42a8      	cmp	r0, r5
 8007048:	d00b      	beq.n	8007062 <LL_TIM_OC_Init+0x18a>
 800704a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800704e:	42a8      	cmp	r0, r5
 8007050:	d007      	beq.n	8007062 <LL_TIM_OC_Init+0x18a>
 8007052:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007056:	42a8      	cmp	r0, r5
 8007058:	d003      	beq.n	8007062 <LL_TIM_OC_Init+0x18a>
 800705a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800705e:	42a8      	cmp	r0, r5
 8007060:	d112      	bne.n	8007088 <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8007062:	6955      	ldr	r5, [r2, #20]
 8007064:	f023 0308 	bic.w	r3, r3, #8
 8007068:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800706c:	6995      	ldr	r5, [r2, #24]
 800706e:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8007072:	4329      	orrs	r1, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8007074:	6895      	ldr	r5, [r2, #8]
 8007076:	f023 0304 	bic.w	r3, r3, #4
 800707a:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800707e:	69d5      	ldr	r5, [r2, #28]
 8007080:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8007084:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8007088:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800708a:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800708c:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800708e:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007090:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007092:	2000      	movs	r0, #0
}
 8007094:	bc30      	pop	{r4, r5}
 8007096:	4770      	bx	lr
  switch (Channel)
 8007098:	2001      	movs	r0, #1
}
 800709a:	bc30      	pop	{r4, r5}
 800709c:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800709e:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80070a0:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 80070a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070a6:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80070a8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80070aa:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 80070ac:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80070b0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80070b4:	4321      	orrs	r1, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80070b6:	6914      	ldr	r4, [r2, #16]
 80070b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80070bc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80070c0:	6854      	ldr	r4, [r2, #4]
 80070c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070ca:	4c36      	ldr	r4, [pc, #216]	@ (80071a4 <LL_TIM_OC_Init+0x2cc>)
 80070cc:	42a0      	cmp	r0, r4
 80070ce:	d013      	beq.n	80070f8 <LL_TIM_OC_Init+0x220>
 80070d0:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80070d4:	42a0      	cmp	r0, r4
 80070d6:	d00f      	beq.n	80070f8 <LL_TIM_OC_Init+0x220>
 80070d8:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 80070dc:	42a0      	cmp	r0, r4
 80070de:	d00b      	beq.n	80070f8 <LL_TIM_OC_Init+0x220>
 80070e0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	d007      	beq.n	80070f8 <LL_TIM_OC_Init+0x220>
 80070e8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80070ec:	42a0      	cmp	r0, r4
 80070ee:	d003      	beq.n	80070f8 <LL_TIM_OC_Init+0x220>
 80070f0:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80070f4:	42a0      	cmp	r0, r4
 80070f6:	d106      	bne.n	8007106 <LL_TIM_OC_Init+0x22e>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80070f8:	6844      	ldr	r4, [r0, #4]
 80070fa:	6995      	ldr	r5, [r2, #24]
 80070fc:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8007100:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8007104:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007106:	6501      	str	r1, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8007108:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800710a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800710c:	6482      	str	r2, [r0, #72]	@ 0x48
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800710e:	6203      	str	r3, [r0, #32]
      break;
 8007110:	e7bf      	b.n	8007092 <LL_TIM_OC_Init+0x1ba>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007112:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007114:	6855      	ldr	r5, [r2, #4]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007116:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800711a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800711c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800711e:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007120:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007122:	f024 7c80 	bic.w	ip, r4, #16777216	@ 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007126:	6914      	ldr	r4, [r2, #16]
 8007128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800712c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007130:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007134:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007138:	4d1a      	ldr	r5, [pc, #104]	@ (80071a4 <LL_TIM_OC_Init+0x2cc>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800713a:	6814      	ldr	r4, [r2, #0]
 800713c:	f42c 4ce6 	bic.w	ip, ip, #29440	@ 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007140:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007142:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007146:	d013      	beq.n	8007170 <LL_TIM_OC_Init+0x298>
 8007148:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800714c:	42a8      	cmp	r0, r5
 800714e:	d00f      	beq.n	8007170 <LL_TIM_OC_Init+0x298>
 8007150:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8007154:	42a8      	cmp	r0, r5
 8007156:	d00b      	beq.n	8007170 <LL_TIM_OC_Init+0x298>
 8007158:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800715c:	42a8      	cmp	r0, r5
 800715e:	d007      	beq.n	8007170 <LL_TIM_OC_Init+0x298>
 8007160:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007164:	42a8      	cmp	r0, r5
 8007166:	d003      	beq.n	8007170 <LL_TIM_OC_Init+0x298>
 8007168:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800716c:	42a8      	cmp	r0, r5
 800716e:	d113      	bne.n	8007198 <LL_TIM_OC_Init+0x2c0>
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8007170:	6955      	ldr	r5, [r2, #20]
 8007172:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007176:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800717a:	6995      	ldr	r5, [r2, #24]
 800717c:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8007180:	ea41 1185 	orr.w	r1, r1, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8007184:	6895      	ldr	r5, [r2, #8]
 8007186:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800718a:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800718e:	69d5      	ldr	r5, [r2, #28]
 8007190:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8007194:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007198:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800719a:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800719c:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800719e:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80071a0:	6203      	str	r3, [r0, #32]
      break;
 80071a2:	e776      	b.n	8007092 <LL_TIM_OC_Init+0x1ba>
 80071a4:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80071a8:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80071aa:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80071ac:	f023 0310 	bic.w	r3, r3, #16
 80071b0:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80071b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80071b4:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80071b6:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80071b8:	f023 0320 	bic.w	r3, r3, #32
 80071bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80071c0:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 80071c4:	6815      	ldr	r5, [r2, #0]
 80071c6:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 80071ca:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80071ce:	6855      	ldr	r5, [r2, #4]
 80071d0:	f023 0310 	bic.w	r3, r3, #16
 80071d4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071d8:	4d18      	ldr	r5, [pc, #96]	@ (800723c <LL_TIM_OC_Init+0x364>)
 80071da:	42a8      	cmp	r0, r5
 80071dc:	d013      	beq.n	8007206 <LL_TIM_OC_Init+0x32e>
 80071de:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80071e2:	42a8      	cmp	r0, r5
 80071e4:	d00f      	beq.n	8007206 <LL_TIM_OC_Init+0x32e>
 80071e6:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80071ea:	42a8      	cmp	r0, r5
 80071ec:	d00b      	beq.n	8007206 <LL_TIM_OC_Init+0x32e>
 80071ee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071f2:	42a8      	cmp	r0, r5
 80071f4:	d007      	beq.n	8007206 <LL_TIM_OC_Init+0x32e>
 80071f6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80071fa:	42a8      	cmp	r0, r5
 80071fc:	d003      	beq.n	8007206 <LL_TIM_OC_Init+0x32e>
 80071fe:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007202:	42a8      	cmp	r0, r5
 8007204:	d113      	bne.n	800722e <LL_TIM_OC_Init+0x356>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8007206:	6955      	ldr	r5, [r2, #20]
 8007208:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800720c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8007210:	6995      	ldr	r5, [r2, #24]
 8007212:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8007216:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800721a:	6895      	ldr	r5, [r2, #8]
 800721c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007220:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8007224:	69d5      	ldr	r5, [r2, #28]
 8007226:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800722a:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800722e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8007230:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8007232:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007234:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007236:	6203      	str	r3, [r0, #32]
      break;
 8007238:	e72b      	b.n	8007092 <LL_TIM_OC_Init+0x1ba>
 800723a:	bf00      	nop
 800723c:	40012c00 	.word	0x40012c00

08007240 <LL_USART_Init>:
=======
 800726c:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800726e:	6501      	str	r1, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR6, CompareValue);
 8007270:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007272:	6203      	str	r3, [r0, #32]
      break;
 8007274:	e045      	b.n	8007302 <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8007276:	2901      	cmp	r1, #1
 8007278:	d146      	bne.n	8007308 <LL_TIM_OC_Init+0x1c0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800727a:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800727c:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800727e:	f023 0301 	bic.w	r3, r3, #1
 8007282:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007284:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007286:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007288:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800728a:	f023 0302 	bic.w	r3, r3, #2
 800728e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8007290:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8007294:	6815      	ldr	r5, [r2, #0]
 8007296:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 800729a:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800729c:	6855      	ldr	r5, [r2, #4]
 800729e:	f023 0301 	bic.w	r3, r3, #1
 80072a2:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072a4:	4d5b      	ldr	r5, [pc, #364]	@ (8007414 <LL_TIM_OC_Init+0x2cc>)
 80072a6:	42a8      	cmp	r0, r5
 80072a8:	d013      	beq.n	80072d2 <LL_TIM_OC_Init+0x18a>
 80072aa:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80072ae:	42a8      	cmp	r0, r5
 80072b0:	d00f      	beq.n	80072d2 <LL_TIM_OC_Init+0x18a>
 80072b2:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80072b6:	42a8      	cmp	r0, r5
 80072b8:	d00b      	beq.n	80072d2 <LL_TIM_OC_Init+0x18a>
 80072ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80072be:	42a8      	cmp	r0, r5
 80072c0:	d007      	beq.n	80072d2 <LL_TIM_OC_Init+0x18a>
 80072c2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80072c6:	42a8      	cmp	r0, r5
 80072c8:	d003      	beq.n	80072d2 <LL_TIM_OC_Init+0x18a>
 80072ca:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80072ce:	42a8      	cmp	r0, r5
 80072d0:	d112      	bne.n	80072f8 <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80072d2:	6955      	ldr	r5, [r2, #20]
 80072d4:	f023 0308 	bic.w	r3, r3, #8
 80072d8:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80072dc:	6995      	ldr	r5, [r2, #24]
 80072de:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80072e2:	4329      	orrs	r1, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80072e4:	6895      	ldr	r5, [r2, #8]
 80072e6:	f023 0304 	bic.w	r3, r3, #4
 80072ea:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80072ee:	69d5      	ldr	r5, [r2, #28]
 80072f0:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 80072f4:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80072f8:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80072fa:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80072fc:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80072fe:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007300:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007302:	2000      	movs	r0, #0
}
 8007304:	bc30      	pop	{r4, r5}
 8007306:	4770      	bx	lr
  switch (Channel)
 8007308:	2001      	movs	r0, #1
}
 800730a:	bc30      	pop	{r4, r5}
 800730c:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800730e:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8007310:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8007312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007316:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007318:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800731a:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800731c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007320:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8007324:	4321      	orrs	r1, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8007326:	6914      	ldr	r4, [r2, #16]
 8007328:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800732c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8007330:	6854      	ldr	r4, [r2, #4]
 8007332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800733a:	4c36      	ldr	r4, [pc, #216]	@ (8007414 <LL_TIM_OC_Init+0x2cc>)
 800733c:	42a0      	cmp	r0, r4
 800733e:	d013      	beq.n	8007368 <LL_TIM_OC_Init+0x220>
 8007340:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007344:	42a0      	cmp	r0, r4
 8007346:	d00f      	beq.n	8007368 <LL_TIM_OC_Init+0x220>
 8007348:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 800734c:	42a0      	cmp	r0, r4
 800734e:	d00b      	beq.n	8007368 <LL_TIM_OC_Init+0x220>
 8007350:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8007354:	42a0      	cmp	r0, r4
 8007356:	d007      	beq.n	8007368 <LL_TIM_OC_Init+0x220>
 8007358:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800735c:	42a0      	cmp	r0, r4
 800735e:	d003      	beq.n	8007368 <LL_TIM_OC_Init+0x220>
 8007360:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007364:	42a0      	cmp	r0, r4
 8007366:	d106      	bne.n	8007376 <LL_TIM_OC_Init+0x22e>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8007368:	6844      	ldr	r4, [r0, #4]
 800736a:	6995      	ldr	r5, [r2, #24]
 800736c:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8007370:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8007374:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8007376:	6501      	str	r1, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8007378:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800737a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800737c:	6482      	str	r2, [r0, #72]	@ 0x48
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800737e:	6203      	str	r3, [r0, #32]
      break;
 8007380:	e7bf      	b.n	8007302 <LL_TIM_OC_Init+0x1ba>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007382:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8007384:	6855      	ldr	r5, [r2, #4]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007386:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800738a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800738c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800738e:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8007390:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8007392:	f024 7c80 	bic.w	ip, r4, #16777216	@ 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8007396:	6914      	ldr	r4, [r2, #16]
 8007398:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800739c:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80073a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073a4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073a8:	4d1a      	ldr	r5, [pc, #104]	@ (8007414 <LL_TIM_OC_Init+0x2cc>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80073aa:	6814      	ldr	r4, [r2, #0]
 80073ac:	f42c 4ce6 	bic.w	ip, ip, #29440	@ 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073b0:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80073b2:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073b6:	d013      	beq.n	80073e0 <LL_TIM_OC_Init+0x298>
 80073b8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80073bc:	42a8      	cmp	r0, r5
 80073be:	d00f      	beq.n	80073e0 <LL_TIM_OC_Init+0x298>
 80073c0:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80073c4:	42a8      	cmp	r0, r5
 80073c6:	d00b      	beq.n	80073e0 <LL_TIM_OC_Init+0x298>
 80073c8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80073cc:	42a8      	cmp	r0, r5
 80073ce:	d007      	beq.n	80073e0 <LL_TIM_OC_Init+0x298>
 80073d0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80073d4:	42a8      	cmp	r0, r5
 80073d6:	d003      	beq.n	80073e0 <LL_TIM_OC_Init+0x298>
 80073d8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80073dc:	42a8      	cmp	r0, r5
 80073de:	d113      	bne.n	8007408 <LL_TIM_OC_Init+0x2c0>
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 80073e0:	6955      	ldr	r5, [r2, #20]
 80073e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80073e6:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80073ea:	6995      	ldr	r5, [r2, #24]
 80073ec:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80073f0:	ea41 1185 	orr.w	r1, r1, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 80073f4:	6895      	ldr	r5, [r2, #8]
 80073f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073fa:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 80073fe:	69d5      	ldr	r5, [r2, #28]
 8007400:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8007404:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007408:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800740a:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800740c:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800740e:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007410:	6203      	str	r3, [r0, #32]
      break;
 8007412:	e776      	b.n	8007302 <LL_TIM_OC_Init+0x1ba>
 8007414:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8007418:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800741a:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800741c:	f023 0310 	bic.w	r3, r3, #16
 8007420:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8007422:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007424:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8007426:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8007428:	f023 0320 	bic.w	r3, r3, #32
 800742c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8007430:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8007434:	6815      	ldr	r5, [r2, #0]
 8007436:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 800743a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800743e:	6855      	ldr	r5, [r2, #4]
 8007440:	f023 0310 	bic.w	r3, r3, #16
 8007444:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007448:	4d18      	ldr	r5, [pc, #96]	@ (80074ac <LL_TIM_OC_Init+0x364>)
 800744a:	42a8      	cmp	r0, r5
 800744c:	d013      	beq.n	8007476 <LL_TIM_OC_Init+0x32e>
 800744e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007452:	42a8      	cmp	r0, r5
 8007454:	d00f      	beq.n	8007476 <LL_TIM_OC_Init+0x32e>
 8007456:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800745a:	42a8      	cmp	r0, r5
 800745c:	d00b      	beq.n	8007476 <LL_TIM_OC_Init+0x32e>
 800745e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007462:	42a8      	cmp	r0, r5
 8007464:	d007      	beq.n	8007476 <LL_TIM_OC_Init+0x32e>
 8007466:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800746a:	42a8      	cmp	r0, r5
 800746c:	d003      	beq.n	8007476 <LL_TIM_OC_Init+0x32e>
 800746e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007472:	42a8      	cmp	r0, r5
 8007474:	d113      	bne.n	800749e <LL_TIM_OC_Init+0x356>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8007476:	6955      	ldr	r5, [r2, #20]
 8007478:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800747c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8007480:	6995      	ldr	r5, [r2, #24]
 8007482:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8007486:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800748a:	6895      	ldr	r5, [r2, #8]
 800748c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007490:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8007494:	69d5      	ldr	r5, [r2, #28]
 8007496:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800749a:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800749e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80074a0:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80074a2:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80074a4:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80074a6:	6203      	str	r3, [r0, #32]
      break;
 80074a8:	e72b      	b.n	8007302 <LL_TIM_OC_Init+0x1ba>
 80074aa:	bf00      	nop
 80074ac:	40012c00 	.word	0x40012c00

080074b0 <LL_USART_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
<<<<<<< HEAD
 8007240:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8007242:	6803      	ldr	r3, [r0, #0]
 8007244:	07db      	lsls	r3, r3, #31
 8007246:	d431      	bmi.n	80072ac <LL_USART_Init+0x6c>
=======
 80074b0:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80074b2:	6803      	ldr	r3, [r0, #0]
 80074b4:	07db      	lsls	r3, r3, #31
 80074b6:	d431      	bmi.n	800751c <LL_USART_Init+0x6c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
<<<<<<< HEAD
 8007248:	4604      	mov	r4, r0
 800724a:	e9d1 0204 	ldrd	r0, r2, [r1, #16]
 800724e:	688b      	ldr	r3, [r1, #8]
 8007250:	460d      	mov	r5, r1
 8007252:	4303      	orrs	r3, r0
 8007254:	4313      	orrs	r3, r2
 8007256:	69ea      	ldr	r2, [r5, #28]
 8007258:	6821      	ldr	r1, [r4, #0]
 800725a:	4313      	orrs	r3, r2
 800725c:	4a32      	ldr	r2, [pc, #200]	@ (8007328 <LL_USART_Init+0xe8>)
 800725e:	400a      	ands	r2, r1
 8007260:	4313      	orrs	r3, r2
 8007262:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007264:	6863      	ldr	r3, [r4, #4]
 8007266:	68ea      	ldr	r2, [r5, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007268:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800726a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800726e:	4313      	orrs	r3, r2
 8007270:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007272:	68a3      	ldr	r3, [r4, #8]
=======
 80074b8:	4604      	mov	r4, r0
 80074ba:	e9d1 0204 	ldrd	r0, r2, [r1, #16]
 80074be:	688b      	ldr	r3, [r1, #8]
 80074c0:	460d      	mov	r5, r1
 80074c2:	4303      	orrs	r3, r0
 80074c4:	4313      	orrs	r3, r2
 80074c6:	69ea      	ldr	r2, [r5, #28]
 80074c8:	6821      	ldr	r1, [r4, #0]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	4a32      	ldr	r2, [pc, #200]	@ (8007598 <LL_USART_Init+0xe8>)
 80074ce:	400a      	ands	r2, r1
 80074d0:	4313      	orrs	r3, r2
 80074d2:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80074d4:	6863      	ldr	r3, [r4, #4]
 80074d6:	68ea      	ldr	r2, [r5, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80074d8:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80074da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80074de:	4313      	orrs	r3, r2
 80074e0:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80074e2:	68a3      	ldr	r3, [r4, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
<<<<<<< HEAD
 8007274:	4a2d      	ldr	r2, [pc, #180]	@ (800732c <LL_USART_Init+0xec>)
 8007276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800727a:	430b      	orrs	r3, r1
 800727c:	4294      	cmp	r4, r2
 800727e:	60a3      	str	r3, [r4, #8]
 8007280:	d016      	beq.n	80072b0 <LL_USART_Init+0x70>
=======
 80074e4:	4a2d      	ldr	r2, [pc, #180]	@ (800759c <LL_USART_Init+0xec>)
 80074e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ea:	430b      	orrs	r3, r1
 80074ec:	4294      	cmp	r4, r2
 80074ee:	60a3      	str	r3, [r4, #8]
 80074f0:	d016      	beq.n	8007520 <LL_USART_Init+0x70>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
<<<<<<< HEAD
 8007282:	4b2b      	ldr	r3, [pc, #172]	@ (8007330 <LL_USART_Init+0xf0>)
 8007284:	429c      	cmp	r4, r3
 8007286:	d01c      	beq.n	80072c2 <LL_USART_Init+0x82>
=======
 80074f2:	4b2b      	ldr	r3, [pc, #172]	@ (80075a0 <LL_USART_Init+0xf0>)
 80074f4:	429c      	cmp	r4, r3
 80074f6:	d01c      	beq.n	8007532 <LL_USART_Init+0x82>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
#if defined(USART3)
    else if (USARTx == USART3)
<<<<<<< HEAD
 8007288:	4b2a      	ldr	r3, [pc, #168]	@ (8007334 <LL_USART_Init+0xf4>)
 800728a:	429c      	cmp	r4, r3
 800728c:	d01d      	beq.n	80072ca <LL_USART_Init+0x8a>
=======
 80074f8:	4b2a      	ldr	r3, [pc, #168]	@ (80075a4 <LL_USART_Init+0xf4>)
 80074fa:	429c      	cmp	r4, r3
 80074fc:	d01d      	beq.n	800753a <LL_USART_Init+0x8a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
<<<<<<< HEAD
 800728e:	4b2a      	ldr	r3, [pc, #168]	@ (8007338 <LL_USART_Init+0xf8>)
 8007290:	429c      	cmp	r4, r3
 8007292:	d037      	beq.n	8007304 <LL_USART_Init+0xc4>
=======
 80074fe:	4b2a      	ldr	r3, [pc, #168]	@ (80075a8 <LL_USART_Init+0xf8>)
 8007500:	429c      	cmp	r4, r3
 8007502:	d037      	beq.n	8007574 <LL_USART_Init+0xc4>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
<<<<<<< HEAD
 8007294:	4b29      	ldr	r3, [pc, #164]	@ (800733c <LL_USART_Init+0xfc>)
 8007296:	429c      	cmp	r4, r3
 8007298:	d02f      	beq.n	80072fa <LL_USART_Init+0xba>
=======
 8007504:	4b29      	ldr	r3, [pc, #164]	@ (80075ac <LL_USART_Init+0xfc>)
 8007506:	429c      	cmp	r4, r3
 8007508:	d02f      	beq.n	800756a <LL_USART_Init+0xba>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
<<<<<<< HEAD
 800729a:	682a      	ldr	r2, [r5, #0]
  ErrorStatus status = ERROR;
 800729c:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800729e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80072a0:	b292      	uxth	r2, r2
 80072a2:	f023 030f 	bic.w	r3, r3, #15
 80072a6:	4313      	orrs	r3, r2
 80072a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
=======
 800750a:	682a      	ldr	r2, [r5, #0]
  ErrorStatus status = ERROR;
 800750c:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800750e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007510:	b292      	uxth	r2, r2
 8007512:	f023 030f 	bic.w	r3, r3, #15
 8007516:	4313      	orrs	r3, r2
 8007518:	62e3      	str	r3, [r4, #44]	@ 0x2c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
<<<<<<< HEAD
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 80072ac:	2001      	movs	r0, #1
}
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80072b0:	2003      	movs	r0, #3
 80072b2:	f7ff fbf7 	bl	8006aa4 <LL_RCC_GetUSARTClockFreq>
                           USART_InitStruct->PrescalerValue,
 80072b6:	682a      	ldr	r2, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80072b8:	b108      	cbz	r0, 80072be <LL_USART_Init+0x7e>
        && (USART_InitStruct->BaudRate != 0U))
 80072ba:	6869      	ldr	r1, [r5, #4]
 80072bc:	b949      	cbnz	r1, 80072d2 <LL_USART_Init+0x92>
  ErrorStatus status = ERROR;
 80072be:	2001      	movs	r0, #1
 80072c0:	e7ed      	b.n	800729e <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80072c2:	200c      	movs	r0, #12
 80072c4:	f7ff fbee 	bl	8006aa4 <LL_RCC_GetUSARTClockFreq>
 80072c8:	e7f5      	b.n	80072b6 <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80072ca:	2030      	movs	r0, #48	@ 0x30
 80072cc:	f7ff fbea 	bl	8006aa4 <LL_RCC_GetUSARTClockFreq>
 80072d0:	e7f1      	b.n	80072b6 <LL_USART_Init+0x76>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80072d2:	2a0b      	cmp	r2, #11
 80072d4:	d80f      	bhi.n	80072f6 <LL_USART_Init+0xb6>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80072d6:	69ed      	ldr	r5, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80072d8:	4b19      	ldr	r3, [pc, #100]	@ (8007340 <LL_USART_Init+0x100>)
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80072da:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80072de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e2:	fbb0 f0f3 	udiv	r0, r0, r3
 80072e6:	ea4f 0351 	mov.w	r3, r1, lsr #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80072ea:	d00f      	beq.n	800730c <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80072ec:	4403      	add	r3, r0
 80072ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 80072f6:	2000      	movs	r0, #0
 80072f8:	e7d1      	b.n	800729e <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80072fa:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80072fe:	f7ff fcb9 	bl	8006c74 <LL_RCC_GetUARTClockFreq>
 8007302:	e7d8      	b.n	80072b6 <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8007304:	20c0      	movs	r0, #192	@ 0xc0
 8007306:	f7ff fcb5 	bl	8006c74 <LL_RCC_GetUARTClockFreq>
 800730a:	e7d4      	b.n	80072b6 <LL_USART_Init+0x76>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800730c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    brrtemp = usartdiv & 0xFFF0U;
 8007310:	f64f 70f0 	movw	r0, #65520	@ 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007314:	fbb3 f3f1 	udiv	r3, r3, r1
    brrtemp = usartdiv & 0xFFF0U;
 8007318:	ea03 0100 	and.w	r1, r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800731c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007320:	430b      	orrs	r3, r1
    USARTx->BRR = brrtemp;
 8007322:	60e3      	str	r3, [r4, #12]
 8007324:	e7e7      	b.n	80072f6 <LL_USART_Init+0xb6>
 8007326:	bf00      	nop
 8007328:	efff69f3 	.word	0xefff69f3
 800732c:	40013800 	.word	0x40013800
 8007330:	40004400 	.word	0x40004400
 8007334:	40004800 	.word	0x40004800
 8007338:	40004c00 	.word	0x40004c00
 800733c:	40005000 	.word	0x40005000
 8007340:	08052278 	.word	0x08052278

08007344 <LED_init>:
=======
 800751a:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 800751c:	2001      	movs	r0, #1
}
 800751e:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8007520:	2003      	movs	r0, #3
 8007522:	f7ff fbf7 	bl	8006d14 <LL_RCC_GetUSARTClockFreq>
                           USART_InitStruct->PrescalerValue,
 8007526:	682a      	ldr	r2, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007528:	b108      	cbz	r0, 800752e <LL_USART_Init+0x7e>
        && (USART_InitStruct->BaudRate != 0U))
 800752a:	6869      	ldr	r1, [r5, #4]
 800752c:	b949      	cbnz	r1, 8007542 <LL_USART_Init+0x92>
  ErrorStatus status = ERROR;
 800752e:	2001      	movs	r0, #1
 8007530:	e7ed      	b.n	800750e <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8007532:	200c      	movs	r0, #12
 8007534:	f7ff fbee 	bl	8006d14 <LL_RCC_GetUSARTClockFreq>
 8007538:	e7f5      	b.n	8007526 <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800753a:	2030      	movs	r0, #48	@ 0x30
 800753c:	f7ff fbea 	bl	8006d14 <LL_RCC_GetUSARTClockFreq>
 8007540:	e7f1      	b.n	8007526 <LL_USART_Init+0x76>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8007542:	2a0b      	cmp	r2, #11
 8007544:	d80f      	bhi.n	8007566 <LL_USART_Init+0xb6>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8007546:	69ed      	ldr	r5, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007548:	4b19      	ldr	r3, [pc, #100]	@ (80075b0 <LL_USART_Init+0x100>)
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800754a:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800754e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007552:	fbb0 f0f3 	udiv	r0, r0, r3
 8007556:	ea4f 0351 	mov.w	r3, r1, lsr #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800755a:	d00f      	beq.n	800757c <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800755c:	4403      	add	r3, r0
 800755e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007562:	b29b      	uxth	r3, r3
 8007564:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8007566:	2000      	movs	r0, #0
 8007568:	e7d1      	b.n	800750e <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800756a:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800756e:	f7ff fcb9 	bl	8006ee4 <LL_RCC_GetUARTClockFreq>
 8007572:	e7d8      	b.n	8007526 <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8007574:	20c0      	movs	r0, #192	@ 0xc0
 8007576:	f7ff fcb5 	bl	8006ee4 <LL_RCC_GetUARTClockFreq>
 800757a:	e7d4      	b.n	8007526 <LL_USART_Init+0x76>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800757c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    brrtemp = usartdiv & 0xFFF0U;
 8007580:	f64f 70f0 	movw	r0, #65520	@ 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8007584:	fbb3 f3f1 	udiv	r3, r3, r1
    brrtemp = usartdiv & 0xFFF0U;
 8007588:	ea03 0100 	and.w	r1, r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800758c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007590:	430b      	orrs	r3, r1
    USARTx->BRR = brrtemp;
 8007592:	60e3      	str	r3, [r4, #12]
 8007594:	e7e7      	b.n	8007566 <LL_USART_Init+0xb6>
 8007596:	bf00      	nop
 8007598:	efff69f3 	.word	0xefff69f3
 800759c:	40013800 	.word	0x40013800
 80075a0:	40004400 	.word	0x40004400
 80075a4:	40004800 	.word	0x40004800
 80075a8:	40004c00 	.word	0x40004c00
 80075ac:	40005000 	.word	0x40005000
 80075b0:	0805ca98 	.word	0x0805ca98

080075b4 <LED_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

// -------------- Public function implementations --------------

void LED_init(void)
{
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
<<<<<<< HEAD
 8007344:	4b11      	ldr	r3, [pc, #68]	@ (800738c <LED_init+0x48>)
		LED_group.LEDs[LED0].port = GPIOF;
 8007346:	4912      	ldr	r1, [pc, #72]	@ (8007390 <LED_init+0x4c>)
{
 8007348:	b430      	push	{r4, r5}

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 800734a:	2008      	movs	r0, #8
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 800734c:	2404      	movs	r4, #4
		LED_group.LEDs[LED1].port = GPIOF;

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 800734e:	2210      	movs	r2, #16
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8007350:	e9c3 1400 	strd	r1, r4, [r3]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007354:	628c      	str	r4, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8007356:	60d8      	str	r0, [r3, #12]
 8007358:	6288      	str	r0, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].port = GPIOF;
 800735a:	6099      	str	r1, [r3, #8]
 800735c:	628a      	str	r2, [r1, #40]	@ 0x28
		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 800735e:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8007360:	2220      	movs	r2, #32
 8007362:	628a      	str	r2, [r1, #40]	@ 0x28
 8007364:	61da      	str	r2, [r3, #28]
=======
 80075b4:	4b11      	ldr	r3, [pc, #68]	@ (80075fc <LED_init+0x48>)
		LED_group.LEDs[LED0].port = GPIOF;
 80075b6:	4912      	ldr	r1, [pc, #72]	@ (8007600 <LED_init+0x4c>)
{
 80075b8:	b430      	push	{r4, r5}

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 80075ba:	2008      	movs	r0, #8
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 80075bc:	2404      	movs	r4, #4
		LED_group.LEDs[LED1].port = GPIOF;

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 80075be:	2210      	movs	r2, #16
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 80075c0:	e9c3 1400 	strd	r1, r4, [r3]
  WRITE_REG(GPIOx->BRR, PinMask);
 80075c4:	628c      	str	r4, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 80075c6:	60d8      	str	r0, [r3, #12]
 80075c8:	6288      	str	r0, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].port = GPIOF;
 80075ca:	6099      	str	r1, [r3, #8]
 80075cc:	628a      	str	r2, [r1, #40]	@ 0x28
		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 80075ce:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 80075d0:	2220      	movs	r2, #32
 80075d2:	628a      	str	r2, [r1, #40]	@ 0x28
 80075d4:	61da      	str	r2, [r3, #28]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		LED_group.LEDs[LED3].port = GPIOF;

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
		LED_group.LEDs[LED4].port = GPIOC;
<<<<<<< HEAD
 8007366:	4a0b      	ldr	r2, [pc, #44]	@ (8007394 <LED_init+0x50>)
		LED_group.LEDs[LED2].port = GPIOF;
 8007368:	6119      	str	r1, [r3, #16]
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 800736a:	2501      	movs	r5, #1
 800736c:	6295      	str	r5, [r2, #40]	@ 0x28
		LED_group.LEDs[LED3].port = GPIOF;
 800736e:	6199      	str	r1, [r3, #24]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8007370:	2102      	movs	r1, #2
=======
 80075d6:	4a0b      	ldr	r2, [pc, #44]	@ (8007604 <LED_init+0x50>)
		LED_group.LEDs[LED2].port = GPIOF;
 80075d8:	6119      	str	r1, [r3, #16]
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 80075da:	2501      	movs	r5, #1
 80075dc:	6295      	str	r5, [r2, #40]	@ 0x28
		LED_group.LEDs[LED3].port = GPIOF;
 80075de:	6199      	str	r1, [r3, #24]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 80075e0:	2102      	movs	r1, #2
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		LED_group.LEDs[LED5].port = GPIOC;

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
		LED_group.LEDs[LED6].port = GPIOC;
<<<<<<< HEAD
 8007372:	e9c3 240c 	strd	r2, r4, [r3, #48]	@ 0x30
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8007376:	625d      	str	r5, [r3, #36]	@ 0x24

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
		LED_group.LEDs[LED7].port = GPIOC;
 8007378:	e9c3 200e 	strd	r2, r0, [r3, #56]	@ 0x38
		LED_group.LEDs[LED4].port = GPIOC;
 800737c:	621a      	str	r2, [r3, #32]
		LED_group.LEDs[LED5].port = GPIOC;
 800737e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007380:	6291      	str	r1, [r2, #40]	@ 0x28
		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8007382:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8007384:	6294      	str	r4, [r2, #40]	@ 0x28

		LEDs_write(0x00);
}
 8007386:	bc30      	pop	{r4, r5}
 8007388:	6290      	str	r0, [r2, #40]	@ 0x28
 800738a:	4770      	bx	lr
 800738c:	20000d84 	.word	0x20000d84
 8007390:	48001400 	.word	0x48001400
 8007394:	48000800 	.word	0x48000800

08007398 <LEDs_off>:
=======
 80075e2:	e9c3 240c 	strd	r2, r4, [r3, #48]	@ 0x30
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 80075e6:	625d      	str	r5, [r3, #36]	@ 0x24

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
		LED_group.LEDs[LED7].port = GPIOC;
 80075e8:	e9c3 200e 	strd	r2, r0, [r3, #56]	@ 0x38
		LED_group.LEDs[LED4].port = GPIOC;
 80075ec:	621a      	str	r2, [r3, #32]
		LED_group.LEDs[LED5].port = GPIOC;
 80075ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80075f0:	6291      	str	r1, [r2, #40]	@ 0x28
		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 80075f2:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80075f4:	6294      	str	r4, [r2, #40]	@ 0x28

		LEDs_write(0x00);
}
 80075f6:	bc30      	pop	{r4, r5}
 80075f8:	6290      	str	r0, [r2, #40]	@ 0x28
 80075fa:	4770      	bx	lr
 80075fc:	20000d48 	.word	0x20000d48
 8007600:	48001400 	.word	0x48001400
 8007604:	48000800 	.word	0x48000800

08007608 <LEDs_off>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
	uint8_t bitmask = 0x01;

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if ( LED_bitmask & bitmask )
<<<<<<< HEAD
 8007398:	07c2      	lsls	r2, r0, #31
 800739a:	d503      	bpl.n	80073a4 <LEDs_off+0xc>
		{
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800739c:	4b17      	ldr	r3, [pc, #92]	@ (80073fc <LEDs_off+0x64>)
 800739e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a2:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073a4:	0783      	lsls	r3, r0, #30
 80073a6:	d503      	bpl.n	80073b0 <LEDs_off+0x18>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073a8:	4b14      	ldr	r3, [pc, #80]	@ (80073fc <LEDs_off+0x64>)
 80073aa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80073ae:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073b0:	0741      	lsls	r1, r0, #29
 80073b2:	d503      	bpl.n	80073bc <LEDs_off+0x24>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073b4:	4b11      	ldr	r3, [pc, #68]	@ (80073fc <LEDs_off+0x64>)
 80073b6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80073ba:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073bc:	0702      	lsls	r2, r0, #28
 80073be:	d503      	bpl.n	80073c8 <LEDs_off+0x30>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073c0:	4b0e      	ldr	r3, [pc, #56]	@ (80073fc <LEDs_off+0x64>)
 80073c2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80073c6:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073c8:	06c3      	lsls	r3, r0, #27
 80073ca:	d503      	bpl.n	80073d4 <LEDs_off+0x3c>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073cc:	4b0b      	ldr	r3, [pc, #44]	@ (80073fc <LEDs_off+0x64>)
 80073ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073d2:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073d4:	0681      	lsls	r1, r0, #26
 80073d6:	d503      	bpl.n	80073e0 <LEDs_off+0x48>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073d8:	4b08      	ldr	r3, [pc, #32]	@ (80073fc <LEDs_off+0x64>)
 80073da:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80073de:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073e0:	0642      	lsls	r2, r0, #25
 80073e2:	d503      	bpl.n	80073ec <LEDs_off+0x54>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073e4:	4b05      	ldr	r3, [pc, #20]	@ (80073fc <LEDs_off+0x64>)
 80073e6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80073ea:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 80073ec:	0603      	lsls	r3, r0, #24
 80073ee:	d503      	bpl.n	80073f8 <LEDs_off+0x60>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80073f0:	4b02      	ldr	r3, [pc, #8]	@ (80073fc <LEDs_off+0x64>)
 80073f2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80073f6:	6293      	str	r3, [r2, #40]	@ 0x28
=======
 8007608:	07c2      	lsls	r2, r0, #31
 800760a:	d503      	bpl.n	8007614 <LEDs_off+0xc>
		{
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800760c:	4b17      	ldr	r3, [pc, #92]	@ (800766c <LEDs_off+0x64>)
 800760e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007612:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8007614:	0783      	lsls	r3, r0, #30
 8007616:	d503      	bpl.n	8007620 <LEDs_off+0x18>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007618:	4b14      	ldr	r3, [pc, #80]	@ (800766c <LEDs_off+0x64>)
 800761a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800761e:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8007620:	0741      	lsls	r1, r0, #29
 8007622:	d503      	bpl.n	800762c <LEDs_off+0x24>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007624:	4b11      	ldr	r3, [pc, #68]	@ (800766c <LEDs_off+0x64>)
 8007626:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800762a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 800762c:	0702      	lsls	r2, r0, #28
 800762e:	d503      	bpl.n	8007638 <LEDs_off+0x30>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007630:	4b0e      	ldr	r3, [pc, #56]	@ (800766c <LEDs_off+0x64>)
 8007632:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8007636:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8007638:	06c3      	lsls	r3, r0, #27
 800763a:	d503      	bpl.n	8007644 <LEDs_off+0x3c>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800763c:	4b0b      	ldr	r3, [pc, #44]	@ (800766c <LEDs_off+0x64>)
 800763e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007642:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8007644:	0681      	lsls	r1, r0, #26
 8007646:	d503      	bpl.n	8007650 <LEDs_off+0x48>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007648:	4b08      	ldr	r3, [pc, #32]	@ (800766c <LEDs_off+0x64>)
 800764a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800764e:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8007650:	0642      	lsls	r2, r0, #25
 8007652:	d503      	bpl.n	800765c <LEDs_off+0x54>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007654:	4b05      	ldr	r3, [pc, #20]	@ (800766c <LEDs_off+0x64>)
 8007656:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800765a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 800765c:	0603      	lsls	r3, r0, #24
 800765e:	d503      	bpl.n	8007668 <LEDs_off+0x60>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007660:	4b02      	ldr	r3, [pc, #8]	@ (800766c <LEDs_off+0x64>)
 8007662:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8007666:	6293      	str	r3, [r2, #40]	@ 0x28
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		}

		bitmask <<= 1;
	}
}
<<<<<<< HEAD
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	20000d84 	.word	0x20000d84

08007400 <LEDs_write>:
=======
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	20000d48 	.word	0x20000d48

08007670 <LEDs_write>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if (value & bitmask)
		{
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
<<<<<<< HEAD
 8007400:	4b1c      	ldr	r3, [pc, #112]	@ (8007474 <LEDs_write+0x74>)
 8007402:	e9d3 2100 	ldrd	r2, r1, [r3]
		if (value & bitmask)
 8007406:	f010 0f01 	tst.w	r0, #1
 800740a:	bf0c      	ite	eq
 800740c:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800740e:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007410:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
		if (value & bitmask)
 8007414:	f010 0f02 	tst.w	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 8007418:	bf0c      	ite	eq
 800741a:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800741c:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800741e:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
		if (value & bitmask)
 8007422:	f010 0f04 	tst.w	r0, #4
  WRITE_REG(GPIOx->BRR, PinMask);
 8007426:	bf0c      	ite	eq
 8007428:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800742a:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800742c:	e9d3 2106 	ldrd	r2, r1, [r3, #24]
		if (value & bitmask)
 8007430:	f010 0f08 	tst.w	r0, #8
  WRITE_REG(GPIOx->BRR, PinMask);
 8007434:	bf0c      	ite	eq
 8007436:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007438:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800743a:	e9d3 2108 	ldrd	r2, r1, [r3, #32]
		if (value & bitmask)
 800743e:	f010 0f10 	tst.w	r0, #16
  WRITE_REG(GPIOx->BRR, PinMask);
 8007442:	bf0c      	ite	eq
 8007444:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007446:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007448:	e9d3 210a 	ldrd	r2, r1, [r3, #40]	@ 0x28
		if (value & bitmask)
 800744c:	f010 0f20 	tst.w	r0, #32
  WRITE_REG(GPIOx->BRR, PinMask);
 8007450:	bf0c      	ite	eq
 8007452:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007454:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007456:	e9d3 210c 	ldrd	r2, r1, [r3, #48]	@ 0x30
		if (value & bitmask)
 800745a:	f010 0f40 	tst.w	r0, #64	@ 0x40
  WRITE_REG(GPIOx->BRR, PinMask);
 800745e:	bf0c      	ite	eq
 8007460:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007462:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007464:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		if (value & bitmask)
 8007468:	0601      	lsls	r1, r0, #24
 800746a:	bf4c      	ite	mi
 800746c:	6193      	strmi	r3, [r2, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800746e:	6293      	strpl	r3, [r2, #40]	@ 0x28
=======
 8007670:	4b1c      	ldr	r3, [pc, #112]	@ (80076e4 <LEDs_write+0x74>)
 8007672:	e9d3 2100 	ldrd	r2, r1, [r3]
		if (value & bitmask)
 8007676:	f010 0f01 	tst.w	r0, #1
 800767a:	bf0c      	ite	eq
 800767c:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800767e:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8007680:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
		if (value & bitmask)
 8007684:	f010 0f02 	tst.w	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 8007688:	bf0c      	ite	eq
 800768a:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800768c:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800768e:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
		if (value & bitmask)
 8007692:	f010 0f04 	tst.w	r0, #4
  WRITE_REG(GPIOx->BRR, PinMask);
 8007696:	bf0c      	ite	eq
 8007698:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800769a:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 800769c:	e9d3 2106 	ldrd	r2, r1, [r3, #24]
		if (value & bitmask)
 80076a0:	f010 0f08 	tst.w	r0, #8
  WRITE_REG(GPIOx->BRR, PinMask);
 80076a4:	bf0c      	ite	eq
 80076a6:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80076a8:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80076aa:	e9d3 2108 	ldrd	r2, r1, [r3, #32]
		if (value & bitmask)
 80076ae:	f010 0f10 	tst.w	r0, #16
  WRITE_REG(GPIOx->BRR, PinMask);
 80076b2:	bf0c      	ite	eq
 80076b4:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80076b6:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80076b8:	e9d3 210a 	ldrd	r2, r1, [r3, #40]	@ 0x28
		if (value & bitmask)
 80076bc:	f010 0f20 	tst.w	r0, #32
  WRITE_REG(GPIOx->BRR, PinMask);
 80076c0:	bf0c      	ite	eq
 80076c2:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80076c4:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80076c6:	e9d3 210c 	ldrd	r2, r1, [r3, #48]	@ 0x30
		if (value & bitmask)
 80076ca:	f010 0f40 	tst.w	r0, #64	@ 0x40
  WRITE_REG(GPIOx->BRR, PinMask);
 80076ce:	bf0c      	ite	eq
 80076d0:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80076d2:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 80076d4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		if (value & bitmask)
 80076d8:	0601      	lsls	r1, r0, #24
 80076da:	bf4c      	ite	mi
 80076dc:	6193      	strmi	r3, [r2, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 80076de:	6293      	strpl	r3, [r2, #40]	@ 0x28
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
		}

		bitmask <<= 1;
	}
}
<<<<<<< HEAD
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	20000d84 	.word	0x20000d84

08007478 <SCI_init>:
=======
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	20000d48 	.word	0x20000d48

080076e8 <SCI_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
// -------------- Public function implementations --------------
void SCI_init(void)
{

	SCI.USART = USART3;
	setvbuf(stdout, NULL, _IONBF, 0);
<<<<<<< HEAD
 8007478:	4a10      	ldr	r2, [pc, #64]	@ (80074bc <SCI_init+0x44>)
 800747a:	6810      	ldr	r0, [r2, #0]
{
 800747c:	b538      	push	{r3, r4, r5, lr}
	setvbuf(stdout, NULL, _IONBF, 0);
 800747e:	2300      	movs	r3, #0
	SCI.USART = USART3;
 8007480:	4c0f      	ldr	r4, [pc, #60]	@ (80074c0 <SCI_init+0x48>)
 8007482:	4d10      	ldr	r5, [pc, #64]	@ (80074c4 <SCI_init+0x4c>)
	setvbuf(stdout, NULL, _IONBF, 0);
 8007484:	6880      	ldr	r0, [r0, #8]
	SCI.USART = USART3;
 8007486:	6025      	str	r5, [r4, #0]
	setvbuf(stdout, NULL, _IONBF, 0);
 8007488:	4619      	mov	r1, r3
 800748a:	2202      	movs	r2, #2
 800748c:	f001 f860 	bl	8008550 <setvbuf>

	BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	
 8007490:	490d      	ldr	r1, [pc, #52]	@ (80074c8 <SCI_init+0x50>)
 8007492:	480e      	ldr	r0, [pc, #56]	@ (80074cc <SCI_init+0x54>)
 8007494:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007498:	f000 f8f2 	bl	8007680 <BUF_init>
	BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	
 800749c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074a0:	490b      	ldr	r1, [pc, #44]	@ (80074d0 <SCI_init+0x58>)
 80074a2:	480c      	ldr	r0, [pc, #48]	@ (80074d4 <SCI_init+0x5c>)
 80074a4:	f000 f8ec 	bl	8007680 <BUF_init>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80074a8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074aa:	e852 3f00 	ldrex	r3, [r2]
 80074ae:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	e842 3100 	strex	r1, r3, [r2]
 80074b6:	2900      	cmp	r1, #0
 80074b8:	d1f7      	bne.n	80074aa <SCI_init+0x32>

	LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
}
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	20000068 	.word	0x20000068
 80074c0:	200011f4 	.word	0x200011f4
 80074c4:	40004800 	.word	0x40004800
 80074c8:	20000ff4 	.word	0x20000ff4
 80074cc:	20000fdc 	.word	0x20000fdc
 80074d0:	20000ddc 	.word	0x20000ddc
 80074d4:	20000dc4 	.word	0x20000dc4

080074d8 <_write>:
=======
 80076e8:	4a10      	ldr	r2, [pc, #64]	@ (800772c <SCI_init+0x44>)
 80076ea:	6810      	ldr	r0, [r2, #0]
{
 80076ec:	b538      	push	{r3, r4, r5, lr}
	setvbuf(stdout, NULL, _IONBF, 0);
 80076ee:	2300      	movs	r3, #0
	SCI.USART = USART3;
 80076f0:	4c0f      	ldr	r4, [pc, #60]	@ (8007730 <SCI_init+0x48>)
 80076f2:	4d10      	ldr	r5, [pc, #64]	@ (8007734 <SCI_init+0x4c>)
	setvbuf(stdout, NULL, _IONBF, 0);
 80076f4:	6880      	ldr	r0, [r0, #8]
	SCI.USART = USART3;
 80076f6:	6025      	str	r5, [r4, #0]
	setvbuf(stdout, NULL, _IONBF, 0);
 80076f8:	4619      	mov	r1, r3
 80076fa:	2202      	movs	r2, #2
 80076fc:	f001 f860 	bl	80087c0 <setvbuf>

	BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	
 8007700:	490d      	ldr	r1, [pc, #52]	@ (8007738 <SCI_init+0x50>)
 8007702:	480e      	ldr	r0, [pc, #56]	@ (800773c <SCI_init+0x54>)
 8007704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007708:	f000 f8f2 	bl	80078f0 <BUF_init>
	BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	
 800770c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007710:	490b      	ldr	r1, [pc, #44]	@ (8007740 <SCI_init+0x58>)
 8007712:	480c      	ldr	r0, [pc, #48]	@ (8007744 <SCI_init+0x5c>)
 8007714:	f000 f8ec 	bl	80078f0 <BUF_init>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007718:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	e852 3f00 	ldrex	r3, [r2]
 800771e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007722:	e842 3100 	strex	r1, r3, [r2]
 8007726:	2900      	cmp	r1, #0
 8007728:	d1f7      	bne.n	800771a <SCI_init+0x32>

	LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
}
 800772a:	bd38      	pop	{r3, r4, r5, pc}
 800772c:	20000064 	.word	0x20000064
 8007730:	200011b8 	.word	0x200011b8
 8007734:	40004800 	.word	0x40004800
 8007738:	20000fb8 	.word	0x20000fb8
 800773c:	20000fa0 	.word	0x20000fa0
 8007740:	20000da0 	.word	0x20000da0
 8007744:	20000d88 	.word	0x20000d88

08007748 <_write>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	}
}

void SCI_send_bytes(uint8_t *data, uint32_t size)
{
	for( int i = 0 ; i < size ; i++ )
<<<<<<< HEAD
 80074d8:	4610      	mov	r0, r2
 80074da:	b182      	cbz	r2, 80074fe <_write+0x26>
	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 80074dc:	4b08      	ldr	r3, [pc, #32]	@ (8007500 <_write+0x28>)
 80074de:	f101 3cff 	add.w	ip, r1, #4294967295
 80074e2:	6819      	ldr	r1, [r3, #0]
=======
 8007748:	4610      	mov	r0, r2
 800774a:	b182      	cbz	r2, 800776e <_write+0x26>
	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 800774c:	4b08      	ldr	r3, [pc, #32]	@ (8007770 <_write+0x28>)
 800774e:	f101 3cff 	add.w	ip, r1, #4294967295
 8007752:	6819      	ldr	r1, [r3, #0]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	}
}

// -------------- Private function implementations -------------
int _write(int file, char *ptr, int len)
{
<<<<<<< HEAD
 80074e4:	b500      	push	{lr}
 80074e6:	eb0c 0e02 	add.w	lr, ip, r2
		SCI_send_byte(data[i]);
 80074ea:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80074ee:	69cb      	ldr	r3, [r1, #28]
 80074f0:	061b      	lsls	r3, r3, #24
 80074f2:	d5fc      	bpl.n	80074ee <_write+0x16>
	for( int i = 0 ; i < size ; i++ )
 80074f4:	45f4      	cmp	ip, lr
=======
 8007754:	b500      	push	{lr}
 8007756:	eb0c 0e02 	add.w	lr, ip, r2
		SCI_send_byte(data[i]);
 800775a:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800775e:	69cb      	ldr	r3, [r1, #28]
 8007760:	061b      	lsls	r3, r3, #24
 8007762:	d5fc      	bpl.n	800775e <_write+0x16>
	for( int i = 0 ; i < size ; i++ )
 8007764:	45f4      	cmp	ip, lr
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
<<<<<<< HEAD
 80074f6:	628a      	str	r2, [r1, #40]	@ 0x28
 80074f8:	d1f7      	bne.n	80074ea <_write+0x12>
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
	return len;
}
 80074fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	200011f4 	.word	0x200011f4

08007504 <SCI_receive_char_Callback>:
=======
 8007766:	628a      	str	r2, [r1, #40]	@ 0x28
 8007768:	d1f7      	bne.n	800775a <_write+0x12>
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
	return len;
}
 800776a:	f85d fb04 	ldr.w	pc, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	200011b8 	.word	0x200011b8

08007774 <SCI_receive_char_Callback>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

void SCI_receive_char_Callback(void)
{
	uint8_t received_data;
	received_data = LL_USART_ReceiveData8 (SCI.USART);
<<<<<<< HEAD
 8007504:	4b03      	ldr	r3, [pc, #12]	@ (8007514 <SCI_receive_char_Callback+0x10>)
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8007506:	4804      	ldr	r0, [pc, #16]	@ (8007518 <SCI_receive_char_Callback+0x14>)
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8007508:	681b      	ldr	r3, [r3, #0]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800750a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 800750c:	b2c9      	uxtb	r1, r1
 800750e:	f000 b8c7 	b.w	80076a0 <BUF_store_byte>
 8007512:	bf00      	nop
 8007514:	200011f4 	.word	0x200011f4
 8007518:	20000fdc 	.word	0x20000fdc

0800751c <SCI_transmit_char_Callback>:
=======
 8007774:	4b03      	ldr	r3, [pc, #12]	@ (8007784 <SCI_receive_char_Callback+0x10>)
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8007776:	4804      	ldr	r0, [pc, #16]	@ (8007788 <SCI_receive_char_Callback+0x14>)
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8007778:	681b      	ldr	r3, [r3, #0]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 800777a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 800777c:	b2c9      	uxtb	r1, r1
 800777e:	f000 b8c7 	b.w	8007910 <BUF_store_byte>
 8007782:	bf00      	nop
 8007784:	200011b8 	.word	0x200011b8
 8007788:	20000fa0 	.word	0x20000fa0

0800778c <SCI_transmit_char_Callback>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

void SCI_transmit_char_Callback(void)
{
<<<<<<< HEAD
 800751c:	b500      	push	{lr}
 800751e:	b083      	sub	sp, #12
=======
 800778c:	b500      	push	{lr}
 800778e:	b083      	sub	sp, #12
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	uint8_t 			data_to_transmit;	
	buf_rtrn_codes_t	return_code;			

	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
<<<<<<< HEAD
 8007520:	480d      	ldr	r0, [pc, #52]	@ (8007558 <SCI_transmit_char_Callback+0x3c>)
 8007522:	f10d 0107 	add.w	r1, sp, #7
 8007526:	f000 f8dd 	bl	80076e4 <BUF_get_byte>

	if ( return_code == BUFFER_OK )
 800752a:	b920      	cbnz	r0, 8007536 <SCI_transmit_char_Callback+0x1a>
	{
		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 800752c:	4b0b      	ldr	r3, [pc, #44]	@ (800755c <SCI_transmit_char_Callback+0x40>)
  USARTx->TDR = Value;
 800752e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8007536:	4808      	ldr	r0, [pc, #32]	@ (8007558 <SCI_transmit_char_Callback+0x3c>)
 8007538:	f000 f8ec 	bl	8007714 <BUF_get_data_size>
 800753c:	b948      	cbnz	r0, 8007552 <SCI_transmit_char_Callback+0x36>
	{
		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 800753e:	4b07      	ldr	r3, [pc, #28]	@ (800755c <SCI_transmit_char_Callback+0x40>)
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007540:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	e852 3f00 	ldrex	r3, [r2]
 8007546:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754a:	e842 3100 	strex	r1, r3, [r2]
 800754e:	2900      	cmp	r1, #0
 8007550:	d1f7      	bne.n	8007542 <SCI_transmit_char_Callback+0x26>
	}

}
 8007552:	b003      	add	sp, #12
 8007554:	f85d fb04 	ldr.w	pc, [sp], #4
 8007558:	20000dc4 	.word	0x20000dc4
 800755c:	200011f4 	.word	0x200011f4

08007560 <XPT2046_touch_get_coordinates>:
=======
 8007790:	480d      	ldr	r0, [pc, #52]	@ (80077c8 <SCI_transmit_char_Callback+0x3c>)
 8007792:	f10d 0107 	add.w	r1, sp, #7
 8007796:	f000 f8dd 	bl	8007954 <BUF_get_byte>

	if ( return_code == BUFFER_OK )
 800779a:	b920      	cbnz	r0, 80077a6 <SCI_transmit_char_Callback+0x1a>
	{
		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 800779c:	4b0b      	ldr	r3, [pc, #44]	@ (80077cc <SCI_transmit_char_Callback+0x40>)
  USARTx->TDR = Value;
 800779e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 80077a6:	4808      	ldr	r0, [pc, #32]	@ (80077c8 <SCI_transmit_char_Callback+0x3c>)
 80077a8:	f000 f8ec 	bl	8007984 <BUF_get_data_size>
 80077ac:	b948      	cbnz	r0, 80077c2 <SCI_transmit_char_Callback+0x36>
	{
		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 80077ae:	4b07      	ldr	r3, [pc, #28]	@ (80077cc <SCI_transmit_char_Callback+0x40>)
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80077b0:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	e852 3f00 	ldrex	r3, [r2]
 80077b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	e842 3100 	strex	r1, r3, [r2]
 80077be:	2900      	cmp	r1, #0
 80077c0:	d1f7      	bne.n	80077b2 <SCI_transmit_char_Callback+0x26>
	}

}
 80077c2:	b003      	add	sp, #12
 80077c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80077c8:	20000d88 	.word	0x20000d88
 80077cc:	200011b8 	.word	0x200011b8

080077d0 <XPT2046_touch_get_coordinates>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc




void XPT2046_touch_get_coordinates(uint16_t* x, uint16_t* y)
{
<<<<<<< HEAD
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 8007564:	4b3c      	ldr	r3, [pc, #240]	@ (8007658 <XPT2046_touch_get_coordinates+0xf8>)
=======
 80077d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 80077d4:	4b3c      	ldr	r3, [pc, #240]	@ (80078c8 <XPT2046_touch_get_coordinates+0xf8>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
    {


        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
<<<<<<< HEAD
 8007566:	4d3d      	ldr	r5, [pc, #244]	@ (800765c <XPT2046_touch_get_coordinates+0xfc>)
        uint8_t y_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 8007568:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 800767c <XPT2046_touch_get_coordinates+0x11c>
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 800756c:	2202      	movs	r2, #2
    uint32_t avg_y = 0;
 800756e:	2600      	movs	r6, #0
{
 8007570:	b085      	sub	sp, #20
 8007572:	4683      	mov	fp, r0
 8007574:	468a      	mov	sl, r1
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 8007576:	629a      	str	r2, [r3, #40]	@ 0x28
 8007578:	24ff      	movs	r4, #255	@ 0xff
    uint32_t avg_x = 0;
 800757a:	4637      	mov	r7, r6
        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 800757c:	f04f 38ff 	mov.w	r8, #4294967295
 8007580:	4937      	ldr	r1, [pc, #220]	@ (8007660 <XPT2046_touch_get_coordinates+0x100>)
 8007582:	f04f 33ff 	mov.w	r3, #4294967295
 8007586:	2201      	movs	r2, #1
 8007588:	4628      	mov	r0, r5
 800758a:	f7fe fc17 	bl	8005dbc <HAL_SPI_Transmit>
        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 800758e:	2302      	movs	r3, #2
 8007590:	aa02      	add	r2, sp, #8
 8007592:	4649      	mov	r1, r9
 8007594:	f8cd 8000 	str.w	r8, [sp]
 8007598:	4628      	mov	r0, r5
 800759a:	f7fe fd33 	bl	8006004 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 800759e:	4931      	ldr	r1, [pc, #196]	@ (8007664 <XPT2046_touch_get_coordinates+0x104>)
 80075a0:	f04f 33ff 	mov.w	r3, #4294967295
 80075a4:	2201      	movs	r2, #1
 80075a6:	4628      	mov	r0, r5
 80075a8:	f7fe fc08 	bl	8005dbc <HAL_SPI_Transmit>
        uint8_t x_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 80075ac:	2302      	movs	r3, #2
 80075ae:	aa03      	add	r2, sp, #12
 80075b0:	f8cd 8000 	str.w	r8, [sp]
 80075b4:	4649      	mov	r1, r9
 80075b6:	4628      	mov	r0, r5
 80075b8:	f7fe fd24 	bl	8006004 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80075bc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 80075c0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 80075c4:	3c01      	subs	r4, #1
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80075c6:	ba52      	rev16	r2, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 80075c8:	ba5b      	rev16	r3, r3
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 80075ca:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80075ce:	fa17 f782 	uxtah	r7, r7, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 80075d2:	fa16 f683 	uxtah	r6, r6, r3
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 80075d6:	d1d3      	bne.n	8007580 <XPT2046_touch_get_coordinates+0x20>
=======
 80077d6:	4d3d      	ldr	r5, [pc, #244]	@ (80078cc <XPT2046_touch_get_coordinates+0xfc>)
        uint8_t y_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80077d8:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 80078ec <XPT2046_touch_get_coordinates+0x11c>
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 80077dc:	2202      	movs	r2, #2
    uint32_t avg_y = 0;
 80077de:	2600      	movs	r6, #0
{
 80077e0:	b085      	sub	sp, #20
 80077e2:	4683      	mov	fp, r0
 80077e4:	468a      	mov	sl, r1
	WRITE_REG(XPT2046_CS_GPIO_Port->BRR, XPT2046_CS_Pin);
 80077e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80077e8:	24ff      	movs	r4, #255	@ 0xff
    uint32_t avg_x = 0;
 80077ea:	4637      	mov	r7, r6
        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80077ec:	f04f 38ff 	mov.w	r8, #4294967295
 80077f0:	4937      	ldr	r1, [pc, #220]	@ (80078d0 <XPT2046_touch_get_coordinates+0x100>)
 80077f2:	f04f 33ff 	mov.w	r3, #4294967295
 80077f6:	2201      	movs	r2, #1
 80077f8:	4628      	mov	r0, r5
 80077fa:	f7fe fc17 	bl	800602c <HAL_SPI_Transmit>
        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80077fe:	2302      	movs	r3, #2
 8007800:	aa02      	add	r2, sp, #8
 8007802:	4649      	mov	r1, r9
 8007804:	f8cd 8000 	str.w	r8, [sp]
 8007808:	4628      	mov	r0, r5
 800780a:	f7fe fd33 	bl	8006274 <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 800780e:	4931      	ldr	r1, [pc, #196]	@ (80078d4 <XPT2046_touch_get_coordinates+0x104>)
 8007810:	f04f 33ff 	mov.w	r3, #4294967295
 8007814:	2201      	movs	r2, #1
 8007816:	4628      	mov	r0, r5
 8007818:	f7fe fc08 	bl	800602c <HAL_SPI_Transmit>
        uint8_t x_raw[2];

        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 800781c:	2302      	movs	r3, #2
 800781e:	aa03      	add	r2, sp, #12
 8007820:	f8cd 8000 	str.w	r8, [sp]
 8007824:	4649      	mov	r1, r9
 8007826:	4628      	mov	r0, r5
 8007828:	f7fe fd24 	bl	8006274 <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 800782c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8007830:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 8007834:	3c01      	subs	r4, #1
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 8007836:	ba52      	rev16	r2, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8007838:	ba5b      	rev16	r3, r3
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 800783a:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 800783e:	fa17 f782 	uxtah	r7, r7, r2
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8007842:	fa16 f683 	uxtah	r6, r6, r3
    for(uint8_t i = 0; i < XPT2046_AVERAGING_LENGTH; i++)
 8007846:	d1d3      	bne.n	80077f0 <XPT2046_touch_get_coordinates+0x20>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

    XPT2046_TouchUnselect();


    uint32_t raw_x = (avg_x / XPT2046_AVERAGING_LENGTH);
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
<<<<<<< HEAD
 80075d8:	4a23      	ldr	r2, [pc, #140]	@ (8007668 <XPT2046_touch_get_coordinates+0x108>)
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 80075da:	481f      	ldr	r0, [pc, #124]	@ (8007658 <XPT2046_touch_get_coordinates+0xf8>)
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 80075dc:	fba2 1306 	umull	r1, r3, r2, r6
=======
 8007848:	4a23      	ldr	r2, [pc, #140]	@ (80078d8 <XPT2046_touch_get_coordinates+0x108>)
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 800784a:	481f      	ldr	r0, [pc, #124]	@ (80078c8 <XPT2046_touch_get_coordinates+0xf8>)
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 800784c:	fba2 1306 	umull	r1, r3, r2, r6
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
    	*x = (uint16_t) raw_x;
		*y = (uint16_t) raw_y;
    }
    else
    {
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
<<<<<<< HEAD
 80075e0:	4922      	ldr	r1, [pc, #136]	@ (800766c <XPT2046_touch_get_coordinates+0x10c>)
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 80075e2:	09db      	lsrs	r3, r3, #7
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 80075e4:	2502      	movs	r5, #2
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 80075e6:	428f      	cmp	r7, r1
		raw_y=32768-raw_y;
 80075e8:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 80075ec:	6185      	str	r5, [r0, #24]
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 80075ee:	d904      	bls.n	80075fa <XPT2046_touch_get_coordinates+0x9a>
   	    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 80075f0:	491f      	ldr	r1, [pc, #124]	@ (8007670 <XPT2046_touch_get_coordinates+0x110>)
 80075f2:	428f      	cmp	r7, r1
 80075f4:	d91d      	bls.n	8007632 <XPT2046_touch_get_coordinates+0xd2>
 80075f6:	f44f 74a0 	mov.w	r4, #320	@ 0x140

   	    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
   	    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 80075fa:	f247 52f6 	movw	r2, #30198	@ 0x75f6
 80075fe:	4293      	cmp	r3, r2
 8007600:	bf28      	it	cs
 8007602:	4613      	movcs	r3, r2

   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 8007604:	f640 42ff 	movw	r2, #3327	@ 0xcff
 8007608:	4293      	cmp	r3, r2
 800760a:	bf38      	it	cc
 800760c:	4613      	movcc	r3, r2
 800760e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8007612:	011b      	lsls	r3, r3, #4
 8007614:	4a17      	ldr	r2, [pc, #92]	@ (8007674 <XPT2046_touch_get_coordinates+0x114>)
   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 8007616:	f8ab 4000 	strh.w	r4, [fp]
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 800761a:	f5a3 2342 	sub.w	r3, r3, #794624	@ 0xc2000
 800761e:	f5a3 6371 	sub.w	r3, r3, #3856	@ 0xf10
 8007622:	fba2 2303 	umull	r2, r3, r2, r3
 8007626:	0b5b      	lsrs	r3, r3, #13
 8007628:	f8aa 3000 	strh.w	r3, [sl]
    }

}
 800762c:	b005      	add	sp, #20
 800762e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint32_t raw_x = (avg_x / XPT2046_AVERAGING_LENGTH);
 8007632:	fba2 1207 	umull	r1, r2, r2, r7
 8007636:	09d2      	lsrs	r2, r2, #7
   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 8007638:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800763c:	0192      	lsls	r2, r2, #6
 800763e:	490e      	ldr	r1, [pc, #56]	@ (8007678 <XPT2046_touch_get_coordinates+0x118>)
 8007640:	f5a2 2209 	sub.w	r2, r2, #561152	@ 0x89000
 8007644:	f5a2 7240 	sub.w	r2, r2, #768	@ 0x300
 8007648:	fba1 0102 	umull	r0, r1, r1, r2
 800764c:	1a52      	subs	r2, r2, r1
 800764e:	eb01 0452 	add.w	r4, r1, r2, lsr #1
 8007652:	f3c4 348f 	ubfx	r4, r4, #14, #16
 8007656:	e7d0      	b.n	80075fa <XPT2046_touch_get_coordinates+0x9a>
 8007658:	48001000 	.word	0x48001000
 800765c:	20000c48 	.word	0x20000c48
 8007660:	080522b0 	.word	0x080522b0
 8007664:	080522a8 	.word	0x080522a8
 8007668:	80808081 	.word	0x80808081
 800766c:	0006d523 	.word	0x0006d523
 8007670:	0070731b 	.word	0x0070731b
 8007674:	4e0b90d7 	.word	0x4e0b90d7
 8007678:	350d66f7 	.word	0x350d66f7
 800767c:	080522ac 	.word	0x080522ac

08007680 <BUF_init>:
=======
 8007850:	4922      	ldr	r1, [pc, #136]	@ (80078dc <XPT2046_touch_get_coordinates+0x10c>)
    uint32_t raw_y = (avg_y / XPT2046_AVERAGING_LENGTH);
 8007852:	09db      	lsrs	r3, r3, #7
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 8007854:	2502      	movs	r5, #2
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 8007856:	428f      	cmp	r7, r1
		raw_y=32768-raw_y;
 8007858:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
	WRITE_REG(XPT2046_CS_GPIO_Port->BSRR, XPT2046_CS_Pin);
 800785c:	6185      	str	r5, [r0, #24]
    	if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 800785e:	d904      	bls.n	800786a <XPT2046_touch_get_coordinates+0x9a>
   	    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 8007860:	491f      	ldr	r1, [pc, #124]	@ (80078e0 <XPT2046_touch_get_coordinates+0x110>)
 8007862:	428f      	cmp	r7, r1
 8007864:	d91d      	bls.n	80078a2 <XPT2046_touch_get_coordinates+0xd2>
 8007866:	f44f 74a0 	mov.w	r4, #320	@ 0x140

   	    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
   	    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 800786a:	f247 52f6 	movw	r2, #30198	@ 0x75f6
 800786e:	4293      	cmp	r3, r2
 8007870:	bf28      	it	cs
 8007872:	4613      	movcs	r3, r2

   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 8007874:	f640 42ff 	movw	r2, #3327	@ 0xcff
 8007878:	4293      	cmp	r3, r2
 800787a:	bf38      	it	cc
 800787c:	4613      	movcc	r3, r2
 800787e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	4a17      	ldr	r2, [pc, #92]	@ (80078e4 <XPT2046_touch_get_coordinates+0x114>)
   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 8007886:	f8ab 4000 	strh.w	r4, [fp]
  	    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 800788a:	f5a3 2342 	sub.w	r3, r3, #794624	@ 0xc2000
 800788e:	f5a3 6371 	sub.w	r3, r3, #3856	@ 0xf10
 8007892:	fba2 2303 	umull	r2, r3, r2, r3
 8007896:	0b5b      	lsrs	r3, r3, #13
 8007898:	f8aa 3000 	strh.w	r3, [sl]
    }

}
 800789c:	b005      	add	sp, #20
 800789e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint32_t raw_x = (avg_x / XPT2046_AVERAGING_LENGTH);
 80078a2:	fba2 1207 	umull	r1, r2, r2, r7
 80078a6:	09d2      	lsrs	r2, r2, #7
   	    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 80078a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80078ac:	0192      	lsls	r2, r2, #6
 80078ae:	490e      	ldr	r1, [pc, #56]	@ (80078e8 <XPT2046_touch_get_coordinates+0x118>)
 80078b0:	f5a2 2209 	sub.w	r2, r2, #561152	@ 0x89000
 80078b4:	f5a2 7240 	sub.w	r2, r2, #768	@ 0x300
 80078b8:	fba1 0102 	umull	r0, r1, r1, r2
 80078bc:	1a52      	subs	r2, r2, r1
 80078be:	eb01 0452 	add.w	r4, r1, r2, lsr #1
 80078c2:	f3c4 348f 	ubfx	r4, r4, #14, #16
 80078c6:	e7d0      	b.n	800786a <XPT2046_touch_get_coordinates+0x9a>
 80078c8:	48001000 	.word	0x48001000
 80078cc:	20000c0c 	.word	0x20000c0c
 80078d0:	0805cad0 	.word	0x0805cad0
 80078d4:	0805cac8 	.word	0x0805cac8
 80078d8:	80808081 	.word	0x80808081
 80078dc:	0006d523 	.word	0x0006d523
 80078e0:	0070731b 	.word	0x0070731b
 80078e4:	4e0b90d7 	.word	0x4e0b90d7
 80078e8:	350d66f7 	.word	0x350d66f7
 80078ec:	0805cacc 	.word	0x0805cacc

080078f0 <BUF_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
	buf_handle->front = 0;
<<<<<<< HEAD
 8007680:	2300      	movs	r3, #0
	buf_handle->length = buf_length;
 8007682:	e9c0 1200 	strd	r1, r2, [r0]
	buf_handle->rear = 0;
 8007686:	e9c0 3302 	strd	r3, r3, [r0, #8]
	buf_handle->data_size = 0;
	buf_handle->free_size = buf_handle->length;
 800768a:	e9c0 3204 	strd	r3, r2, [r0, #16]
}
 800768e:	4770      	bx	lr

08007690 <BUF_flush>:
{
 8007690:	4603      	mov	r3, r0
	buf_handle->rear = 0;
 8007692:	2000      	movs	r0, #0
	buf_handle->free_size = buf_handle->length;
 8007694:	685a      	ldr	r2, [r3, #4]
	buf_handle->rear = 0;
 8007696:	e9c3 0002 	strd	r0, r0, [r3, #8]
	buf_handle->free_size = buf_handle->length;
 800769a:	e9c3 0204 	strd	r0, r2, [r3, #16]

	return BUFFER_OK;
}
 800769e:	4770      	bx	lr

080076a0 <BUF_store_byte>:
=======
 80078f0:	2300      	movs	r3, #0
	buf_handle->length = buf_length;
 80078f2:	e9c0 1200 	strd	r1, r2, [r0]
	buf_handle->rear = 0;
 80078f6:	e9c0 3302 	strd	r3, r3, [r0, #8]
	buf_handle->data_size = 0;
	buf_handle->free_size = buf_handle->length;
 80078fa:	e9c0 3204 	strd	r3, r2, [r0, #16]
}
 80078fe:	4770      	bx	lr

08007900 <BUF_flush>:
{
 8007900:	4603      	mov	r3, r0
	buf_handle->rear = 0;
 8007902:	2000      	movs	r0, #0
	buf_handle->free_size = buf_handle->length;
 8007904:	685a      	ldr	r2, [r3, #4]
	buf_handle->rear = 0;
 8007906:	e9c3 0002 	strd	r0, r0, [r3, #8]
	buf_handle->free_size = buf_handle->length;
 800790a:	e9c3 0204 	strd	r0, r2, [r3, #16]

	return BUFFER_OK;
}
 800790e:	4770      	bx	lr

08007910 <BUF_store_byte>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
	if (buf_handle->data_size >= buf_handle->length)
<<<<<<< HEAD
 80076a0:	6902      	ldr	r2, [r0, #16]
{
 80076a2:	4603      	mov	r3, r0
	if (buf_handle->data_size >= buf_handle->length)
 80076a4:	6840      	ldr	r0, [r0, #4]
 80076a6:	4282      	cmp	r2, r0
 80076a8:	d210      	bcs.n	80076cc <BUF_store_byte+0x2c>
{
 80076aa:	b410      	push	{r4}
=======
 8007910:	6902      	ldr	r2, [r0, #16]
{
 8007912:	4603      	mov	r3, r0
	if (buf_handle->data_size >= buf_handle->length)
 8007914:	6840      	ldr	r0, [r0, #4]
 8007916:	4282      	cmp	r2, r0
 8007918:	d210      	bcs.n	800793c <BUF_store_byte+0x2c>
{
 800791a:	b410      	push	{r4}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	{
		return BUFFER_FULL;	
	}
	else
	{
		if (buf_handle->data_size == 0)
<<<<<<< HEAD
 80076ac:	b982      	cbnz	r2, 80076d0 <BUF_store_byte+0x30>
		{
			buf_handle->front = 0;
			buf_handle->rear = 0;
 80076ae:	e9c3 2202 	strd	r2, r2, [r3, #8]
{
 80076b2:	2200      	movs	r2, #0
=======
 800791c:	b982      	cbnz	r2, 8007940 <BUF_store_byte+0x30>
		{
			buf_handle->front = 0;
			buf_handle->rear = 0;
 800791e:	e9c3 2202 	strd	r2, r2, [r3, #8]
{
 8007922:	2200      	movs	r2, #0
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			{
				buf_handle->rear = 0;
			}
		}

		buf_handle->buffer[buf_handle->rear] = data;
<<<<<<< HEAD
 80076b4:	681c      	ldr	r4, [r3, #0]
 80076b6:	54a1      	strb	r1, [r4, r2]

		buf_handle->data_size++;
		buf_handle->free_size--;
 80076b8:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
		buf_handle->data_size++;
 80076bc:	3101      	adds	r1, #1
		buf_handle->free_size--;
 80076be:	3a01      	subs	r2, #1
 80076c0:	2000      	movs	r0, #0
 80076c2:	e9c3 1204 	strd	r1, r2, [r3, #16]
=======
 8007924:	681c      	ldr	r4, [r3, #0]
 8007926:	54a1      	strb	r1, [r4, r2]

		buf_handle->data_size++;
		buf_handle->free_size--;
 8007928:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
		buf_handle->data_size++;
 800792c:	3101      	adds	r1, #1
		buf_handle->free_size--;
 800792e:	3a01      	subs	r2, #1
 8007930:	2000      	movs	r0, #0
 8007932:	e9c3 1204 	strd	r1, r2, [r3, #16]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

		return BUFFER_OK;
	}

}
<<<<<<< HEAD
 80076c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076ca:	4770      	bx	lr
		return BUFFER_FULL;	
 80076cc:	2001      	movs	r0, #1
}
 80076ce:	4770      	bx	lr
			buf_handle->rear++;
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	3201      	adds	r2, #1
			if (buf_handle->rear >= buf_handle->length)
 80076d4:	4290      	cmp	r0, r2
 80076d6:	d802      	bhi.n	80076de <BUF_store_byte+0x3e>
				buf_handle->rear = 0;
 80076d8:	2200      	movs	r2, #0
 80076da:	609a      	str	r2, [r3, #8]
 80076dc:	e7e9      	b.n	80076b2 <BUF_store_byte+0x12>
			buf_handle->rear++;
 80076de:	609a      	str	r2, [r3, #8]
 80076e0:	e7e8      	b.n	80076b4 <BUF_store_byte+0x14>
 80076e2:	bf00      	nop

080076e4 <BUF_get_byte>:
=======
 8007936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800793a:	4770      	bx	lr
		return BUFFER_FULL;	
 800793c:	2001      	movs	r0, #1
}
 800793e:	4770      	bx	lr
			buf_handle->rear++;
 8007940:	689a      	ldr	r2, [r3, #8]
 8007942:	3201      	adds	r2, #1
			if (buf_handle->rear >= buf_handle->length)
 8007944:	4290      	cmp	r0, r2
 8007946:	d802      	bhi.n	800794e <BUF_store_byte+0x3e>
				buf_handle->rear = 0;
 8007948:	2200      	movs	r2, #0
 800794a:	609a      	str	r2, [r3, #8]
 800794c:	e7e9      	b.n	8007922 <BUF_store_byte+0x12>
			buf_handle->rear++;
 800794e:	609a      	str	r2, [r3, #8]
 8007950:	e7e8      	b.n	8007924 <BUF_store_byte+0x14>
 8007952:	bf00      	nop

08007954 <BUF_get_byte>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	}
}

buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
	if (buf_handle->data_size == 0)
<<<<<<< HEAD
 80076e4:	6903      	ldr	r3, [r0, #16]
 80076e6:	b19b      	cbz	r3, 8007710 <BUF_get_byte+0x2c>
=======
 8007954:	6903      	ldr	r3, [r0, #16]
 8007956:	b19b      	cbz	r3, 8007980 <BUF_get_byte+0x2c>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	{
		return BUFFER_EMPTY;	
	}

	*data = buf_handle->buffer[buf_handle->front];	
<<<<<<< HEAD
 80076e8:	68c3      	ldr	r3, [r0, #12]
 80076ea:	6802      	ldr	r2, [r0, #0]
 80076ec:	5cd3      	ldrb	r3, [r2, r3]
 80076ee:	700b      	strb	r3, [r1, #0]
	buf_handle->data_size--;
	buf_handle->free_size++;
 80076f0:	e9d0 1204 	ldrd	r1, r2, [r0, #16]

	buf_handle->front++;
 80076f4:	68c3      	ldr	r3, [r0, #12]
	buf_handle->free_size++;
 80076f6:	3201      	adds	r2, #1
	buf_handle->data_size--;
 80076f8:	3901      	subs	r1, #1
	buf_handle->free_size++;
 80076fa:	e9c0 1204 	strd	r1, r2, [r0, #16]

	if (buf_handle->front >= buf_handle->length)
 80076fe:	6842      	ldr	r2, [r0, #4]
	buf_handle->front++;
 8007700:	3301      	adds	r3, #1
	if (buf_handle->front >= buf_handle->length)
 8007702:	4293      	cmp	r3, r2
	buf_handle->front++;
 8007704:	60c3      	str	r3, [r0, #12]
	if (buf_handle->front >= buf_handle->length)
 8007706:	d301      	bcc.n	800770c <BUF_get_byte+0x28>
	{
		buf_handle->front = 0;
 8007708:	2300      	movs	r3, #0
 800770a:	60c3      	str	r3, [r0, #12]
	}

	return BUFFER_OK;	
 800770c:	2000      	movs	r0, #0
 800770e:	4770      	bx	lr
		return BUFFER_EMPTY;	
 8007710:	2002      	movs	r0, #2
}
 8007712:	4770      	bx	lr

08007714 <BUF_get_data_size>:
=======
 8007958:	68c3      	ldr	r3, [r0, #12]
 800795a:	6802      	ldr	r2, [r0, #0]
 800795c:	5cd3      	ldrb	r3, [r2, r3]
 800795e:	700b      	strb	r3, [r1, #0]
	buf_handle->data_size--;
	buf_handle->free_size++;
 8007960:	e9d0 1204 	ldrd	r1, r2, [r0, #16]

	buf_handle->front++;
 8007964:	68c3      	ldr	r3, [r0, #12]
	buf_handle->free_size++;
 8007966:	3201      	adds	r2, #1
	buf_handle->data_size--;
 8007968:	3901      	subs	r1, #1
	buf_handle->free_size++;
 800796a:	e9c0 1204 	strd	r1, r2, [r0, #16]

	if (buf_handle->front >= buf_handle->length)
 800796e:	6842      	ldr	r2, [r0, #4]
	buf_handle->front++;
 8007970:	3301      	adds	r3, #1
	if (buf_handle->front >= buf_handle->length)
 8007972:	4293      	cmp	r3, r2
	buf_handle->front++;
 8007974:	60c3      	str	r3, [r0, #12]
	if (buf_handle->front >= buf_handle->length)
 8007976:	d301      	bcc.n	800797c <BUF_get_byte+0x28>
	{
		buf_handle->front = 0;
 8007978:	2300      	movs	r3, #0
 800797a:	60c3      	str	r3, [r0, #12]
	}

	return BUFFER_OK;	
 800797c:	2000      	movs	r0, #0
 800797e:	4770      	bx	lr
		return BUFFER_EMPTY;	
 8007980:	2002      	movs	r0, #2
}
 8007982:	4770      	bx	lr

08007984 <BUF_get_data_size>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}

uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
	return buf_handle->data_size;
}
<<<<<<< HEAD
 8007714:	6900      	ldr	r0, [r0, #16]
 8007716:	4770      	bx	lr

08007718 <JOY_init>:
=======
 8007984:	6900      	ldr	r0, [r0, #16]
 8007986:	4770      	bx	lr

08007988 <JOY_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
uint8_t 		joy_btn_buffer[JOY_BTN_BUF_LEN];			
buf_handle_t 	joy_btn_buf_handle;					

// ------------- Public function implementations --------------
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
<<<<<<< HEAD
 8007718:	b570      	push	{r4, r5, r6, lr}

	joystick.button.pin = LL_GPIO_PIN_13;
 800771a:	4c14      	ldr	r4, [pc, #80]	@ (800776c <JOY_init+0x54>)
	joystick.button.port = GPIOC;
 800771c:	4e14      	ldr	r6, [pc, #80]	@ (8007770 <JOY_init+0x58>)
 800771e:	6026      	str	r6, [r4, #0]
{
 8007720:	4605      	mov	r5, r0
 8007722:	460b      	mov	r3, r1
=======
 8007988:	b570      	push	{r4, r5, r6, lr}

	joystick.button.pin = LL_GPIO_PIN_13;
 800798a:	4c14      	ldr	r4, [pc, #80]	@ (80079dc <JOY_init+0x54>)
	joystick.button.port = GPIOC;
 800798c:	4e14      	ldr	r6, [pc, #80]	@ (80079e0 <JOY_init+0x58>)
 800798e:	6026      	str	r6, [r4, #0]
{
 8007990:	4605      	mov	r5, r0
 8007992:	460b      	mov	r3, r1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	joystick.position_raw_min[X] = 820;
	joystick.position_raw_min[Y] = 739;
	joystick.position_raw_max[X] = 3101;
	joystick.position_raw_max[Y] = 3100;

	joystick.ADC = ADC_handle;
<<<<<<< HEAD
 8007724:	6225      	str	r5, [r4, #32]
	joystick.button.pin = LL_GPIO_PIN_13;
 8007726:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
 800772a:	6065      	str	r5, [r4, #4]
	joystick.timer = timer_handle;
 800772c:	61e3      	str	r3, [r4, #28]
	joystick.position_raw_min[X] = 820;
 800772e:	4d11      	ldr	r5, [pc, #68]	@ (8007774 <JOY_init+0x5c>)
 8007730:	4b11      	ldr	r3, [pc, #68]	@ (8007778 <JOY_init+0x60>)

	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8007732:	4812      	ldr	r0, [pc, #72]	@ (800777c <JOY_init+0x64>)
 8007734:	4912      	ldr	r1, [pc, #72]	@ (8007780 <JOY_init+0x68>)
	joystick.position_raw_min[X] = 820;
 8007736:	e9c4 5304 	strd	r5, r3, [r4, #16]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 800773a:	2210      	movs	r2, #16
	joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 800773c:	f240 1301 	movw	r3, #257	@ 0x101
 8007740:	8123      	strh	r3, [r4, #8]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8007742:	f7ff ff9d 	bl	8007680 <BUF_init>

	HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 8007746:	6a20      	ldr	r0, [r4, #32]
 8007748:	217f      	movs	r1, #127	@ 0x7f
 800774a:	f7fc ff11 	bl	8004570 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2);
 800774e:	f104 010c 	add.w	r1, r4, #12
 8007752:	6a20      	ldr	r0, [r4, #32]
 8007754:	2202      	movs	r2, #2
 8007756:	f7fc fe47 	bl	80043e8 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start( joystick.timer);
 800775a:	69e0      	ldr	r0, [r4, #28]
 800775c:	f7fe feac 	bl	80064b8 <HAL_TIM_Base_Start>
	HAL_Delay(11);
}
 8007760:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(11);
 8007764:	200b      	movs	r0, #11
 8007766:	f7fc b9d1 	b.w	8003b0c <HAL_Delay>
 800776a:	bf00      	nop
 800776c:	20001220 	.word	0x20001220
 8007770:	48000800 	.word	0x48000800
 8007774:	02e30334 	.word	0x02e30334
 8007778:	0c1c0c1d 	.word	0x0c1c0c1d
 800777c:	200011f8 	.word	0x200011f8
 8007780:	20001210 	.word	0x20001210

08007784 <KBD_init>:
=======
 8007994:	6225      	str	r5, [r4, #32]
	joystick.button.pin = LL_GPIO_PIN_13;
 8007996:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
 800799a:	6065      	str	r5, [r4, #4]
	joystick.timer = timer_handle;
 800799c:	61e3      	str	r3, [r4, #28]
	joystick.position_raw_min[X] = 820;
 800799e:	4d11      	ldr	r5, [pc, #68]	@ (80079e4 <JOY_init+0x5c>)
 80079a0:	4b11      	ldr	r3, [pc, #68]	@ (80079e8 <JOY_init+0x60>)

	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80079a2:	4812      	ldr	r0, [pc, #72]	@ (80079ec <JOY_init+0x64>)
 80079a4:	4912      	ldr	r1, [pc, #72]	@ (80079f0 <JOY_init+0x68>)
	joystick.position_raw_min[X] = 820;
 80079a6:	e9c4 5304 	strd	r5, r3, [r4, #16]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80079aa:	2210      	movs	r2, #16
	joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 80079ac:	f240 1301 	movw	r3, #257	@ 0x101
 80079b0:	8123      	strh	r3, [r4, #8]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 80079b2:	f7ff ff9d 	bl	80078f0 <BUF_init>

	HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 80079b6:	6a20      	ldr	r0, [r4, #32]
 80079b8:	217f      	movs	r1, #127	@ 0x7f
 80079ba:	f7fc ff11 	bl	80047e0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2);
 80079be:	f104 010c 	add.w	r1, r4, #12
 80079c2:	6a20      	ldr	r0, [r4, #32]
 80079c4:	2202      	movs	r2, #2
 80079c6:	f7fc fe47 	bl	8004658 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start( joystick.timer);
 80079ca:	69e0      	ldr	r0, [r4, #28]
 80079cc:	f7fe feac 	bl	8006728 <HAL_TIM_Base_Start>
	HAL_Delay(11);
}
 80079d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(11);
 80079d4:	200b      	movs	r0, #11
 80079d6:	f7fc b9d1 	b.w	8003d7c <HAL_Delay>
 80079da:	bf00      	nop
 80079dc:	200011e4 	.word	0x200011e4
 80079e0:	48000800 	.word	0x48000800
 80079e4:	02e30334 	.word	0x02e30334
 80079e8:	0c1c0c1d 	.word	0x0c1c0c1d
 80079ec:	200011bc 	.word	0x200011bc
 80079f0:	200011d4 	.word	0x200011d4

080079f4 <KBD_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
buf_handle_t 	kbd_buf_handle;				

// -------------- Public function implementations --------------
void KBD_init(void)
{
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
<<<<<<< HEAD
 8007784:	4b16      	ldr	r3, [pc, #88]	@ (80077e0 <KBD_init+0x5c>)
=======
 80079f4:	4b16      	ldr	r3, [pc, #88]	@ (8007a50 <KBD_init+0x5c>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
	keyboard.buttons[ BTN_OK ].port = GPIOC;

	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
<<<<<<< HEAD
 8007786:	4817      	ldr	r0, [pc, #92]	@ (80077e4 <KBD_init+0x60>)
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8007788:	4a17      	ldr	r2, [pc, #92]	@ (80077e8 <KBD_init+0x64>)
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 800778a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
{
 800778e:	b410      	push	{r4}
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8007790:	6419      	str	r1, [r3, #64]	@ 0x40
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8007792:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
=======
 80079f6:	4817      	ldr	r0, [pc, #92]	@ (8007a54 <KBD_init+0x60>)
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 80079f8:	4a17      	ldr	r2, [pc, #92]	@ (8007a58 <KBD_init+0x64>)
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 80079fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
{
 80079fe:	b410      	push	{r4}
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 8007a00:	6419      	str	r1, [r3, #64]	@ 0x40
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8007a02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	keyboard.buttons[ BTN_UP ].port = GPIOG;

	for(int i=0; i < BTN_NUM; i++)
	{
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
<<<<<<< HEAD
 8007796:	f240 1c01 	movw	ip, #257	@ 0x101
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 800779a:	6359      	str	r1, [r3, #52]	@ 0x34
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 800779c:	f44f 7180 	mov.w	r1, #256	@ 0x100
	keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 80077a0:	2401      	movs	r4, #1
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 80077a2:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard.buttons[ BTN_OK ].port = GPIOC;
 80077a4:	631a      	str	r2, [r3, #48]	@ 0x30
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 80077a6:	6299      	str	r1, [r3, #40]	@ 0x28
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 80077a8:	2202      	movs	r2, #2
	keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 80077aa:	2140      	movs	r1, #64	@ 0x40
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 80077ac:	f8a3 c008 	strh.w	ip, [r3, #8]
 80077b0:	f8a3 c014 	strh.w	ip, [r3, #20]
 80077b4:	f8a3 c020 	strh.w	ip, [r3, #32]
 80077b8:	f8a3 c02c 	strh.w	ip, [r3, #44]	@ 0x2c
 80077bc:	f8a3 c038 	strh.w	ip, [r3, #56]	@ 0x38
 80077c0:	f8a3 c044 	strh.w	ip, [r3, #68]	@ 0x44
	keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 80077c4:	e9c3 0106 	strd	r0, r1, [r3, #24]
	keyboard.buttons[ BTN_UP ].port = GPIOG;
 80077c8:	e9c3 0400 	strd	r0, r4, [r3]
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 80077cc:	6258      	str	r0, [r3, #36]	@ 0x24
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 80077ce:	611a      	str	r2, [r3, #16]
	keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 80077d0:	60d8      	str	r0, [r3, #12]
	}

	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 80077d2:	4906      	ldr	r1, [pc, #24]	@ (80077ec <KBD_init+0x68>)
 80077d4:	4806      	ldr	r0, [pc, #24]	@ (80077f0 <KBD_init+0x6c>)
}
 80077d6:	f85d 4b04 	ldr.w	r4, [sp], #4
	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 80077da:	2220      	movs	r2, #32
 80077dc:	f7ff bf50 	b.w	8007680 <BUF_init>
 80077e0:	2000127c 	.word	0x2000127c
 80077e4:	48001800 	.word	0x48001800
 80077e8:	48000800 	.word	0x48000800
 80077ec:	2000125c 	.word	0x2000125c
 80077f0:	20001244 	.word	0x20001244

080077f4 <KBD_scan>:

void KBD_scan(void)
{
 80077f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i=0; i < BTN_NUM; i++)
 80077f8:	2500      	movs	r5, #0
 80077fa:	4c11      	ldr	r4, [pc, #68]	@ (8007840 <KBD_scan+0x4c>)
=======
 8007a06:	f240 1c01 	movw	ip, #257	@ 0x101
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 8007a0a:	6359      	str	r1, [r3, #52]	@ 0x34
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8007a0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
	keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 8007a10:	2401      	movs	r4, #1
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 8007a12:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard.buttons[ BTN_OK ].port = GPIOC;
 8007a14:	631a      	str	r2, [r3, #48]	@ 0x30
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 8007a16:	6299      	str	r1, [r3, #40]	@ 0x28
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8007a18:	2202      	movs	r2, #2
	keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 8007a1a:	2140      	movs	r1, #64	@ 0x40
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 8007a1c:	f8a3 c008 	strh.w	ip, [r3, #8]
 8007a20:	f8a3 c014 	strh.w	ip, [r3, #20]
 8007a24:	f8a3 c020 	strh.w	ip, [r3, #32]
 8007a28:	f8a3 c02c 	strh.w	ip, [r3, #44]	@ 0x2c
 8007a2c:	f8a3 c038 	strh.w	ip, [r3, #56]	@ 0x38
 8007a30:	f8a3 c044 	strh.w	ip, [r3, #68]	@ 0x44
	keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 8007a34:	e9c3 0106 	strd	r0, r1, [r3, #24]
	keyboard.buttons[ BTN_UP ].port = GPIOG;
 8007a38:	e9c3 0400 	strd	r0, r4, [r3]
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 8007a3c:	6258      	str	r0, [r3, #36]	@ 0x24
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 8007a3e:	611a      	str	r2, [r3, #16]
	keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 8007a40:	60d8      	str	r0, [r3, #12]
	}

	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8007a42:	4906      	ldr	r1, [pc, #24]	@ (8007a5c <KBD_init+0x68>)
 8007a44:	4806      	ldr	r0, [pc, #24]	@ (8007a60 <KBD_init+0x6c>)
}
 8007a46:	f85d 4b04 	ldr.w	r4, [sp], #4
	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	f7ff bf50 	b.w	80078f0 <BUF_init>
 8007a50:	20001240 	.word	0x20001240
 8007a54:	48001800 	.word	0x48001800
 8007a58:	48000800 	.word	0x48000800
 8007a5c:	20001220 	.word	0x20001220
 8007a60:	20001208 	.word	0x20001208

08007a64 <KBD_scan>:

void KBD_scan(void)
{
 8007a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i=0; i < BTN_NUM; i++)
 8007a68:	2500      	movs	r5, #0
 8007a6a:	4c11      	ldr	r4, [pc, #68]	@ (8007ab0 <KBD_scan+0x4c>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);

		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
		{
			BUF_store_byte( &kbd_buf_handle, i);
<<<<<<< HEAD
 80077fc:	4e11      	ldr	r6, [pc, #68]	@ (8007844 <KBD_scan+0x50>)
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 80077fe:	462f      	mov	r7, r5
 8007800:	f04f 0801 	mov.w	r8, #1
 8007804:	e008      	b.n	8007818 <KBD_scan+0x24>
 8007806:	7267      	strb	r7, [r4, #9]
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 8007808:	b10a      	cbz	r2, 800780e <KBD_scan+0x1a>
			BUF_store_byte( &kbd_buf_handle, i);
 800780a:	f7ff ff49 	bl	80076a0 <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 800780e:	3501      	adds	r5, #1
 8007810:	2d06      	cmp	r5, #6
 8007812:	f104 040c 	add.w	r4, r4, #12
 8007816:	d010      	beq.n	800783a <KBD_scan+0x46>
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8007818:	7a62      	ldrb	r2, [r4, #9]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 800781a:	6823      	ldr	r3, [r4, #0]
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 800781c:	7222      	strb	r2, [r4, #8]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 800781e:	6860      	ldr	r0, [r4, #4]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	ea30 0303 	bics.w	r3, r0, r3
			BUF_store_byte( &kbd_buf_handle, i);
 8007826:	b2e9      	uxtb	r1, r5
 8007828:	4630      	mov	r0, r6
 800782a:	d1ec      	bne.n	8007806 <KBD_scan+0x12>
	for(int i=0; i < BTN_NUM; i++)
 800782c:	3501      	adds	r5, #1
 800782e:	2d06      	cmp	r5, #6
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007830:	f884 8009 	strb.w	r8, [r4, #9]
	for(int i=0; i < BTN_NUM; i++)
 8007834:	f104 040c 	add.w	r4, r4, #12
 8007838:	d1ee      	bne.n	8007818 <KBD_scan+0x24>
		}
	}
}
 800783a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800783e:	bf00      	nop
 8007840:	2000127c 	.word	0x2000127c
 8007844:	20001244 	.word	0x20001244

08007848 <KBD_get_pressed_key>:

buttons_enum_t KBD_get_pressed_key(void)
{
 8007848:	b500      	push	{lr}
 800784a:	b083      	sub	sp, #12
	buttons_enum_t pressed_button;
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 800784c:	4807      	ldr	r0, [pc, #28]	@ (800786c <KBD_get_pressed_key+0x24>)
 800784e:	f10d 0107 	add.w	r1, sp, #7
 8007852:	f7ff ff47 	bl	80076e4 <BUF_get_byte>
 8007856:	b920      	cbnz	r0, 8007862 <KBD_get_pressed_key+0x1a>
	{
		return pressed_button;
 8007858:	f89d 0007 	ldrb.w	r0, [sp, #7]
=======
 8007a6c:	4e11      	ldr	r6, [pc, #68]	@ (8007ab4 <KBD_scan+0x50>)
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007a6e:	462f      	mov	r7, r5
 8007a70:	f04f 0801 	mov.w	r8, #1
 8007a74:	e008      	b.n	8007a88 <KBD_scan+0x24>
 8007a76:	7267      	strb	r7, [r4, #9]
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 8007a78:	b10a      	cbz	r2, 8007a7e <KBD_scan+0x1a>
			BUF_store_byte( &kbd_buf_handle, i);
 8007a7a:	f7ff ff49 	bl	8007910 <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 8007a7e:	3501      	adds	r5, #1
 8007a80:	2d06      	cmp	r5, #6
 8007a82:	f104 040c 	add.w	r4, r4, #12
 8007a86:	d010      	beq.n	8007aaa <KBD_scan+0x46>
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8007a88:	7a62      	ldrb	r2, [r4, #9]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007a8a:	6823      	ldr	r3, [r4, #0]
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8007a8c:	7222      	strb	r2, [r4, #8]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007a8e:	6860      	ldr	r0, [r4, #4]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	ea30 0303 	bics.w	r3, r0, r3
			BUF_store_byte( &kbd_buf_handle, i);
 8007a96:	b2e9      	uxtb	r1, r5
 8007a98:	4630      	mov	r0, r6
 8007a9a:	d1ec      	bne.n	8007a76 <KBD_scan+0x12>
	for(int i=0; i < BTN_NUM; i++)
 8007a9c:	3501      	adds	r5, #1
 8007a9e:	2d06      	cmp	r5, #6
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8007aa0:	f884 8009 	strb.w	r8, [r4, #9]
	for(int i=0; i < BTN_NUM; i++)
 8007aa4:	f104 040c 	add.w	r4, r4, #12
 8007aa8:	d1ee      	bne.n	8007a88 <KBD_scan+0x24>
		}
	}
}
 8007aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aae:	bf00      	nop
 8007ab0:	20001240 	.word	0x20001240
 8007ab4:	20001208 	.word	0x20001208

08007ab8 <KBD_get_pressed_key>:

buttons_enum_t KBD_get_pressed_key(void)
{
 8007ab8:	b500      	push	{lr}
 8007aba:	b083      	sub	sp, #12
	buttons_enum_t pressed_button;
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 8007abc:	4807      	ldr	r0, [pc, #28]	@ (8007adc <KBD_get_pressed_key+0x24>)
 8007abe:	f10d 0107 	add.w	r1, sp, #7
 8007ac2:	f7ff ff47 	bl	8007954 <BUF_get_byte>
 8007ac6:	b920      	cbnz	r0, 8007ad2 <KBD_get_pressed_key+0x1a>
	{
		return pressed_button;
 8007ac8:	f89d 0007 	ldrb.w	r0, [sp, #7]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	else
	{
		return BTN_NONE;
	}

}
<<<<<<< HEAD
 800785c:	b003      	add	sp, #12
 800785e:	f85d fb04 	ldr.w	pc, [sp], #4
		return BTN_NONE;
 8007862:	2007      	movs	r0, #7
}
 8007864:	b003      	add	sp, #12
 8007866:	f85d fb04 	ldr.w	pc, [sp], #4
 800786a:	bf00      	nop
 800786c:	20001244 	.word	0x20001244

08007870 <KBD_flush>:
=======
 8007acc:	b003      	add	sp, #12
 8007ace:	f85d fb04 	ldr.w	pc, [sp], #4
		return BTN_NONE;
 8007ad2:	2007      	movs	r0, #7
}
 8007ad4:	b003      	add	sp, #12
 8007ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ada:	bf00      	nop
 8007adc:	20001208 	.word	0x20001208

08007ae0 <KBD_flush>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
}


void KBD_flush(void){ 

	BUF_flush(&kbd_buf_handle);
<<<<<<< HEAD
 8007870:	4801      	ldr	r0, [pc, #4]	@ (8007878 <KBD_flush+0x8>)
 8007872:	f7ff bf0d 	b.w	8007690 <BUF_flush>
 8007876:	bf00      	nop
 8007878:	20001244 	.word	0x20001244

0800787c <UserPixelSetFunction>:
=======
 8007ae0:	4801      	ldr	r0, [pc, #4]	@ (8007ae8 <KBD_flush+0x8>)
 8007ae2:	f7ff bf0d 	b.w	8007900 <BUF_flush>
 8007ae6:	bf00      	nop
 8007ae8:	20001208 	.word	0x20001208

08007aec <UserPixelSetFunction>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------

// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
<<<<<<< HEAD
 800787c:	b500      	push	{lr}
 800787e:	b083      	sub	sp, #12
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8007880:	2301      	movs	r3, #1
{
 8007882:	9201      	str	r2, [sp, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8007884:	461a      	mov	r2, r3
 8007886:	f000 f89f 	bl	80079c8 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 800788a:	2101      	movs	r1, #1
 800788c:	a801      	add	r0, sp, #4
 800788e:	f000 f87b 	bl	8007988 <ILI9341_SendData>
}
 8007892:	b003      	add	sp, #12
 8007894:	f85d fb04 	ldr.w	pc, [sp], #4

08007898 <LCD_Init>:
{
 8007898:	b570      	push	{r4, r5, r6, lr}
	LCD_RST_LOW();
 800789a:	4c19      	ldr	r4, [pc, #100]	@ (8007900 <LCD_Init+0x68>)
 800789c:	2508      	movs	r5, #8
 800789e:	62a5      	str	r5, [r4, #40]	@ 0x28
	HAL_Delay(120);
 80078a0:	2078      	movs	r0, #120	@ 0x78
 80078a2:	f7fc f933 	bl	8003b0c <HAL_Delay>
	LCD_RST_HIGH();
 80078a6:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 80078a8:	2078      	movs	r0, #120	@ 0x78
 80078aa:	f7fc f92f 	bl	8003b0c <HAL_Delay>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 80078ae:	2103      	movs	r1, #3
 80078b0:	2055      	movs	r0, #85	@ 0x55
 80078b2:	f000 f8f5 	bl	8007aa0 <ILI9341_Init>
	ILI9341_DisplayOn();
 80078b6:	f000 f96b 	bl	8007b90 <ILI9341_DisplayOn>
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 80078ba:	2000      	movs	r0, #0
 80078bc:	f000 f970 	bl	8007ba0 <ILI9341_GetParam>
 80078c0:	4605      	mov	r5, r0
 80078c2:	2001      	movs	r0, #1
 80078c4:	f000 f96c 	bl	8007ba0 <ILI9341_GetParam>
 80078c8:	4606      	mov	r6, r0
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 80078ca:	2002      	movs	r0, #2
 80078cc:	f000 f968 	bl	8007ba0 <ILI9341_GetParam>
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 80078d0:	f106 0c01 	add.w	ip, r6, #1
 80078d4:	fb05 c40c 	mla	r4, r5, ip, ip
 80078d8:	4284      	cmp	r4, r0
	ILI9341_SetDisplayWindow(x, y, w, h);
 80078da:	f04f 0100 	mov.w	r1, #0
 80078de:	bf28      	it	cs
 80078e0:	4604      	movcs	r4, r0
 80078e2:	4633      	mov	r3, r6
 80078e4:	462a      	mov	r2, r5
 80078e6:	4608      	mov	r0, r1
 80078e8:	f000 f86e 	bl	80079c8 <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(c, pixel_count);
 80078ec:	4621      	mov	r1, r4
 80078ee:	2000      	movs	r0, #0
 80078f0:	f000 f85e 	bl	80079b0 <ILI9341_SendRepeatedData>
	ILI9341_WaitTransfer();
 80078f4:	f000 f948 	bl	8007b88 <ILI9341_WaitTransfer>
}
 80078f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_BKLT_init();
 80078fc:	f000 b826 	b.w	800794c <LCD_BKLT_init>
 8007900:	48000c00 	.word	0x48000c00

08007904 <LCD_uGUI_init>:
=======
 8007aec:	b500      	push	{lr}
 8007aee:	b083      	sub	sp, #12
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8007af0:	2301      	movs	r3, #1
{
 8007af2:	9201      	str	r2, [sp, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8007af4:	461a      	mov	r2, r3
 8007af6:	f000 f89f 	bl	8007c38 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8007afa:	2101      	movs	r1, #1
 8007afc:	a801      	add	r0, sp, #4
 8007afe:	f000 f87b 	bl	8007bf8 <ILI9341_SendData>
}
 8007b02:	b003      	add	sp, #12
 8007b04:	f85d fb04 	ldr.w	pc, [sp], #4

08007b08 <LCD_Init>:
{
 8007b08:	b570      	push	{r4, r5, r6, lr}
	LCD_RST_LOW();
 8007b0a:	4c19      	ldr	r4, [pc, #100]	@ (8007b70 <LCD_Init+0x68>)
 8007b0c:	2508      	movs	r5, #8
 8007b0e:	62a5      	str	r5, [r4, #40]	@ 0x28
	HAL_Delay(120);
 8007b10:	2078      	movs	r0, #120	@ 0x78
 8007b12:	f7fc f933 	bl	8003d7c <HAL_Delay>
	LCD_RST_HIGH();
 8007b16:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 8007b18:	2078      	movs	r0, #120	@ 0x78
 8007b1a:	f7fc f92f 	bl	8003d7c <HAL_Delay>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8007b1e:	2103      	movs	r1, #3
 8007b20:	2055      	movs	r0, #85	@ 0x55
 8007b22:	f000 f8f5 	bl	8007d10 <ILI9341_Init>
	ILI9341_DisplayOn();
 8007b26:	f000 f96b 	bl	8007e00 <ILI9341_DisplayOn>
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	f000 f970 	bl	8007e10 <ILI9341_GetParam>
 8007b30:	4605      	mov	r5, r0
 8007b32:	2001      	movs	r0, #1
 8007b34:	f000 f96c 	bl	8007e10 <ILI9341_GetParam>
 8007b38:	4606      	mov	r6, r0
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8007b3a:	2002      	movs	r0, #2
 8007b3c:	f000 f968 	bl	8007e10 <ILI9341_GetParam>
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 8007b40:	f106 0c01 	add.w	ip, r6, #1
 8007b44:	fb05 c40c 	mla	r4, r5, ip, ip
 8007b48:	4284      	cmp	r4, r0
	ILI9341_SetDisplayWindow(x, y, w, h);
 8007b4a:	f04f 0100 	mov.w	r1, #0
 8007b4e:	bf28      	it	cs
 8007b50:	4604      	movcs	r4, r0
 8007b52:	4633      	mov	r3, r6
 8007b54:	462a      	mov	r2, r5
 8007b56:	4608      	mov	r0, r1
 8007b58:	f000 f86e 	bl	8007c38 <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(c, pixel_count);
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	2000      	movs	r0, #0
 8007b60:	f000 f85e 	bl	8007c20 <ILI9341_SendRepeatedData>
	ILI9341_WaitTransfer();
 8007b64:	f000 f948 	bl	8007df8 <ILI9341_WaitTransfer>
}
 8007b68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_BKLT_init();
 8007b6c:	f000 b826 	b.w	8007bbc <LCD_BKLT_init>
 8007b70:	48000c00 	.word	0x48000c00

08007b74 <LCD_uGUI_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------

// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
<<<<<<< HEAD
 8007904:	b510      	push	{r4, lr}
	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8007906:	2000      	movs	r0, #0
 8007908:	f000 f94a 	bl	8007ba0 <ILI9341_GetParam>
 800790c:	4604      	mov	r4, r0
 800790e:	2001      	movs	r0, #1
 8007910:	f000 f946 	bl	8007ba0 <ILI9341_GetParam>
 8007914:	4622      	mov	r2, r4
 8007916:	4603      	mov	r3, r0
 8007918:	4907      	ldr	r1, [pc, #28]	@ (8007938 <LCD_uGUI_init+0x34>)
 800791a:	4808      	ldr	r0, [pc, #32]	@ (800793c <LCD_uGUI_init+0x38>)
 800791c:	f000 f99a 	bl	8007c54 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8007920:	4807      	ldr	r0, [pc, #28]	@ (8007940 <LCD_uGUI_init+0x3c>)
 8007922:	f000 f9cb 	bl	8007cbc <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 8007926:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800792a:	f000 f9d9 	bl	8007ce0 <UG_SetForecolor>
=======
 8007b74:	b510      	push	{r4, lr}
	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8007b76:	2000      	movs	r0, #0
 8007b78:	f000 f94a 	bl	8007e10 <ILI9341_GetParam>
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	2001      	movs	r0, #1
 8007b80:	f000 f946 	bl	8007e10 <ILI9341_GetParam>
 8007b84:	4622      	mov	r2, r4
 8007b86:	4603      	mov	r3, r0
 8007b88:	4907      	ldr	r1, [pc, #28]	@ (8007ba8 <LCD_uGUI_init+0x34>)
 8007b8a:	4808      	ldr	r0, [pc, #32]	@ (8007bac <LCD_uGUI_init+0x38>)
 8007b8c:	f000 f99a 	bl	8007ec4 <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8007b90:	4807      	ldr	r0, [pc, #28]	@ (8007bb0 <LCD_uGUI_init+0x3c>)
 8007b92:	f000 f9cb 	bl	8007f2c <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 8007b96:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007b9a:	f000 f9d9 	bl	8007f50 <UG_SetForecolor>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	UG_SetBackcolor(C_BLACK);

	// Registracija funkcij za izris pravokotnika.
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
<<<<<<< HEAD
 800792e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_SetBackcolor(C_BLACK);
 8007932:	2000      	movs	r0, #0
 8007934:	f000 b9da 	b.w	8007cec <UG_SetBackcolor>
 8007938:	0800787d 	.word	0x0800787d
 800793c:	200012c4 	.word	0x200012c4
 8007940:	08052318 	.word	0x08052318

08007944 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007944:	6341      	str	r1, [r0, #52]	@ 0x34
}
 8007946:	4770      	bx	lr

08007948 <LL_TIM_OC_GetCompareCH1>:
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8007948:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 800794a:	4770      	bx	lr

0800794c <LCD_BKLT_init>:
=======
 8007b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_SetBackcolor(C_BLACK);
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	f000 b9da 	b.w	8007f5c <UG_SetBackcolor>
 8007ba8:	08007aed 	.word	0x08007aed
 8007bac:	20001288 	.word	0x20001288
 8007bb0:	0805cb38 	.word	0x0805cb38

08007bb4 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007bb4:	6341      	str	r1, [r0, #52]	@ 0x34
}
 8007bb6:	4770      	bx	lr

08007bb8 <LL_TIM_OC_GetCompareCH1>:
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8007bb8:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 8007bba:	4770      	bx	lr

08007bbc <LCD_BKLT_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
LCD_BKLT_handle_t  LCD_backlight;

// -------------- Public function implementations --------------
void LCD_BKLT_init(void)
{
	LCD_backlight.timer = TIM4 ;
<<<<<<< HEAD
 800794c:	4b0a      	ldr	r3, [pc, #40]	@ (8007978 <LCD_BKLT_init+0x2c>)
 800794e:	4a0b      	ldr	r2, [pc, #44]	@ (800797c <LCD_BKLT_init+0x30>)
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007950:	6819      	ldr	r1, [r3, #0]
{
 8007952:	b430      	push	{r4, r5}
=======
 8007bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8007be8 <LCD_BKLT_init+0x2c>)
 8007bbe:	4a0b      	ldr	r2, [pc, #44]	@ (8007bec <LCD_BKLT_init+0x30>)
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007bc0:	6819      	ldr	r1, [r3, #0]
{
 8007bc2:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		

	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;

	LCD_backlight.default_brightness = 50;		
<<<<<<< HEAD
 8007954:	2032      	movs	r0, #50	@ 0x32
 8007956:	f041 0101 	orr.w	r1, r1, #1
	LCD_backlight.timer = TIM4 ;
 800795a:	6013      	str	r3, [r2, #0]
 800795c:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800795e:	6358      	str	r0, [r3, #52]	@ 0x34
  SET_BIT(TIMx->CCER, Channels);
 8007960:	6a19      	ldr	r1, [r3, #32]
	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8007962:	4c07      	ldr	r4, [pc, #28]	@ (8007980 <LCD_BKLT_init+0x34>)
 8007964:	6094      	str	r4, [r2, #8]
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 8007966:	2501      	movs	r5, #1
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8007968:	4c06      	ldr	r4, [pc, #24]	@ (8007984 <LCD_BKLT_init+0x38>)
	LCD_backlight.default_brightness = 50;		
 800796a:	7410      	strb	r0, [r2, #16]
 800796c:	4329      	orrs	r1, r5
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 800796e:	6055      	str	r5, [r2, #4]
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8007970:	60d4      	str	r4, [r2, #12]
=======
 8007bc4:	2032      	movs	r0, #50	@ 0x32
 8007bc6:	f041 0101 	orr.w	r1, r1, #1
	LCD_backlight.timer = TIM4 ;
 8007bca:	6013      	str	r3, [r2, #0]
 8007bcc:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007bce:	6358      	str	r0, [r3, #52]	@ 0x34
  SET_BIT(TIMx->CCER, Channels);
 8007bd0:	6a19      	ldr	r1, [r3, #32]
	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 8007bd2:	4c07      	ldr	r4, [pc, #28]	@ (8007bf0 <LCD_BKLT_init+0x34>)
 8007bd4:	6094      	str	r4, [r2, #8]
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 8007bd6:	2501      	movs	r5, #1
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8007bd8:	4c06      	ldr	r4, [pc, #24]	@ (8007bf4 <LCD_BKLT_init+0x38>)
	LCD_backlight.default_brightness = 50;		
 8007bda:	7410      	strb	r0, [r2, #16]
 8007bdc:	4329      	orrs	r1, r5
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 8007bde:	6055      	str	r5, [r2, #4]
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8007be0:	60d4      	str	r4, [r2, #12]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	LL_TIM_EnableCounter (TIM4);

	LCD_BKLT_set_brightness( LCD_backlight.default_brightness);

    LL_TIM_CC_EnableChannel ( TIM4, LL_TIM_CHANNEL_CH1);
}
<<<<<<< HEAD
 8007972:	bc30      	pop	{r4, r5}
 8007974:	6219      	str	r1, [r3, #32]
 8007976:	4770      	bx	lr
 8007978:	40000800 	.word	0x40000800
 800797c:	20001350 	.word	0x20001350
 8007980:	08007945 	.word	0x08007945
 8007984:	08007949 	.word	0x08007949

08007988 <ILI9341_SendData>:
=======
 8007be2:	bc30      	pop	{r4, r5}
 8007be4:	6219      	str	r1, [r3, #32]
 8007be6:	4770      	bx	lr
 8007be8:	40000800 	.word	0x40000800
 8007bec:	20001314 	.word	0x20001314
 8007bf0:	08007bb5 	.word	0x08007bb5
 8007bf4:	08007bb9 	.word	0x08007bb9

08007bf8 <ILI9341_SendData>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
<<<<<<< HEAD
 8007988:	b171      	cbz	r1, 80079a8 <ILI9341_SendData+0x20>
{
 800798a:	b410      	push	{r4}
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800798c:	4c07      	ldr	r4, [pc, #28]	@ (80079ac <ILI9341_SendData+0x24>)
 800798e:	3802      	subs	r0, #2
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8007990:	2300      	movs	r3, #0
		FMC_BANK1_WriteData(data[i]);
 8007992:	f830 2f02 	ldrh.w	r2, [r0, #2]!
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007996:	8022      	strh	r2, [r4, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8007998:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 800799c:	3301      	adds	r3, #1
 800799e:	4299      	cmp	r1, r3
 80079a0:	d1f7      	bne.n	8007992 <ILI9341_SendData+0xa>
}
 80079a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	60010000 	.word	0x60010000

080079b0 <ILI9341_SendRepeatedData>:
=======
 8007bf8:	b171      	cbz	r1, 8007c18 <ILI9341_SendData+0x20>
{
 8007bfa:	b410      	push	{r4}
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007bfc:	4c07      	ldr	r4, [pc, #28]	@ (8007c1c <ILI9341_SendData+0x24>)
 8007bfe:	3802      	subs	r0, #2
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8007c00:	2300      	movs	r3, #0
		FMC_BANK1_WriteData(data[i]);
 8007c02:	f830 2f02 	ldrh.w	r2, [r0, #2]!
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c06:	8022      	strh	r2, [r4, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8007c08:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	4299      	cmp	r1, r3
 8007c10:	d1f7      	bne.n	8007c02 <ILI9341_SendData+0xa>
}
 8007c12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop
 8007c1c:	60010000 	.word	0x60010000

08007c20 <ILI9341_SendRepeatedData>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
<<<<<<< HEAD
 80079b0:	b139      	cbz	r1, 80079c2 <ILI9341_SendRepeatedData+0x12>
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80079b2:	4a04      	ldr	r2, [pc, #16]	@ (80079c4 <ILI9341_SendRepeatedData+0x14>)
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 80079b4:	2300      	movs	r3, #0
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80079b6:	8010      	strh	r0, [r2, #0]
 80079b8:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 80079bc:	3301      	adds	r3, #1
 80079be:	4299      	cmp	r1, r3
 80079c0:	d1f9      	bne.n	80079b6 <ILI9341_SendRepeatedData+0x6>
		FMC_BANK1_WriteData(data);
}
 80079c2:	4770      	bx	lr
 80079c4:	60010000 	.word	0x60010000

080079c8 <ILI9341_SetDisplayWindow>:
=======
 8007c20:	b139      	cbz	r1, 8007c32 <ILI9341_SendRepeatedData+0x12>
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c22:	4a04      	ldr	r2, [pc, #16]	@ (8007c34 <ILI9341_SendRepeatedData+0x14>)
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8007c24:	2300      	movs	r3, #0
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c26:	8010      	strh	r0, [r2, #0]
 8007c28:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	4299      	cmp	r1, r3
 8007c30:	d1f9      	bne.n	8007c26 <ILI9341_SendRepeatedData+0x6>
		FMC_BANK1_WriteData(data);
}
 8007c32:	4770      	bx	lr
 8007c34:	60010000 	.word	0x60010000

08007c38 <ILI9341_SetDisplayWindow>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
<<<<<<< HEAD
 80079c8:	b530      	push	{r4, r5, lr}
=======
 8007c38:	b530      	push	{r4, r5, lr}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
<<<<<<< HEAD
 80079ca:	3a01      	subs	r2, #1
 80079cc:	eb02 0c00 	add.w	ip, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079d0:	2400      	movs	r4, #0
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 80079d2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 80079d6:	fa12 f280 	uxtah	r2, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079da:	4625      	mov	r5, r4
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 80079dc:	b2d2      	uxtb	r2, r2
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079de:	f36c 050f 	bfi	r5, ip, #0, #16
 80079e2:	f362 451f 	bfi	r5, r2, #16, #16
 80079e6:	0a02      	lsrs	r2, r0, #8
{
 80079e8:	b083      	sub	sp, #12
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80079ea:	f04f 4cc0 	mov.w	ip, #1610612736	@ 0x60000000
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079ee:	f362 040f 	bfi	r4, r2, #0, #16
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 80079f2:	b2c0      	uxtb	r0, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079f4:	f360 441f 	bfi	r4, r0, #16, #16
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80079f8:	222a      	movs	r2, #42	@ 0x2a
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80079fa:	9501      	str	r5, [sp, #4]
 80079fc:	9400      	str	r4, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80079fe:	f8ac 2000 	strh.w	r2, [ip]
 8007a02:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a06:	4a25      	ldr	r2, [pc, #148]	@ (8007a9c <ILI9341_SetDisplayWindow+0xd4>)
		FMC_BANK1_WriteData(data[i]);
 8007a08:	f8bd 0000 	ldrh.w	r0, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a0c:	8010      	strh	r0, [r2, #0]
 8007a0e:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a12:	f8bd 0002 	ldrh.w	r0, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a16:	8010      	strh	r0, [r2, #0]
 8007a18:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a1c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a20:	8010      	strh	r0, [r2, #0]
 8007a22:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a26:	f8bd 0006 	ldrh.w	r0, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a2a:	8010      	strh	r0, [r2, #0]
 8007a2c:	f3bf 8f4f 	dsb	sy
=======
 8007c3a:	3a01      	subs	r2, #1
 8007c3c:	eb02 0c00 	add.w	ip, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c40:	2400      	movs	r4, #0
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8007c42:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8007c46:	fa12 f280 	uxtah	r2, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c4a:	4625      	mov	r5, r4
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8007c4c:	b2d2      	uxtb	r2, r2
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c4e:	f36c 050f 	bfi	r5, ip, #0, #16
 8007c52:	f362 451f 	bfi	r5, r2, #16, #16
 8007c56:	0a02      	lsrs	r2, r0, #8
{
 8007c58:	b083      	sub	sp, #12
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007c5a:	f04f 4cc0 	mov.w	ip, #1610612736	@ 0x60000000
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c5e:	f362 040f 	bfi	r4, r2, #0, #16
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 8007c62:	b2c0      	uxtb	r0, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c64:	f360 441f 	bfi	r4, r0, #16, #16
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007c68:	222a      	movs	r2, #42	@ 0x2a
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8007c6a:	9501      	str	r5, [sp, #4]
 8007c6c:	9400      	str	r4, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007c6e:	f8ac 2000 	strh.w	r2, [ip]
 8007c72:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c76:	4a25      	ldr	r2, [pc, #148]	@ (8007d0c <ILI9341_SetDisplayWindow+0xd4>)
		FMC_BANK1_WriteData(data[i]);
 8007c78:	f8bd 0000 	ldrh.w	r0, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c7c:	8010      	strh	r0, [r2, #0]
 8007c7e:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007c82:	f8bd 0002 	ldrh.w	r0, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c86:	8010      	strh	r0, [r2, #0]
 8007c88:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007c8c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c90:	8010      	strh	r0, [r2, #0]
 8007c92:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007c96:	f8bd 0006 	ldrh.w	r0, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007c9a:	8010      	strh	r0, [r2, #0]
 8007c9c:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
<<<<<<< HEAD
 8007a30:	3b01      	subs	r3, #1
 8007a32:	eb03 0e01 	add.w	lr, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007a36:	2000      	movs	r0, #0
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8007a38:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8007a3c:	fa13 f381 	uxtah	r3, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007a40:	4604      	mov	r4, r0
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8007a42:	b2db      	uxtb	r3, r3
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007a44:	f36e 040f 	bfi	r4, lr, #0, #16
 8007a48:	f363 441f 	bfi	r4, r3, #16, #16
 8007a4c:	9401      	str	r4, [sp, #4]
 8007a4e:	0a0c      	lsrs	r4, r1, #8
 8007a50:	f364 000f 	bfi	r0, r4, #0, #16
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8007a54:	b2c9      	uxtb	r1, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007a56:	232b      	movs	r3, #43	@ 0x2b
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007a58:	f361 401f 	bfi	r0, r1, #16, #16
 8007a5c:	9000      	str	r0, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007a5e:	f8ac 3000 	strh.w	r3, [ip]
 8007a62:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a66:	f8bd 3000 	ldrh.w	r3, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a6a:	8013      	strh	r3, [r2, #0]
 8007a6c:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a70:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a74:	8013      	strh	r3, [r2, #0]
 8007a76:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a7a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a7e:	8013      	strh	r3, [r2, #0]
 8007a80:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007a84:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007a88:	8013      	strh	r3, [r2, #0]
 8007a8a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007a8e:	232c      	movs	r3, #44	@ 0x2c
 8007a90:	f8ac 3000 	strh.w	r3, [ip]
 8007a94:	f3bf 8f4f 	dsb	sy
=======
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	eb03 0e01 	add.w	lr, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007ca6:	2000      	movs	r0, #0
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8007ca8:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8007cac:	fa13 f381 	uxtah	r3, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007cb0:	4604      	mov	r4, r0
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8007cb2:	b2db      	uxtb	r3, r3
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007cb4:	f36e 040f 	bfi	r4, lr, #0, #16
 8007cb8:	f363 441f 	bfi	r4, r3, #16, #16
 8007cbc:	9401      	str	r4, [sp, #4]
 8007cbe:	0a0c      	lsrs	r4, r1, #8
 8007cc0:	f364 000f 	bfi	r0, r4, #0, #16
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8007cc4:	b2c9      	uxtb	r1, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007cc6:	232b      	movs	r3, #43	@ 0x2b
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8007cc8:	f361 401f 	bfi	r0, r1, #16, #16
 8007ccc:	9000      	str	r0, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007cce:	f8ac 3000 	strh.w	r3, [ip]
 8007cd2:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007cd6:	f8bd 3000 	ldrh.w	r3, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007cda:	8013      	strh	r3, [r2, #0]
 8007cdc:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007ce0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007ce4:	8013      	strh	r3, [r2, #0]
 8007ce6:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007cea:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007cee:	8013      	strh	r3, [r2, #0]
 8007cf0:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8007cf4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007cf8:	8013      	strh	r3, [r2, #0]
 8007cfa:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007cfe:	232c      	movs	r3, #44	@ 0x2c
 8007d00:	f8ac 3000 	strh.w	r3, [ip]
 8007d04:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	ILI9341_SendData(parameter, 4);

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
	ILI9341_SetAddress(&command);
}
<<<<<<< HEAD
 8007a98:	b003      	add	sp, #12
 8007a9a:	bd30      	pop	{r4, r5, pc}
 8007a9c:	60010000 	.word	0x60010000

08007aa0 <ILI9341_Init>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007aa0:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8007aa4:	4a35      	ldr	r2, [pc, #212]	@ (8007b7c <ILI9341_Init+0xdc>)
=======
 8007d08:	b003      	add	sp, #12
 8007d0a:	bd30      	pop	{r4, r5, pc}
 8007d0c:	60010000 	.word	0x60010000

08007d10 <ILI9341_Init>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d10:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8007d14:	4a35      	ldr	r2, [pc, #212]	@ (8007dec <ILI9341_Init+0xdc>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
<<<<<<< HEAD
 8007aa6:	b570      	push	{r4, r5, r6, lr}
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007aa8:	2436      	movs	r4, #54	@ 0x36
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8007aaa:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007aae:	801c      	strh	r4, [r3, #0]
{
 8007ab0:	4606      	mov	r6, r0
 8007ab2:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007ab6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8007aba:	801a      	strh	r2, [r3, #0]
 8007abc:	f3bf 8f4f 	dsb	sy
	switch (orientation) {
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d054      	beq.n	8007b6e <ILI9341_Init+0xce>
 8007ac4:	2903      	cmp	r1, #3
 8007ac6:	d052      	beq.n	8007b6e <ILI9341_Init+0xce>
 8007ac8:	24f0      	movs	r4, #240	@ 0xf0
 8007aca:	f44f 75a0 	mov.w	r5, #320	@ 0x140
 8007ace:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8007ad2:	22f0      	movs	r2, #240	@ 0xf0
		LCD.width  = ILI9341_HEIGHT;
 8007ad4:	482a      	ldr	r0, [pc, #168]	@ (8007b80 <ILI9341_Init+0xe0>)
	LCD.orientation = orientation;
 8007ad6:	6081      	str	r1, [r0, #8]
=======
 8007d16:	b570      	push	{r4, r5, r6, lr}
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d18:	2436      	movs	r4, #54	@ 0x36
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8007d1a:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d1e:	801c      	strh	r4, [r3, #0]
{
 8007d20:	4606      	mov	r6, r0
 8007d22:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007d26:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8007d2a:	801a      	strh	r2, [r3, #0]
 8007d2c:	f3bf 8f4f 	dsb	sy
	switch (orientation) {
 8007d30:	2900      	cmp	r1, #0
 8007d32:	d054      	beq.n	8007dde <ILI9341_Init+0xce>
 8007d34:	2903      	cmp	r1, #3
 8007d36:	d052      	beq.n	8007dde <ILI9341_Init+0xce>
 8007d38:	24f0      	movs	r4, #240	@ 0xf0
 8007d3a:	f44f 75a0 	mov.w	r5, #320	@ 0x140
 8007d3e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8007d42:	22f0      	movs	r2, #240	@ 0xf0
		LCD.width  = ILI9341_HEIGHT;
 8007d44:	482a      	ldr	r0, [pc, #168]	@ (8007df0 <ILI9341_Init+0xe0>)
	LCD.orientation = orientation;
 8007d46:	6081      	str	r1, [r0, #8]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
<<<<<<< HEAD
 8007ad8:	2100      	movs	r1, #0
		LCD.width  = ILI9341_HEIGHT;
 8007ada:	e9c0 4500 	strd	r4, r5, [r0]
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8007ade:	4608      	mov	r0, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007ae0:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8007ae4:	f7ff ff70 	bl	80079c8 <ILI9341_SetDisplayWindow>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007ae8:	2311      	movs	r3, #17
 8007aea:	802b      	strh	r3, [r5, #0]
 8007aec:	f3bf 8f4f 	dsb	sy
=======
 8007d48:	2100      	movs	r1, #0
		LCD.width  = ILI9341_HEIGHT;
 8007d4a:	e9c0 4500 	strd	r4, r5, [r0]
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8007d4e:	4608      	mov	r0, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d50:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8007d54:	f7ff ff70 	bl	8007c38 <ILI9341_SetDisplayWindow>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d58:	2311      	movs	r3, #17
 8007d5a:	802b      	strh	r3, [r5, #0]
 8007d5c:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	// Sleep out
	command = ILI9341_SLEEP_OUT;
	ILI9341_SetAddress(&command);
	HAL_Delay(200);
<<<<<<< HEAD
 8007af0:	20c8      	movs	r0, #200	@ 0xc8
 8007af2:	f7fc f80b 	bl	8003b0c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007af6:	2313      	movs	r3, #19
 8007af8:	802b      	strh	r3, [r5, #0]
 8007afa:	f3bf 8f4f 	dsb	sy
=======
 8007d60:	20c8      	movs	r0, #200	@ 0xc8
 8007d62:	f7fc f80b 	bl	8003d7c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d66:	2313      	movs	r3, #19
 8007d68:	802b      	strh	r3, [r5, #0]
 8007d6a:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
	ILI9341_SetAddress(&command);
	HAL_Delay(100);
<<<<<<< HEAD
 8007afe:	2064      	movs	r0, #100	@ 0x64
 8007b00:	f7fc f804 	bl	8003b0c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007b04:	233a      	movs	r3, #58	@ 0x3a
 8007b06:	802b      	strh	r3, [r5, #0]
 8007b08:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007b0c:	4c1d      	ldr	r4, [pc, #116]	@ (8007b84 <ILI9341_Init+0xe4>)
=======
 8007d6e:	2064      	movs	r0, #100	@ 0x64
 8007d70:	f7fc f804 	bl	8003d7c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d74:	233a      	movs	r3, #58	@ 0x3a
 8007d76:	802b      	strh	r3, [r5, #0]
 8007d78:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007d7c:	4c1d      	ldr	r4, [pc, #116]	@ (8007df4 <ILI9341_Init+0xe4>)
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
	parameter[0] = color_space;
<<<<<<< HEAD
 8007b0e:	8026      	strh	r6, [r4, #0]
 8007b10:	f3bf 8f4f 	dsb	sy
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 8007b14:	2064      	movs	r0, #100	@ 0x64
 8007b16:	f7fb fff9 	bl	8003b0c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007b1a:	23f6      	movs	r3, #246	@ 0xf6
 8007b1c:	802b      	strh	r3, [r5, #0]
 8007b1e:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007b22:	2349      	movs	r3, #73	@ 0x49
 8007b24:	8023      	strh	r3, [r4, #0]
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	2600      	movs	r6, #0
 8007b2c:	8026      	strh	r6, [r4, #0]
 8007b2e:	f3bf 8f4f 	dsb	sy
 8007b32:	2320      	movs	r3, #32
 8007b34:	8023      	strh	r3, [r4, #0]
 8007b36:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007b3a:	2335      	movs	r3, #53	@ 0x35
 8007b3c:	802b      	strh	r3, [r5, #0]
 8007b3e:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007b42:	2301      	movs	r3, #1
 8007b44:	8023      	strh	r3, [r4, #0]
 8007b46:	f3bf 8f4f 	dsb	sy
=======
 8007d7e:	8026      	strh	r6, [r4, #0]
 8007d80:	f3bf 8f4f 	dsb	sy
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 8007d84:	2064      	movs	r0, #100	@ 0x64
 8007d86:	f7fb fff9 	bl	8003d7c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007d8a:	23f6      	movs	r3, #246	@ 0xf6
 8007d8c:	802b      	strh	r3, [r5, #0]
 8007d8e:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007d92:	2349      	movs	r3, #73	@ 0x49
 8007d94:	8023      	strh	r3, [r4, #0]
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	2600      	movs	r6, #0
 8007d9c:	8026      	strh	r6, [r4, #0]
 8007d9e:	f3bf 8f4f 	dsb	sy
 8007da2:	2320      	movs	r3, #32
 8007da4:	8023      	strh	r3, [r4, #0]
 8007da6:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007daa:	2335      	movs	r3, #53	@ 0x35
 8007dac:	802b      	strh	r3, [r5, #0]
 8007dae:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007db2:	2301      	movs	r3, #1
 8007db4:	8023      	strh	r3, [r4, #0]
 8007db6:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	// Enable TE
	command = ILI9341_TEON;
	parameter[0] = 1; /* VSYNC + HSYNC */
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
<<<<<<< HEAD
 8007b4a:	2064      	movs	r0, #100	@ 0x64
 8007b4c:	f7fb ffde 	bl	8003b0c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007b50:	2344      	movs	r3, #68	@ 0x44
 8007b52:	802b      	strh	r3, [r5, #0]
 8007b54:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007b58:	8026      	strh	r6, [r4, #0]
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	8026      	strh	r6, [r4, #0]
 8007b60:	f3bf 8f4f 	dsb	sy
=======
 8007dba:	2064      	movs	r0, #100	@ 0x64
 8007dbc:	f7fb ffde 	bl	8003d7c <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007dc0:	2344      	movs	r3, #68	@ 0x44
 8007dc2:	802b      	strh	r3, [r5, #0]
 8007dc4:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8007dc8:	8026      	strh	r6, [r4, #0]
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	8026      	strh	r6, [r4, #0]
 8007dd0:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	command = ILI9341_SET_TEAR_SCANLINE;
	parameter[0] = 0;
	parameter[1] = 0;
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 2);
	HAL_Delay(100);
<<<<<<< HEAD
 8007b64:	2064      	movs	r0, #100	@ 0x64
}
 8007b66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(100);
 8007b6a:	f7fb bfcf 	b.w	8003b0c <HAL_Delay>
	switch (orientation) {
 8007b6e:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 8007b72:	25f0      	movs	r5, #240	@ 0xf0
 8007b74:	23f0      	movs	r3, #240	@ 0xf0
 8007b76:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007b7a:	e7ab      	b.n	8007ad4 <ILI9341_Init+0x34>
 8007b7c:	080522b4 	.word	0x080522b4
 8007b80:	20001368 	.word	0x20001368
 8007b84:	60010000 	.word	0x60010000

08007b88 <ILI9341_WaitTransfer>:
=======
 8007dd4:	2064      	movs	r0, #100	@ 0x64
}
 8007dd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(100);
 8007dda:	f7fb bfcf 	b.w	8003d7c <HAL_Delay>
	switch (orientation) {
 8007dde:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 8007de2:	25f0      	movs	r5, #240	@ 0xf0
 8007de4:	23f0      	movs	r3, #240	@ 0xf0
 8007de6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007dea:	e7ab      	b.n	8007d44 <ILI9341_Init+0x34>
 8007dec:	0805cad4 	.word	0x0805cad4
 8007df0:	20001328 	.word	0x20001328
 8007df4:	60010000 	.word	0x60010000

08007df8 <ILI9341_WaitTransfer>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
<<<<<<< HEAD
 8007b88:	2032      	movs	r0, #50	@ 0x32
 8007b8a:	f7fb bfbf 	b.w	8003b0c <HAL_Delay>
 8007b8e:	bf00      	nop

08007b90 <ILI9341_DisplayOn>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007b90:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8007b94:	2229      	movs	r2, #41	@ 0x29
 8007b96:	801a      	strh	r2, [r3, #0]
 8007b98:	f3bf 8f4f 	dsb	sy
=======
 8007df8:	2032      	movs	r0, #50	@ 0x32
 8007dfa:	f7fb bfbf 	b.w	8003d7c <HAL_Delay>
 8007dfe:	bf00      	nop

08007e00 <ILI9341_DisplayOn>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8007e00:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8007e04:	2229      	movs	r2, #41	@ 0x29
 8007e06:	801a      	strh	r2, [r3, #0]
 8007e08:	f3bf 8f4f 	dsb	sy
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
	ILI9341_SetAddress(&command);
}
<<<<<<< HEAD
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop

08007ba0 <ILI9341_GetParam>:
=======
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop

08007e10 <ILI9341_GetParam>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
<<<<<<< HEAD
 8007ba0:	2803      	cmp	r0, #3
 8007ba2:	d80f      	bhi.n	8007bc4 <ILI9341_GetParam+0x24>
 8007ba4:	e8df f000 	tbb	[pc, r0]
 8007ba8:	0b020508 	.word	0x0b020508
 8007bac:	f44f 3096 	mov.w	r0, #76800	@ 0x12c00
=======
 8007e10:	2803      	cmp	r0, #3
 8007e12:	d80f      	bhi.n	8007e34 <ILI9341_GetParam+0x24>
 8007e14:	e8df f000 	tbb	[pc, r0]
 8007e18:	0b020508 	.word	0x0b020508
 8007e1c:	f44f 3096 	mov.w	r0, #76800	@ 0x12c00
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	default:
		break;
	}

	return value;
}
<<<<<<< HEAD
 8007bb0:	4770      	bx	lr
		value = LCD.height;
 8007bb2:	4b05      	ldr	r3, [pc, #20]	@ (8007bc8 <ILI9341_GetParam+0x28>)
 8007bb4:	6858      	ldr	r0, [r3, #4]
		break;
 8007bb6:	4770      	bx	lr
		value = LCD.width;
 8007bb8:	4b03      	ldr	r3, [pc, #12]	@ (8007bc8 <ILI9341_GetParam+0x28>)
 8007bba:	6818      	ldr	r0, [r3, #0]
		break;
 8007bbc:	4770      	bx	lr
		value = LCD.orientation;
 8007bbe:	4b02      	ldr	r3, [pc, #8]	@ (8007bc8 <ILI9341_GetParam+0x28>)
 8007bc0:	6898      	ldr	r0, [r3, #8]
		break;
 8007bc2:	4770      	bx	lr
	uint32_t value = 0;
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	4770      	bx	lr
 8007bc8:	20001368 	.word	0x20001368

08007bcc <PSERV_init>:
=======
 8007e20:	4770      	bx	lr
		value = LCD.height;
 8007e22:	4b05      	ldr	r3, [pc, #20]	@ (8007e38 <ILI9341_GetParam+0x28>)
 8007e24:	6858      	ldr	r0, [r3, #4]
		break;
 8007e26:	4770      	bx	lr
		value = LCD.width;
 8007e28:	4b03      	ldr	r3, [pc, #12]	@ (8007e38 <ILI9341_GetParam+0x28>)
 8007e2a:	6818      	ldr	r0, [r3, #0]
		break;
 8007e2c:	4770      	bx	lr
		value = LCD.orientation;
 8007e2e:	4b02      	ldr	r3, [pc, #8]	@ (8007e38 <ILI9341_GetParam+0x28>)
 8007e30:	6898      	ldr	r0, [r3, #8]
		break;
 8007e32:	4770      	bx	lr
	uint32_t value = 0;
 8007e34:	2000      	movs	r0, #0
 8007e36:	4770      	bx	lr
 8007e38:	20001328 	.word	0x20001328

08007e3c <PSERV_init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
periodic_services_handle_t periodic_services;


void PSERV_init(void)
{
	periodic_services.TIM = TIM6;
<<<<<<< HEAD
 8007bcc:	4b03      	ldr	r3, [pc, #12]	@ (8007bdc <PSERV_init+0x10>)
 8007bce:	4a04      	ldr	r2, [pc, #16]	@ (8007be0 <PSERV_init+0x14>)
 8007bd0:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	f042 0201 	orr.w	r2, r2, #1
 8007bd8:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
}
 8007bda:	4770      	bx	lr
 8007bdc:	40001000 	.word	0x40001000
 8007be0:	20001374 	.word	0x20001374

08007be4 <PSERV_enable>:
=======
 8007e3c:	4b03      	ldr	r3, [pc, #12]	@ (8007e4c <PSERV_init+0x10>)
 8007e3e:	4a04      	ldr	r2, [pc, #16]	@ (8007e50 <PSERV_init+0x14>)
 8007e40:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	f042 0201 	orr.w	r2, r2, #1
 8007e48:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
}
 8007e4a:	4770      	bx	lr
 8007e4c:	40001000 	.word	0x40001000
 8007e50:	20001334 	.word	0x20001334

08007e54 <PSERV_enable>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void PSERV_enable(void)
{
	LL_TIM_EnableIT_UPDATE(periodic_services.TIM);
<<<<<<< HEAD
 8007be4:	4b03      	ldr	r3, [pc, #12]	@ (8007bf4 <PSERV_enable+0x10>)
 8007be6:	681a      	ldr	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007be8:	68d3      	ldr	r3, [r2, #12]
 8007bea:	f043 0301 	orr.w	r3, r3, #1
 8007bee:	60d3      	str	r3, [r2, #12]
}
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	20001374 	.word	0x20001374

08007bf8 <PSERV_run_services_Callback>:
=======
 8007e54:	4b03      	ldr	r3, [pc, #12]	@ (8007e64 <PSERV_enable+0x10>)
 8007e56:	681a      	ldr	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007e58:	68d3      	ldr	r3, [r2, #12]
 8007e5a:	f043 0301 	orr.w	r3, r3, #1
 8007e5e:	60d3      	str	r3, [r2, #12]
}
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20001334 	.word	0x20001334

08007e68 <PSERV_run_services_Callback>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	LL_TIM_DisableIT_UPDATE(periodic_services.TIM);
}

void PSERV_run_services_Callback(void)
{
	KBD_scan();
<<<<<<< HEAD
 8007bf8:	f7ff bdfc 	b.w	80077f4 <KBD_scan>

08007bfc <TIMUT_stopwatch_set_time_mark>:
=======
 8007e68:	f7ff bdfc 	b.w	8007a64 <KBD_scan>

08007e6c <TIMUT_stopwatch_set_time_mark>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#include "stm32g4xx_hal.h"		
#include "LED.h"				

// ------------- Public function implementations --------------
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
<<<<<<< HEAD
 8007bfc:	b510      	push	{r4, lr}
 8007bfe:	4604      	mov	r4, r0
	stopwatch->time_mark = HAL_GetTick() ;
 8007c00:	f7fb ff7e 	bl	8003b00 <HAL_GetTick>
 8007c04:	6020      	str	r0, [r4, #0]
}
 8007c06:	bd10      	pop	{r4, pc}

08007c08 <TIMUT_stopwatch_has_X_ms_passed>:
=======
 8007e6c:	b510      	push	{r4, lr}
 8007e6e:	4604      	mov	r4, r0
	stopwatch->time_mark = HAL_GetTick() ;
 8007e70:	f7fb ff7e 	bl	8003d70 <HAL_GetTick>
 8007e74:	6020      	str	r0, [r4, #0]
}
 8007e76:	bd10      	pop	{r4, pc}

08007e78 <TIMUT_stopwatch_has_X_ms_passed>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
{
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
}

uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
<<<<<<< HEAD
 8007c08:	b538      	push	{r3, r4, r5, lr}
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	460d      	mov	r5, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007c0e:	f7fb ff77 	bl	8003b00 <HAL_GetTick>
 8007c12:	6823      	ldr	r3, [r4, #0]
 8007c14:	1ac0      	subs	r0, r0, r3
=======
 8007e78:	b538      	push	{r3, r4, r5, lr}
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	460d      	mov	r5, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007e7e:	f7fb ff77 	bl	8003d70 <HAL_GetTick>
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	1ac0      	subs	r0, r0, r3
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	}
	else
	{
		return 0;	
	}
}
<<<<<<< HEAD
 8007c16:	4285      	cmp	r5, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007c18:	6060      	str	r0, [r4, #4]
}
 8007c1a:	bf2c      	ite	cs
 8007c1c:	2000      	movcs	r0, #0
 8007c1e:	2001      	movcc	r0, #1
 8007c20:	bd38      	pop	{r3, r4, r5, pc}
 8007c22:	bf00      	nop

08007c24 <TIMUT_stopwatch_has_another_X_ms_passed>:

uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4605      	mov	r5, r0
 8007c28:	460c      	mov	r4, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007c2a:	f7fb ff69 	bl	8003b00 <HAL_GetTick>
 8007c2e:	682a      	ldr	r2, [r5, #0]
 8007c30:	1a80      	subs	r0, r0, r2
	if ( x < stopwatch->elapsed_time )
 8007c32:	4284      	cmp	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007c34:	6068      	str	r0, [r5, #4]
	if ( x < stopwatch->elapsed_time )
 8007c36:	d206      	bcs.n	8007c46 <TIMUT_stopwatch_has_another_X_ms_passed+0x22>
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
	{
		if (stopwatch->elapsed_time > 2*x )
 8007c38:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 8007c3c:	d805      	bhi.n	8007c4a <TIMUT_stopwatch_has_another_X_ms_passed+0x26>
=======
 8007e86:	4285      	cmp	r5, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007e88:	6060      	str	r0, [r4, #4]
}
 8007e8a:	bf2c      	ite	cs
 8007e8c:	2000      	movcs	r0, #0
 8007e8e:	2001      	movcc	r0, #1
 8007e90:	bd38      	pop	{r3, r4, r5, pc}
 8007e92:	bf00      	nop

08007e94 <TIMUT_stopwatch_has_another_X_ms_passed>:

uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8007e94:	b538      	push	{r3, r4, r5, lr}
 8007e96:	4605      	mov	r5, r0
 8007e98:	460c      	mov	r4, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007e9a:	f7fb ff69 	bl	8003d70 <HAL_GetTick>
 8007e9e:	682a      	ldr	r2, [r5, #0]
 8007ea0:	1a80      	subs	r0, r0, r2
	if ( x < stopwatch->elapsed_time )
 8007ea2:	4284      	cmp	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8007ea4:	6068      	str	r0, [r5, #4]
	if ( x < stopwatch->elapsed_time )
 8007ea6:	d206      	bcs.n	8007eb6 <TIMUT_stopwatch_has_another_X_ms_passed+0x22>
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
	{
		if (stopwatch->elapsed_time > 2*x )
 8007ea8:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 8007eac:	d805      	bhi.n	8007eba <TIMUT_stopwatch_has_another_X_ms_passed+0x26>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
			TIMUT_stopwatch_set_time_mark(stopwatch);
			return 1;
		}
		else
		{
			stopwatch->time_mark += x;
<<<<<<< HEAD
 8007c3e:	4414      	add	r4, r2
 8007c40:	602c      	str	r4, [r5, #0]
			return 1;
 8007c42:	2001      	movs	r0, #1
=======
 8007eae:	4414      	add	r4, r2
 8007eb0:	602c      	str	r4, [r5, #0]
			return 1;
 8007eb2:	2001      	movs	r0, #1
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

	else
	{
		return 0;
	}
}
<<<<<<< HEAD
 8007c44:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8007c46:	2000      	movs	r0, #0
}
 8007c48:	bd38      	pop	{r3, r4, r5, pc}
	stopwatch->time_mark = HAL_GetTick() ;
 8007c4a:	f7fb ff59 	bl	8003b00 <HAL_GetTick>
 8007c4e:	4604      	mov	r4, r0
			return 1;
 8007c50:	e7f6      	b.n	8007c40 <TIMUT_stopwatch_has_another_X_ms_passed+0x1c>
 8007c52:	bf00      	nop

08007c54 <UG_Init>:
=======
 8007eb4:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 8007eb6:	2000      	movs	r0, #0
}
 8007eb8:	bd38      	pop	{r3, r4, r5, pc}
	stopwatch->time_mark = HAL_GetTick() ;
 8007eba:	f7fb ff59 	bl	8003d70 <HAL_GetTick>
 8007ebe:	4604      	mov	r4, r0
			return 1;
 8007ec0:	e7f6      	b.n	8007eb0 <TIMUT_stopwatch_has_another_X_ms_passed+0x1c>
 8007ec2:	bf00      	nop

08007ec4 <UG_Init>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
<<<<<<< HEAD
 8007c54:	b430      	push	{r4, r5}
=======
 8007ec4:	b430      	push	{r4, r5}
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
   g->x_dim = x;
<<<<<<< HEAD
 8007c56:	e9c0 1200 	strd	r1, r2, [r0]
   g->y_dim = y;
   g->console.x_start = 4;
 8007c5a:	2404      	movs	r4, #4
   g->console.y_start = 4;
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8007c5c:	3a05      	subs	r2, #5
   g->y_dim = y;
 8007c5e:	6083      	str	r3, [r0, #8]
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8007c60:	3b05      	subs	r3, #5
=======
 8007ec6:	e9c0 1200 	strd	r1, r2, [r0]
   g->y_dim = y;
   g->console.x_start = 4;
 8007eca:	2404      	movs	r4, #4
   g->console.y_start = 4;
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8007ecc:	3a05      	subs	r2, #5
   g->y_dim = y;
 8007ece:	6083      	str	r3, [r0, #8]
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8007ed0:	3b05      	subs	r3, #5
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   g->console.x_pos = g->console.x_end;
   g->console.y_pos = g->console.y_end;
   g->char_h_space = 1;
   g->char_v_space = 1;
   g->font.p = NULL;
<<<<<<< HEAD
 8007c62:	2100      	movs	r1, #0
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8007c64:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
   g->console.y_start = 4;
 8007c68:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
   g->console.x_pos = g->console.x_end;
 8007c6c:	6242      	str	r2, [r0, #36]	@ 0x24
   g->char_h_space = 1;
 8007c6e:	f240 1401 	movw	r4, #257	@ 0x101
=======
 8007ed2:	2100      	movs	r1, #0
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8007ed4:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
   g->console.y_start = 4;
 8007ed8:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
   g->console.x_pos = g->console.x_end;
 8007edc:	6242      	str	r2, [r0, #36]	@ 0x24
   g->char_h_space = 1;
 8007ede:	f240 1401 	movw	r4, #257	@ 0x101
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   {
      g->driver[i].driver = NULL;
      g->driver[i].state = 0;
   }

   gui = g;
<<<<<<< HEAD
 8007c72:	4a11      	ldr	r2, [pc, #68]	@ (8007cb8 <UG_Init+0x64>)
   g->console.y_pos = g->console.y_end;
 8007c74:	6283      	str	r3, [r0, #40]	@ 0x28
   g->desktop_color = 0x5C5D;
 8007c76:	f645 455d 	movw	r5, #23645	@ 0x5c5d
   g->char_h_space = 1;
 8007c7a:	f8a0 4060 	strh.w	r4, [r0, #96]	@ 0x60
      g->driver[i].state = 0;
 8007c7e:	f880 1078 	strb.w	r1, [r0, #120]	@ 0x78
 8007c82:	f880 1080 	strb.w	r1, [r0, #128]	@ 0x80
 8007c86:	f880 1088 	strb.w	r1, [r0, #136]	@ 0x88
   g->fore_color = C_WHITE;
 8007c8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   g->desktop_color = 0x5C5D;
 8007c8e:	66c5      	str	r5, [r0, #108]	@ 0x6c
   g->font.char_width = 0;
 8007c90:	e9c0 1113 	strd	r1, r1, [r0, #76]	@ 0x4c
   g->font.end_char = 0;
 8007c94:	e9c0 1115 	strd	r1, r1, [r0, #84]	@ 0x54
   g->back_color = C_BLACK;
 8007c98:	e9c0 3119 	strd	r3, r1, [r0, #100]	@ 0x64
   g->active_window = NULL;
 8007c9c:	e9c0 1106 	strd	r1, r1, [r0, #24]
   gui = g;
 8007ca0:	6010      	str	r0, [r2, #0]
   g->font.p = NULL;
 8007ca2:	6441      	str	r1, [r0, #68]	@ 0x44
   g->font.widths = NULL;
 8007ca4:	65c1      	str	r1, [r0, #92]	@ 0x5c
   g->last_window = NULL;
 8007ca6:	6201      	str	r1, [r0, #32]
      g->driver[i].driver = NULL;
 8007ca8:	6741      	str	r1, [r0, #116]	@ 0x74
 8007caa:	67c1      	str	r1, [r0, #124]	@ 0x7c
 8007cac:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
   return 1;
}
 8007cb0:	bc30      	pop	{r4, r5}
 8007cb2:	2001      	movs	r0, #1
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20001378 	.word	0x20001378

08007cbc <UG_FontSelect>:
=======
 8007ee2:	4a11      	ldr	r2, [pc, #68]	@ (8007f28 <UG_Init+0x64>)
   g->console.y_pos = g->console.y_end;
 8007ee4:	6283      	str	r3, [r0, #40]	@ 0x28
   g->desktop_color = 0x5C5D;
 8007ee6:	f645 455d 	movw	r5, #23645	@ 0x5c5d
   g->char_h_space = 1;
 8007eea:	f8a0 4060 	strh.w	r4, [r0, #96]	@ 0x60
      g->driver[i].state = 0;
 8007eee:	f880 1078 	strb.w	r1, [r0, #120]	@ 0x78
 8007ef2:	f880 1080 	strb.w	r1, [r0, #128]	@ 0x80
 8007ef6:	f880 1088 	strb.w	r1, [r0, #136]	@ 0x88
   g->fore_color = C_WHITE;
 8007efa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   g->desktop_color = 0x5C5D;
 8007efe:	66c5      	str	r5, [r0, #108]	@ 0x6c
   g->font.char_width = 0;
 8007f00:	e9c0 1113 	strd	r1, r1, [r0, #76]	@ 0x4c
   g->font.end_char = 0;
 8007f04:	e9c0 1115 	strd	r1, r1, [r0, #84]	@ 0x54
   g->back_color = C_BLACK;
 8007f08:	e9c0 3119 	strd	r3, r1, [r0, #100]	@ 0x64
   g->active_window = NULL;
 8007f0c:	e9c0 1106 	strd	r1, r1, [r0, #24]
   gui = g;
 8007f10:	6010      	str	r0, [r2, #0]
   g->font.p = NULL;
 8007f12:	6441      	str	r1, [r0, #68]	@ 0x44
   g->font.widths = NULL;
 8007f14:	65c1      	str	r1, [r0, #92]	@ 0x5c
   g->last_window = NULL;
 8007f16:	6201      	str	r1, [r0, #32]
      g->driver[i].driver = NULL;
 8007f18:	6741      	str	r1, [r0, #116]	@ 0x74
 8007f1a:	67c1      	str	r1, [r0, #124]	@ 0x7c
 8007f1c:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
   return 1;
}
 8007f20:	bc30      	pop	{r4, r5}
 8007f22:	2001      	movs	r0, #1
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	20001338 	.word	0x20001338

08007f2c <UG_FontSelect>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
   gui->font = *font;
<<<<<<< HEAD
 8007cbc:	4b07      	ldr	r3, [pc, #28]	@ (8007cdc <UG_FontSelect+0x20>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
{
 8007cc0:	b500      	push	{lr}
   gui->font = *font;
 8007cc2:	4686      	mov	lr, r0
 8007cc4:	f103 0c44 	add.w	ip, r3, #68	@ 0x44
 8007cc8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8007ccc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007cd0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8007cd4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8007cd8:	f85d fb04 	ldr.w	pc, [sp], #4
 8007cdc:	20001378 	.word	0x20001378

08007ce0 <UG_SetForecolor>:
=======
 8007f2c:	4b07      	ldr	r3, [pc, #28]	@ (8007f4c <UG_FontSelect+0x20>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
{
 8007f30:	b500      	push	{lr}
   gui->font = *font;
 8007f32:	4686      	mov	lr, r0
 8007f34:	f103 0c44 	add.w	ip, r3, #68	@ 0x44
 8007f38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8007f3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007f40:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8007f44:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8007f48:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f4c:	20001338 	.word	0x20001338

08007f50 <UG_SetForecolor>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
<<<<<<< HEAD
 8007ce0:	4b01      	ldr	r3, [pc, #4]	@ (8007ce8 <UG_SetForecolor+0x8>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	6658      	str	r0, [r3, #100]	@ 0x64
}
 8007ce6:	4770      	bx	lr
 8007ce8:	20001378 	.word	0x20001378

08007cec <UG_SetBackcolor>:
=======
 8007f50:	4b01      	ldr	r3, [pc, #4]	@ (8007f58 <UG_SetForecolor+0x8>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	6658      	str	r0, [r3, #100]	@ 0x64
}
 8007f56:	4770      	bx	lr
 8007f58:	20001338 	.word	0x20001338

08007f5c <UG_SetBackcolor>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
<<<<<<< HEAD
 8007cec:	4b01      	ldr	r3, [pc, #4]	@ (8007cf4 <UG_SetBackcolor+0x8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	6698      	str	r0, [r3, #104]	@ 0x68
}
 8007cf2:	4770      	bx	lr
 8007cf4:	20001378 	.word	0x20001378

08007cf8 <_UG_PutChar>:
=======
 8007f5c:	4b01      	ldr	r3, [pc, #4]	@ (8007f64 <UG_SetBackcolor+0x8>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6698      	str	r0, [r3, #104]	@ 0x68
}
 8007f62:	4770      	bx	lr
 8007f64:	20001338 	.word	0x20001338

08007f68 <_UG_PutChar>:
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
<<<<<<< HEAD
 8007cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	b08b      	sub	sp, #44	@ 0x2c
=======
 8007f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f6c:	b08b      	sub	sp, #44	@ 0x2c
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;

   switch ( bt )
<<<<<<< HEAD
 8007cfe:	28fc      	cmp	r0, #252	@ 0xfc
{
 8007d00:	468c      	mov	ip, r1
 8007d02:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 8007d06:	4611      	mov	r1, r2
 8007d08:	461f      	mov	r7, r3
   switch ( bt )
 8007d0a:	f200 80b0 	bhi.w	8007e6e <_UG_PutChar+0x176>
 8007d0e:	28d5      	cmp	r0, #213	@ 0xd5
 8007d10:	d92d      	bls.n	8007d6e <_UG_PutChar+0x76>
 8007d12:	f1a0 03d6 	sub.w	r3, r0, #214	@ 0xd6
 8007d16:	2b26      	cmp	r3, #38	@ 0x26
 8007d18:	f200 80a9 	bhi.w	8007e6e <_UG_PutChar+0x176>
 8007d1c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007d20:	00a701d1 	.word	0x00a701d1
 8007d24:	00a700a7 	.word	0x00a700a7
 8007d28:	00a700a7 	.word	0x00a700a7
 8007d2c:	00a700fe 	.word	0x00a700fe
 8007d30:	00a700a7 	.word	0x00a700a7
 8007d34:	00a700a7 	.word	0x00a700a7
 8007d38:	00a700a7 	.word	0x00a700a7
 8007d3c:	00a70100 	.word	0x00a70100
 8007d40:	00a700a7 	.word	0x00a700a7
 8007d44:	00a700a7 	.word	0x00a700a7
 8007d48:	00a700a7 	.word	0x00a700a7
 8007d4c:	00a700a7 	.word	0x00a700a7
 8007d50:	00a700a7 	.word	0x00a700a7
 8007d54:	00a700a7 	.word	0x00a700a7
 8007d58:	00a700a7 	.word	0x00a700a7
 8007d5c:	00a700a7 	.word	0x00a700a7
 8007d60:	00a701d3 	.word	0x00a701d3
 8007d64:	00a700a7 	.word	0x00a700a7
 8007d68:	00a700a7 	.word	0x00a700a7
 8007d6c:	00fc      	.short	0x00fc
 8007d6e:	28b5      	cmp	r0, #181	@ 0xb5
 8007d70:	d07f      	beq.n	8007e72 <_UG_PutChar+0x17a>
 8007d72:	28c4      	cmp	r0, #196	@ 0xc4
 8007d74:	bf08      	it	eq
 8007d76:	248e      	moveq	r4, #142	@ 0x8e
 8007d78:	d175      	bne.n	8007e66 <_UG_PutChar+0x16e>
=======
 8007f6e:	28fc      	cmp	r0, #252	@ 0xfc
{
 8007f70:	468c      	mov	ip, r1
 8007f72:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 8007f76:	4611      	mov	r1, r2
 8007f78:	461f      	mov	r7, r3
   switch ( bt )
 8007f7a:	f200 80b0 	bhi.w	80080de <_UG_PutChar+0x176>
 8007f7e:	28d5      	cmp	r0, #213	@ 0xd5
 8007f80:	d92d      	bls.n	8007fde <_UG_PutChar+0x76>
 8007f82:	f1a0 03d6 	sub.w	r3, r0, #214	@ 0xd6
 8007f86:	2b26      	cmp	r3, #38	@ 0x26
 8007f88:	f200 80a9 	bhi.w	80080de <_UG_PutChar+0x176>
 8007f8c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007f90:	00a701d1 	.word	0x00a701d1
 8007f94:	00a700a7 	.word	0x00a700a7
 8007f98:	00a700a7 	.word	0x00a700a7
 8007f9c:	00a700fe 	.word	0x00a700fe
 8007fa0:	00a700a7 	.word	0x00a700a7
 8007fa4:	00a700a7 	.word	0x00a700a7
 8007fa8:	00a700a7 	.word	0x00a700a7
 8007fac:	00a70100 	.word	0x00a70100
 8007fb0:	00a700a7 	.word	0x00a700a7
 8007fb4:	00a700a7 	.word	0x00a700a7
 8007fb8:	00a700a7 	.word	0x00a700a7
 8007fbc:	00a700a7 	.word	0x00a700a7
 8007fc0:	00a700a7 	.word	0x00a700a7
 8007fc4:	00a700a7 	.word	0x00a700a7
 8007fc8:	00a700a7 	.word	0x00a700a7
 8007fcc:	00a700a7 	.word	0x00a700a7
 8007fd0:	00a701d3 	.word	0x00a701d3
 8007fd4:	00a700a7 	.word	0x00a700a7
 8007fd8:	00a700a7 	.word	0x00a700a7
 8007fdc:	00fc      	.short	0x00fc
 8007fde:	28b5      	cmp	r0, #181	@ 0xb5
 8007fe0:	d07f      	beq.n	80080e2 <_UG_PutChar+0x17a>
 8007fe2:	28c4      	cmp	r0, #196	@ 0xc4
 8007fe4:	bf08      	it	eq
 8007fe6:	248e      	moveq	r4, #142	@ 0x8e
 8007fe8:	d175      	bne.n	80080d6 <_UG_PutChar+0x16e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
      case 0xC4: bt = 0x8E; break; // 
      case 0xB5: bt = 0xE6; break; // 
      case 0xB0: bt = 0xF8; break; // 
   }

   if (bt < font->start_char || bt > font->end_char) return;
<<<<<<< HEAD
 8007d7a:	f8da e010 	ldr.w	lr, [sl, #16]
 8007d7e:	45a6      	cmp	lr, r4
 8007d80:	d86e      	bhi.n	8007e60 <_UG_PutChar+0x168>
 8007d82:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007d86:	42a3      	cmp	r3, r4
 8007d88:	d36a      	bcc.n	8007e60 <_UG_PutChar+0x168>
   
   yo = y;
   bn = font->char_width;
 8007d8a:	f8da 3008 	ldr.w	r3, [sl, #8]
   if ( !bn ) return;
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d066      	beq.n	8007e60 <_UG_PutChar+0x168>
   bn >>= 3;
 8007d92:	08da      	lsrs	r2, r3, #3
   if ( font->char_width % 8 ) bn++;
 8007d94:	0758      	lsls	r0, r3, #29
   bn >>= 3;
 8007d96:	9202      	str	r2, [sp, #8]
   if ( font->char_width % 8 ) bn++;
 8007d98:	bf1c      	itt	ne
 8007d9a:	3201      	addne	r2, #1
 8007d9c:	9202      	strne	r2, [sp, #8]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8007d9e:	f8da 2018 	ldr.w	r2, [sl, #24]
 8007da2:	2a00      	cmp	r2, #0
 8007da4:	f000 80c0 	beq.w	8007f28 <_UG_PutChar+0x230>
 8007da8:	eba4 000e 	sub.w	r0, r4, lr
 8007dac:	5c12      	ldrb	r2, [r2, r0]
 8007dae:	9203      	str	r2, [sp, #12]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8007db0:	f8df b318 	ldr.w	fp, [pc, #792]	@ 80080cc <_UG_PutChar+0x3d4>
 8007db4:	f8db 0000 	ldr.w	r0, [fp]
 8007db8:	f890 2088 	ldrb.w	r2, [r0, #136]	@ 0x88
 8007dbc:	f012 0202 	ands.w	r2, r2, #2
 8007dc0:	d159      	bne.n	8007e76 <_UG_PutChar+0x17e>
=======
 8007fea:	f8da e010 	ldr.w	lr, [sl, #16]
 8007fee:	45a6      	cmp	lr, r4
 8007ff0:	d86e      	bhi.n	80080d0 <_UG_PutChar+0x168>
 8007ff2:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007ff6:	42a3      	cmp	r3, r4
 8007ff8:	d36a      	bcc.n	80080d0 <_UG_PutChar+0x168>
   
   yo = y;
   bn = font->char_width;
 8007ffa:	f8da 3008 	ldr.w	r3, [sl, #8]
   if ( !bn ) return;
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d066      	beq.n	80080d0 <_UG_PutChar+0x168>
   bn >>= 3;
 8008002:	08da      	lsrs	r2, r3, #3
   if ( font->char_width % 8 ) bn++;
 8008004:	0758      	lsls	r0, r3, #29
   bn >>= 3;
 8008006:	9202      	str	r2, [sp, #8]
   if ( font->char_width % 8 ) bn++;
 8008008:	bf1c      	itt	ne
 800800a:	3201      	addne	r2, #1
 800800c:	9202      	strne	r2, [sp, #8]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 800800e:	f8da 2018 	ldr.w	r2, [sl, #24]
 8008012:	2a00      	cmp	r2, #0
 8008014:	f000 80c0 	beq.w	8008198 <_UG_PutChar+0x230>
 8008018:	eba4 000e 	sub.w	r0, r4, lr
 800801c:	5c12      	ldrb	r2, [r2, r0]
 800801e:	9203      	str	r2, [sp, #12]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8008020:	f8df b318 	ldr.w	fp, [pc, #792]	@ 800833c <_UG_PutChar+0x3d4>
 8008024:	f8db 0000 	ldr.w	r0, [fp]
 8008028:	f890 2088 	ldrb.w	r2, [r0, #136]	@ 0x88
 800802c:	f012 0202 	ands.w	r2, r2, #2
 8008030:	d159      	bne.n	80080e6 <_UG_PutChar+0x17e>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
<<<<<<< HEAD
 8007dc2:	f89a 6004 	ldrb.w	r6, [sl, #4]
   yo = y;
 8007dc6:	4689      	mov	r9, r1
	   if (font->font_type == FONT_TYPE_1BPP)
 8007dc8:	2e00      	cmp	r6, #0
 8007dca:	f040 80af 	bne.w	8007f2c <_UG_PutChar+0x234>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8007dce:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007dd2:	eba4 0e0e 	sub.w	lr, r4, lr
 8007dd6:	fb03 fe0e 	mul.w	lr, r3, lr
         for( j=0;j<font->char_height;j++ )
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d040      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007dde:	9b02      	ldr	r3, [sp, #8]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d03d      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007de4:	4650      	mov	r0, sl
 8007de6:	46ca      	mov	sl, r9
 8007de8:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8007dec:	f8cd c014 	str.w	ip, [sp, #20]
 8007df0:	fb0e 3103 	mla	r1, lr, r3, r3
 8007df4:	4635      	mov	r5, r6
 8007df6:	46b6      	mov	lr, r6
 8007df8:	9b02      	ldr	r3, [sp, #8]
 8007dfa:	9e03      	ldr	r6, [sp, #12]
         {
           xo = x;
 8007dfc:	9c05      	ldr	r4, [sp, #20]
 8007dfe:	9504      	str	r5, [sp, #16]
 8007e00:	1aca      	subs	r2, r1, r3
 8007e02:	9101      	str	r1, [sp, #4]
=======
 8008032:	f89a 6004 	ldrb.w	r6, [sl, #4]
   yo = y;
 8008036:	4689      	mov	r9, r1
	   if (font->font_type == FONT_TYPE_1BPP)
 8008038:	2e00      	cmp	r6, #0
 800803a:	f040 80af 	bne.w	800819c <_UG_PutChar+0x234>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 800803e:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008042:	eba4 0e0e 	sub.w	lr, r4, lr
 8008046:	fb03 fe0e 	mul.w	lr, r3, lr
         for( j=0;j<font->char_height;j++ )
 800804a:	2b00      	cmp	r3, #0
 800804c:	d040      	beq.n	80080d0 <_UG_PutChar+0x168>
 800804e:	9b02      	ldr	r3, [sp, #8]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d03d      	beq.n	80080d0 <_UG_PutChar+0x168>
 8008054:	4650      	mov	r0, sl
 8008056:	46ca      	mov	sl, r9
 8008058:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 800805c:	f8cd c014 	str.w	ip, [sp, #20]
 8008060:	fb0e 3103 	mla	r1, lr, r3, r3
 8008064:	4635      	mov	r5, r6
 8008066:	46b6      	mov	lr, r6
 8008068:	9b02      	ldr	r3, [sp, #8]
 800806a:	9e03      	ldr	r6, [sp, #12]
         {
           xo = x;
 800806c:	9c05      	ldr	r4, [sp, #20]
 800806e:	9504      	str	r5, [sp, #16]
 8008070:	1aca      	subs	r2, r1, r3
 8008072:	9101      	str	r1, [sp, #4]
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
           c=actual_char_width;
           for( i=0;i<bn;i++ )
           {
             b = font->p[index++];
<<<<<<< HEAD
 8007e04:	6801      	ldr	r1, [r0, #0]
 8007e06:	5c8d      	ldrb	r5, [r1, r2]
 8007e08:	3201      	adds	r2, #1
             for( k=0;(k<8) && c;k++ )
 8007e0a:	b1e6      	cbz	r6, 8007e46 <_UG_PutChar+0x14e>
 8007e0c:	f104 0808 	add.w	r8, r4, #8
 8007e10:	9200      	str	r2, [sp, #0]
 8007e12:	9015      	str	r0, [sp, #84]	@ 0x54
 8007e14:	e000      	b.n	8007e18 <_UG_PutChar+0x120>
 8007e16:	b1a6      	cbz	r6, 8007e42 <_UG_PutChar+0x14a>
=======
 8008074:	6801      	ldr	r1, [r0, #0]
 8008076:	5c8d      	ldrb	r5, [r1, r2]
 8008078:	3201      	adds	r2, #1
             for( k=0;(k<8) && c;k++ )
 800807a:	b1e6      	cbz	r6, 80080b6 <_UG_PutChar+0x14e>
 800807c:	f104 0808 	add.w	r8, r4, #8
 8008080:	9200      	str	r2, [sp, #0]
 8008082:	9015      	str	r0, [sp, #84]	@ 0x54
 8008084:	e000      	b.n	8008088 <_UG_PutChar+0x120>
 8008086:	b1a6      	cbz	r6, 80080b2 <_UG_PutChar+0x14a>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
             {
               if( b & 0x01 )
               {
                  gui->pset(xo,yo,fc);
<<<<<<< HEAD
 8007e18:	f8db 3000 	ldr.w	r3, [fp]
               if( b & 0x01 )
 8007e1c:	f015 0f01 	tst.w	r5, #1
                  gui->pset(xo,yo,fc);
 8007e20:	4620      	mov	r0, r4
 8007e22:	463a      	mov	r2, r7
=======
 8008088:	f8db 3000 	ldr.w	r3, [fp]
               if( b & 0x01 )
 800808c:	f015 0f01 	tst.w	r5, #1
                  gui->pset(xo,yo,fc);
 8008090:	4620      	mov	r0, r4
 8008092:	463a      	mov	r2, r7
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
               }
               else
               {
                  gui->pset(xo,yo,bc);
<<<<<<< HEAD
 8007e24:	bf08      	it	eq
 8007e26:	4620      	moveq	r0, r4
                  gui->pset(xo,yo,fc);
 8007e28:	4651      	mov	r1, sl
                  gui->pset(xo,yo,bc);
 8007e2a:	bf04      	itt	eq
 8007e2c:	464a      	moveq	r2, r9
 8007e2e:	4651      	moveq	r1, sl
                  gui->pset(xo,yo,fc);
 8007e30:	681b      	ldr	r3, [r3, #0]
               }
               b >>= 1;
               xo++;
 8007e32:	3401      	adds	r4, #1
                  gui->pset(xo,yo,bc);
 8007e34:	4798      	blx	r3
             for( k=0;(k<8) && c;k++ )
 8007e36:	4544      	cmp	r4, r8
               c--;
 8007e38:	f106 36ff 	add.w	r6, r6, #4294967295
               b >>= 1;
 8007e3c:	ea4f 0555 	mov.w	r5, r5, lsr #1
             for( k=0;(k<8) && c;k++ )
 8007e40:	d1e9      	bne.n	8007e16 <_UG_PutChar+0x11e>
 8007e42:	9a00      	ldr	r2, [sp, #0]
 8007e44:	9815      	ldr	r0, [sp, #84]	@ 0x54
           for( i=0;i<bn;i++ )
 8007e46:	9b01      	ldr	r3, [sp, #4]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d1db      	bne.n	8007e04 <_UG_PutChar+0x10c>
         for( j=0;j<font->char_height;j++ )
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	9b02      	ldr	r3, [sp, #8]
 8007e50:	9d04      	ldr	r5, [sp, #16]
 8007e52:	4419      	add	r1, r3
 8007e54:	68c3      	ldr	r3, [r0, #12]
 8007e56:	3501      	adds	r5, #1
 8007e58:	42ab      	cmp	r3, r5
             }
           }
           yo++;
 8007e5a:	f10a 0a01 	add.w	sl, sl, #1
         for( j=0;j<font->char_height;j++ )
 8007e5e:	d8cb      	bhi.n	8007df8 <_UG_PutChar+0x100>
=======
 8008094:	bf08      	it	eq
 8008096:	4620      	moveq	r0, r4
                  gui->pset(xo,yo,fc);
 8008098:	4651      	mov	r1, sl
                  gui->pset(xo,yo,bc);
 800809a:	bf04      	itt	eq
 800809c:	464a      	moveq	r2, r9
 800809e:	4651      	moveq	r1, sl
                  gui->pset(xo,yo,fc);
 80080a0:	681b      	ldr	r3, [r3, #0]
               }
               b >>= 1;
               xo++;
 80080a2:	3401      	adds	r4, #1
                  gui->pset(xo,yo,bc);
 80080a4:	4798      	blx	r3
             for( k=0;(k<8) && c;k++ )
 80080a6:	4544      	cmp	r4, r8
               c--;
 80080a8:	f106 36ff 	add.w	r6, r6, #4294967295
               b >>= 1;
 80080ac:	ea4f 0555 	mov.w	r5, r5, lsr #1
             for( k=0;(k<8) && c;k++ )
 80080b0:	d1e9      	bne.n	8008086 <_UG_PutChar+0x11e>
 80080b2:	9a00      	ldr	r2, [sp, #0]
 80080b4:	9815      	ldr	r0, [sp, #84]	@ 0x54
           for( i=0;i<bn;i++ )
 80080b6:	9b01      	ldr	r3, [sp, #4]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d1db      	bne.n	8008074 <_UG_PutChar+0x10c>
         for( j=0;j<font->char_height;j++ )
 80080bc:	4619      	mov	r1, r3
 80080be:	9b02      	ldr	r3, [sp, #8]
 80080c0:	9d04      	ldr	r5, [sp, #16]
 80080c2:	4419      	add	r1, r3
 80080c4:	68c3      	ldr	r3, [r0, #12]
 80080c6:	3501      	adds	r5, #1
 80080c8:	42ab      	cmp	r3, r5
             }
           }
           yo++;
 80080ca:	f10a 0a01 	add.w	sl, sl, #1
         for( j=0;j<font->char_height;j++ )
 80080ce:	d8cb      	bhi.n	8008068 <_UG_PutChar+0x100>
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
            index += font->char_width - actual_char_width;
            yo++;
         }
      }
   }
}
<<<<<<< HEAD
 8007e60:	b00b      	add	sp, #44	@ 0x2c
 8007e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   switch ( bt )
 8007e66:	28b0      	cmp	r0, #176	@ 0xb0
 8007e68:	bf08      	it	eq
 8007e6a:	24f8      	moveq	r4, #248	@ 0xf8
 8007e6c:	d085      	beq.n	8007d7a <_UG_PutChar+0x82>
   if (bt < font->start_char || bt > font->end_char) return;
 8007e6e:	4604      	mov	r4, r0
 8007e70:	e783      	b.n	8007d7a <_UG_PutChar+0x82>
   switch ( bt )
 8007e72:	24e6      	movs	r4, #230	@ 0xe6
 8007e74:	e781      	b.n	8007d7a <_UG_PutChar+0x82>
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8007e76:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007e7a:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 8007e7e:	9803      	ldr	r0, [sp, #12]
 8007e80:	440b      	add	r3, r1
 8007e82:	f10c 32ff 	add.w	r2, ip, #4294967295
 8007e86:	3b01      	subs	r3, #1
 8007e88:	4402      	add	r2, r0
 8007e8a:	4660      	mov	r0, ip
 8007e8c:	47b0      	blx	r6
      if (font->font_type == FONT_TYPE_1BPP)
 8007e8e:	f89a 3004 	ldrb.w	r3, [sl, #4]
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8007e92:	4680      	mov	r8, r0
      if (font->font_type == FONT_TYPE_1BPP)
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f040 80b0 	bne.w	8007ffa <_UG_PutChar+0x302>
	      index = (bt - font->start_char)* font->char_height * bn;
 8007e9a:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007e9e:	f8da 100c 	ldr.w	r1, [sl, #12]
 8007ea2:	1aa2      	subs	r2, r4, r2
 8007ea4:	fb01 f202 	mul.w	r2, r1, r2
		  for( j=0;j<font->char_height;j++ )
 8007ea8:	2900      	cmp	r1, #0
 8007eaa:	d0d9      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007eac:	9902      	ldr	r1, [sp, #8]
 8007eae:	2900      	cmp	r1, #0
 8007eb0:	d0d6      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007eb2:	fb02 1901 	mla	r9, r2, r1, r1
 8007eb6:	4649      	mov	r1, r9
 8007eb8:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8007ebc:	461a      	mov	r2, r3
 8007ebe:	4655      	mov	r5, sl
 8007ec0:	9b02      	ldr	r3, [sp, #8]
 8007ec2:	9c03      	ldr	r4, [sp, #12]
 8007ec4:	e9cd 1200 	strd	r1, r2, [sp]
 8007ec8:	eba1 0b03 	sub.w	fp, r1, r3
			 for( i=0;i<bn;i++ )
 8007ecc:	46aa      	mov	sl, r5
 8007ece:	465d      	mov	r5, fp
				b = font->p[index++];
 8007ed0:	f8da 1000 	ldr.w	r1, [sl]
 8007ed4:	f1a4 0608 	sub.w	r6, r4, #8
 8007ed8:	f811 b005 	ldrb.w	fp, [r1, r5]
 8007edc:	3501      	adds	r5, #1
				for( k=0;(k<8) && c;k++ )
 8007ede:	b90c      	cbnz	r4, 8007ee4 <_UG_PutChar+0x1ec>
 8007ee0:	e020      	b.n	8007f24 <_UG_PutChar+0x22c>
 8007ee2:	b1fc      	cbz	r4, 8007f24 <_UG_PutChar+0x22c>
				   if( b & 0x01 )
 8007ee4:	f01b 0f01 	tst.w	fp, #1
					  push_pixel(fc);
 8007ee8:	4638      	mov	r0, r7
				   c--;
 8007eea:	f104 34ff 	add.w	r4, r4, #4294967295
					  push_pixel(bc);
 8007eee:	bf08      	it	eq
 8007ef0:	4648      	moveq	r0, r9
 8007ef2:	47c0      	blx	r8
				for( k=0;(k<8) && c;k++ )
 8007ef4:	42b4      	cmp	r4, r6
				   b >>= 1;
 8007ef6:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
				for( k=0;(k<8) && c;k++ )
 8007efa:	d1f2      	bne.n	8007ee2 <_UG_PutChar+0x1ea>
			 for( i=0;i<bn;i++ )
 8007efc:	9b00      	ldr	r3, [sp, #0]
 8007efe:	42ab      	cmp	r3, r5
 8007f00:	d1e6      	bne.n	8007ed0 <_UG_PutChar+0x1d8>
		  for( j=0;j<font->char_height;j++ )
 8007f02:	4619      	mov	r1, r3
 8007f04:	9b02      	ldr	r3, [sp, #8]
 8007f06:	9a01      	ldr	r2, [sp, #4]
 8007f08:	4419      	add	r1, r3
 8007f0a:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007f0e:	3201      	adds	r2, #1
 8007f10:	4293      	cmp	r3, r2
 8007f12:	4655      	mov	r5, sl
 8007f14:	d8d4      	bhi.n	8007ec0 <_UG_PutChar+0x1c8>
 8007f16:	e7a3      	b.n	8007e60 <_UG_PutChar+0x168>
      case 0xFC: bt = 0x81; break; // 
 8007f18:	2481      	movs	r4, #129	@ 0x81
 8007f1a:	e72e      	b.n	8007d7a <_UG_PutChar+0x82>
      case 0xDC: bt = 0x9A; break; // 
 8007f1c:	249a      	movs	r4, #154	@ 0x9a
 8007f1e:	e72c      	b.n	8007d7a <_UG_PutChar+0x82>
      case 0xE4: bt = 0x84; break; // 
 8007f20:	2484      	movs	r4, #132	@ 0x84
 8007f22:	e72a      	b.n	8007d7a <_UG_PutChar+0x82>
				   c--;
 8007f24:	2400      	movs	r4, #0
 8007f26:	e7e9      	b.n	8007efc <_UG_PutChar+0x204>
 8007f28:	9303      	str	r3, [sp, #12]
 8007f2a:	e741      	b.n	8007db0 <_UG_PutChar+0xb8>
      else if (font->font_type == FONT_TYPE_8BPP)
 8007f2c:	2e01      	cmp	r6, #1
 8007f2e:	d197      	bne.n	8007e60 <_UG_PutChar+0x168>
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8007f30:	f8da 000c 	ldr.w	r0, [sl, #12]
 8007f34:	eba4 040e 	sub.w	r4, r4, lr
 8007f38:	fb00 f303 	mul.w	r3, r0, r3
 8007f3c:	fb04 fe03 	mul.w	lr, r4, r3
         for( j=0;j<font->char_height;j++ )
 8007f40:	2800      	cmp	r0, #0
 8007f42:	d08d      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007f44:	9b03      	ldr	r3, [sp, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d08a      	beq.n	8007e60 <_UG_PutChar+0x168>
 8007f4a:	f10c 33ff 	add.w	r3, ip, #4294967295
 8007f4e:	9308      	str	r3, [sp, #32]
 8007f50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f52:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f54:	b2dd      	uxtb	r5, r3
 8007f56:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 8007f60:	9301      	str	r3, [sp, #4]
 8007f62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f64:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007f68:	9305      	str	r3, [sp, #20]
 8007f6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f6c:	b2fe      	uxtb	r6, r7
 8007f6e:	f403 097f 	and.w	r9, r3, #16711680	@ 0xff0000
 8007f72:	4694      	mov	ip, r2
               gui->pset(xo,yo,color);
 8007f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f76:	4463      	add	r3, ip
 8007f78:	9302      	str	r3, [sp, #8]
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	eb03 080e 	add.w	r8, r3, lr
 8007f80:	9b08      	ldr	r3, [sp, #32]
 8007f82:	e9cd ec06 	strd	lr, ip, [sp, #24]
 8007f86:	eba3 070e 	sub.w	r7, r3, lr
 8007f8a:	4674      	mov	r4, lr
 8007f8c:	9704      	str	r7, [sp, #16]
               b = font->p[index++];
 8007f8e:	f8da 2000 	ldr.w	r2, [sl]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8007f92:	9905      	ldr	r1, [sp, #20]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8007f94:	9f01      	ldr	r7, [sp, #4]
 8007f96:	4623      	mov	r3, r4
               b = font->p[index++];
 8007f98:	3401      	adds	r4, #1
 8007f9a:	f812 c003 	ldrb.w	ip, [r2, r3]
               gui->pset(xo,yo,color);
 8007f9e:	f8db 3000 	ldr.w	r3, [fp]
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8007fa2:	f5cc 7280 	rsb	r2, ip, #256	@ 0x100
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8007fa6:	fb01 f002 	mul.w	r0, r1, r2
 8007faa:	9900      	ldr	r1, [sp, #0]
               gui->pset(xo,yo,color);
 8007fac:	681b      	ldr	r3, [r3, #0]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8007fae:	fb01 000c 	mla	r0, r1, ip, r0
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8007fb2:	fb05 f102 	mul.w	r1, r5, r2
 8007fb6:	fb06 110c 	mla	r1, r6, ip, r1
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8007fba:	0a00      	lsrs	r0, r0, #8
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8007fbc:	fb09 f202 	mul.w	r2, r9, r2
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8007fc0:	f400 407f 	and.w	r0, r0, #65280	@ 0xff00
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8007fc4:	fb07 220c 	mla	r2, r7, ip, r2
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8007fc8:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8007fcc:	4301      	orrs	r1, r0
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8007fce:	0a12      	lsrs	r2, r2, #8
               gui->pset(xo,yo,color);
 8007fd0:	9804      	ldr	r0, [sp, #16]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8007fd2:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
               gui->pset(xo,yo,color);
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	4420      	add	r0, r4
 8007fda:	9902      	ldr	r1, [sp, #8]
 8007fdc:	4798      	blx	r3
            for( i=0;i<actual_char_width;i++ )
 8007fde:	4544      	cmp	r4, r8
 8007fe0:	d1d5      	bne.n	8007f8e <_UG_PutChar+0x296>
         for( j=0;j<font->char_height;j++ )
 8007fe2:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
            index += font->char_width - actual_char_width;
 8007fe6:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007fea:	449e      	add	lr, r3
         for( j=0;j<font->char_height;j++ )
 8007fec:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007ff0:	f10c 0c01 	add.w	ip, ip, #1
 8007ff4:	4563      	cmp	r3, ip
 8007ff6:	d8bd      	bhi.n	8007f74 <_UG_PutChar+0x27c>
 8007ff8:	e732      	b.n	8007e60 <_UG_PutChar+0x168>
	  else if (font->font_type == FONT_TYPE_8BPP)
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	f47f af30 	bne.w	8007e60 <_UG_PutChar+0x168>
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8008000:	e9da 3102 	ldrd	r3, r1, [sl, #8]
 8008004:	f8da 2010 	ldr.w	r2, [sl, #16]
 8008008:	fb01 f303 	mul.w	r3, r1, r3
 800800c:	1aa2      	subs	r2, r4, r2
 800800e:	fb02 fb03 	mul.w	fp, r2, r3
		   for( j=0;j<font->char_height;j++ )
 8008012:	2900      	cmp	r1, #0
 8008014:	f43f af24 	beq.w	8007e60 <_UG_PutChar+0x168>
 8008018:	9b03      	ldr	r3, [sp, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	f43f af20 	beq.w	8007e60 <_UG_PutChar+0x168>
 8008020:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008022:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008024:	b2dd      	uxtb	r5, r3
 8008026:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 8008030:	9301      	str	r3, [sp, #4]
 8008032:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008034:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008038:	2100      	movs	r1, #0
 800803a:	46de      	mov	lr, fp
 800803c:	469b      	mov	fp, r3
 800803e:	462b      	mov	r3, r5
 8008040:	b2fe      	uxtb	r6, r7
 8008042:	4655      	mov	r5, sl
 8008044:	f402 097f 	and.w	r9, r2, #16711680	@ 0xff0000
 8008048:	468c      	mov	ip, r1
 800804a:	469a      	mov	sl, r3
			  for( i=0;i<actual_char_width;i++ )
 800804c:	9515      	str	r5, [sp, #84]	@ 0x54
 800804e:	9b03      	ldr	r3, [sp, #12]
 8008050:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8008052:	f8cd e008 	str.w	lr, [sp, #8]
 8008056:	eb03 040e 	add.w	r4, r3, lr
 800805a:	f8cd c010 	str.w	ip, [sp, #16]
 800805e:	4675      	mov	r5, lr
				 b = font->p[index++];
 8008060:	6838      	ldr	r0, [r7, #0]
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008062:	9a00      	ldr	r2, [sp, #0]
 8008064:	462b      	mov	r3, r5
				 b = font->p[index++];
 8008066:	3501      	adds	r5, #1
 8008068:	f810 e003 	ldrb.w	lr, [r0, r3]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800806c:	f5ce 7380 	rsb	r3, lr, #256	@ 0x100
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008070:	fb0b fc03 	mul.w	ip, fp, r3
 8008074:	fb02 cc0e 	mla	ip, r2, lr, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008078:	9a01      	ldr	r2, [sp, #4]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 800807a:	fb0a f003 	mul.w	r0, sl, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800807e:	fb09 f303 	mul.w	r3, r9, r3
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008082:	fb06 000e 	mla	r0, r6, lr, r0
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008086:	fb02 330e 	mla	r3, r2, lr, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800808a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800808e:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008092:	f3c0 2007 	ubfx	r0, r0, #8, #8
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008096:	0a1b      	lsrs	r3, r3, #8
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008098:	ea40 000c 	orr.w	r0, r0, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800809c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 push_pixel(color);
 80080a0:	4318      	orrs	r0, r3
 80080a2:	47c0      	blx	r8
			  for( i=0;i<actual_char_width;i++ )
 80080a4:	42a5      	cmp	r5, r4
 80080a6:	d1db      	bne.n	8008060 <_UG_PutChar+0x368>
			  index += font->char_width - actual_char_width;
 80080a8:	68bb      	ldr	r3, [r7, #8]
		   for( j=0;j<font->char_height;j++ )
 80080aa:	f8dd e008 	ldr.w	lr, [sp, #8]
 80080ae:	f8dd c010 	ldr.w	ip, [sp, #16]
			  index += font->char_width - actual_char_width;
 80080b2:	449e      	add	lr, r3
		   for( j=0;j<font->char_height;j++ )
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f10c 0c01 	add.w	ip, ip, #1
 80080ba:	4563      	cmp	r3, ip
 80080bc:	463d      	mov	r5, r7
 80080be:	d8c5      	bhi.n	800804c <_UG_PutChar+0x354>
 80080c0:	e6ce      	b.n	8007e60 <_UG_PutChar+0x168>
   switch ( bt )
 80080c2:	2499      	movs	r4, #153	@ 0x99
 80080c4:	e659      	b.n	8007d7a <_UG_PutChar+0x82>
 80080c6:	2494      	movs	r4, #148	@ 0x94
 80080c8:	e657      	b.n	8007d7a <_UG_PutChar+0x82>
 80080ca:	bf00      	nop
 80080cc:	20001378 	.word	0x20001378

080080d0 <UG_PutString>:
{
 80080d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d4:	4680      	mov	r8, r0
   while ( *str != 0 )
 80080d6:	7810      	ldrb	r0, [r2, #0]
{
 80080d8:	b082      	sub	sp, #8
   while ( *str != 0 )
 80080da:	b380      	cbz	r0, 800813e <UG_PutString+0x6e>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 80080dc:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8008150 <UG_PutString+0x80>
 80080e0:	f8d9 4000 	ldr.w	r4, [r9]
 80080e4:	4615      	mov	r5, r2
 80080e6:	468a      	mov	sl, r1
   xp=x;
 80080e8:	4646      	mov	r6, r8
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 80080ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080ec:	4290      	cmp	r0, r2
 80080ee:	d322      	bcc.n	8008136 <UG_PutString+0x66>
 80080f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080f2:	4298      	cmp	r0, r3
 80080f4:	d81f      	bhi.n	8008136 <UG_PutString+0x66>
      if ( chr == '\n' )
 80080f6:	280a      	cmp	r0, #10
         xp = gui->x_dim;
 80080f8:	6861      	ldr	r1, [r4, #4]
      if ( chr == '\n' )
 80080fa:	d026      	beq.n	800814a <UG_PutString+0x7a>
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80080fc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80080fe:	b30b      	cbz	r3, 8008144 <UG_PutString+0x74>
 8008100:	1a82      	subs	r2, r0, r2
 8008102:	5c9f      	ldrb	r7, [r3, r2]
      if ( xp + cw > gui->x_dim - 1 )
 8008104:	19bb      	adds	r3, r7, r6
 8008106:	428b      	cmp	r3, r1
 8008108:	db05      	blt.n	8008116 <UG_PutString+0x46>
         yp += gui->font.char_height+gui->char_v_space;
 800810a:	f994 3061 	ldrsb.w	r3, [r4, #97]	@ 0x61
 800810e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8008110:	4413      	add	r3, r2
 8008112:	449a      	add	sl, r3
         xp = x;
 8008114:	4646      	mov	r6, r8
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8008116:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800811a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800811c:	9201      	str	r2, [sp, #4]
 800811e:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 8008120:	9400      	str	r4, [sp, #0]
 8008122:	4631      	mov	r1, r6
 8008124:	4652      	mov	r2, sl
 8008126:	f7ff fde7 	bl	8007cf8 <_UG_PutChar>
      xp += cw + gui->char_h_space;
 800812a:	f8d9 4000 	ldr.w	r4, [r9]
 800812e:	f994 3060 	ldrsb.w	r3, [r4, #96]	@ 0x60
 8008132:	443b      	add	r3, r7
 8008134:	441e      	add	r6, r3
   while ( *str != 0 )
 8008136:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 800813a:	2800      	cmp	r0, #0
 800813c:	d1d5      	bne.n	80080ea <UG_PutString+0x1a>
}
 800813e:	b002      	add	sp, #8
 8008140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8008144:	f894 704c 	ldrb.w	r7, [r4, #76]	@ 0x4c
 8008148:	e7dc      	b.n	8008104 <UG_PutString+0x34>
         xp = gui->x_dim;
 800814a:	460e      	mov	r6, r1
 800814c:	e7f3      	b.n	8008136 <UG_PutString+0x66>
 800814e:	bf00      	nop
 8008150:	20001378 	.word	0x20001378

08008154 <malloc>:
 8008154:	4b02      	ldr	r3, [pc, #8]	@ (8008160 <malloc+0xc>)
 8008156:	4601      	mov	r1, r0
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	f000 b82d 	b.w	80081b8 <_malloc_r>
 800815e:	bf00      	nop
 8008160:	20000068 	.word	0x20000068

08008164 <free>:
 8008164:	4b02      	ldr	r3, [pc, #8]	@ (8008170 <free+0xc>)
 8008166:	4601      	mov	r1, r0
 8008168:	6818      	ldr	r0, [r3, #0]
 800816a:	f000 bc47 	b.w	80089fc <_free_r>
 800816e:	bf00      	nop
 8008170:	20000068 	.word	0x20000068

08008174 <sbrk_aligned>:
 8008174:	b570      	push	{r4, r5, r6, lr}
 8008176:	4e0f      	ldr	r6, [pc, #60]	@ (80081b4 <sbrk_aligned+0x40>)
 8008178:	460c      	mov	r4, r1
 800817a:	6831      	ldr	r1, [r6, #0]
 800817c:	4605      	mov	r5, r0
 800817e:	b911      	cbnz	r1, 8008186 <sbrk_aligned+0x12>
 8008180:	f000 fbce 	bl	8008920 <_sbrk_r>
 8008184:	6030      	str	r0, [r6, #0]
 8008186:	4621      	mov	r1, r4
 8008188:	4628      	mov	r0, r5
 800818a:	f000 fbc9 	bl	8008920 <_sbrk_r>
 800818e:	1c43      	adds	r3, r0, #1
 8008190:	d103      	bne.n	800819a <sbrk_aligned+0x26>
 8008192:	f04f 34ff 	mov.w	r4, #4294967295
 8008196:	4620      	mov	r0, r4
 8008198:	bd70      	pop	{r4, r5, r6, pc}
 800819a:	1cc4      	adds	r4, r0, #3
 800819c:	f024 0403 	bic.w	r4, r4, #3
 80081a0:	42a0      	cmp	r0, r4
 80081a2:	d0f8      	beq.n	8008196 <sbrk_aligned+0x22>
 80081a4:	1a21      	subs	r1, r4, r0
 80081a6:	4628      	mov	r0, r5
 80081a8:	f000 fbba 	bl	8008920 <_sbrk_r>
 80081ac:	3001      	adds	r0, #1
 80081ae:	d1f2      	bne.n	8008196 <sbrk_aligned+0x22>
 80081b0:	e7ef      	b.n	8008192 <sbrk_aligned+0x1e>
 80081b2:	bf00      	nop
 80081b4:	2000137c 	.word	0x2000137c

080081b8 <_malloc_r>:
 80081b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081bc:	1ccd      	adds	r5, r1, #3
 80081be:	f025 0503 	bic.w	r5, r5, #3
 80081c2:	3508      	adds	r5, #8
 80081c4:	2d0c      	cmp	r5, #12
 80081c6:	bf38      	it	cc
 80081c8:	250c      	movcc	r5, #12
 80081ca:	2d00      	cmp	r5, #0
 80081cc:	4606      	mov	r6, r0
 80081ce:	db01      	blt.n	80081d4 <_malloc_r+0x1c>
 80081d0:	42a9      	cmp	r1, r5
 80081d2:	d904      	bls.n	80081de <_malloc_r+0x26>
 80081d4:	230c      	movs	r3, #12
 80081d6:	6033      	str	r3, [r6, #0]
 80081d8:	2000      	movs	r0, #0
 80081da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082b4 <_malloc_r+0xfc>
 80081e2:	f000 f869 	bl	80082b8 <__malloc_lock>
 80081e6:	f8d8 3000 	ldr.w	r3, [r8]
 80081ea:	461c      	mov	r4, r3
 80081ec:	bb44      	cbnz	r4, 8008240 <_malloc_r+0x88>
 80081ee:	4629      	mov	r1, r5
 80081f0:	4630      	mov	r0, r6
 80081f2:	f7ff ffbf 	bl	8008174 <sbrk_aligned>
 80081f6:	1c43      	adds	r3, r0, #1
 80081f8:	4604      	mov	r4, r0
 80081fa:	d158      	bne.n	80082ae <_malloc_r+0xf6>
 80081fc:	f8d8 4000 	ldr.w	r4, [r8]
 8008200:	4627      	mov	r7, r4
 8008202:	2f00      	cmp	r7, #0
 8008204:	d143      	bne.n	800828e <_malloc_r+0xd6>
 8008206:	2c00      	cmp	r4, #0
 8008208:	d04b      	beq.n	80082a2 <_malloc_r+0xea>
 800820a:	6823      	ldr	r3, [r4, #0]
 800820c:	4639      	mov	r1, r7
 800820e:	4630      	mov	r0, r6
 8008210:	eb04 0903 	add.w	r9, r4, r3
 8008214:	f000 fb84 	bl	8008920 <_sbrk_r>
 8008218:	4581      	cmp	r9, r0
 800821a:	d142      	bne.n	80082a2 <_malloc_r+0xea>
 800821c:	6821      	ldr	r1, [r4, #0]
 800821e:	1a6d      	subs	r5, r5, r1
 8008220:	4629      	mov	r1, r5
 8008222:	4630      	mov	r0, r6
 8008224:	f7ff ffa6 	bl	8008174 <sbrk_aligned>
 8008228:	3001      	adds	r0, #1
 800822a:	d03a      	beq.n	80082a2 <_malloc_r+0xea>
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	442b      	add	r3, r5
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	f8d8 3000 	ldr.w	r3, [r8]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	bb62      	cbnz	r2, 8008294 <_malloc_r+0xdc>
 800823a:	f8c8 7000 	str.w	r7, [r8]
 800823e:	e00f      	b.n	8008260 <_malloc_r+0xa8>
 8008240:	6822      	ldr	r2, [r4, #0]
 8008242:	1b52      	subs	r2, r2, r5
 8008244:	d420      	bmi.n	8008288 <_malloc_r+0xd0>
 8008246:	2a0b      	cmp	r2, #11
 8008248:	d917      	bls.n	800827a <_malloc_r+0xc2>
 800824a:	1961      	adds	r1, r4, r5
 800824c:	42a3      	cmp	r3, r4
 800824e:	6025      	str	r5, [r4, #0]
 8008250:	bf18      	it	ne
 8008252:	6059      	strne	r1, [r3, #4]
 8008254:	6863      	ldr	r3, [r4, #4]
 8008256:	bf08      	it	eq
 8008258:	f8c8 1000 	streq.w	r1, [r8]
 800825c:	5162      	str	r2, [r4, r5]
 800825e:	604b      	str	r3, [r1, #4]
 8008260:	4630      	mov	r0, r6
 8008262:	f000 f82f 	bl	80082c4 <__malloc_unlock>
 8008266:	f104 000b 	add.w	r0, r4, #11
 800826a:	1d23      	adds	r3, r4, #4
 800826c:	f020 0007 	bic.w	r0, r0, #7
 8008270:	1ac2      	subs	r2, r0, r3
 8008272:	bf1c      	itt	ne
 8008274:	1a1b      	subne	r3, r3, r0
 8008276:	50a3      	strne	r3, [r4, r2]
 8008278:	e7af      	b.n	80081da <_malloc_r+0x22>
 800827a:	6862      	ldr	r2, [r4, #4]
 800827c:	42a3      	cmp	r3, r4
 800827e:	bf0c      	ite	eq
 8008280:	f8c8 2000 	streq.w	r2, [r8]
 8008284:	605a      	strne	r2, [r3, #4]
 8008286:	e7eb      	b.n	8008260 <_malloc_r+0xa8>
 8008288:	4623      	mov	r3, r4
 800828a:	6864      	ldr	r4, [r4, #4]
 800828c:	e7ae      	b.n	80081ec <_malloc_r+0x34>
 800828e:	463c      	mov	r4, r7
 8008290:	687f      	ldr	r7, [r7, #4]
 8008292:	e7b6      	b.n	8008202 <_malloc_r+0x4a>
 8008294:	461a      	mov	r2, r3
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	42a3      	cmp	r3, r4
 800829a:	d1fb      	bne.n	8008294 <_malloc_r+0xdc>
 800829c:	2300      	movs	r3, #0
 800829e:	6053      	str	r3, [r2, #4]
 80082a0:	e7de      	b.n	8008260 <_malloc_r+0xa8>
 80082a2:	230c      	movs	r3, #12
 80082a4:	6033      	str	r3, [r6, #0]
 80082a6:	4630      	mov	r0, r6
 80082a8:	f000 f80c 	bl	80082c4 <__malloc_unlock>
 80082ac:	e794      	b.n	80081d8 <_malloc_r+0x20>
 80082ae:	6005      	str	r5, [r0, #0]
 80082b0:	e7d6      	b.n	8008260 <_malloc_r+0xa8>
 80082b2:	bf00      	nop
 80082b4:	20001380 	.word	0x20001380

080082b8 <__malloc_lock>:
 80082b8:	4801      	ldr	r0, [pc, #4]	@ (80082c0 <__malloc_lock+0x8>)
 80082ba:	f000 bb7e 	b.w	80089ba <__retarget_lock_acquire_recursive>
 80082be:	bf00      	nop
 80082c0:	200014c4 	.word	0x200014c4

080082c4 <__malloc_unlock>:
 80082c4:	4801      	ldr	r0, [pc, #4]	@ (80082cc <__malloc_unlock+0x8>)
 80082c6:	f000 bb79 	b.w	80089bc <__retarget_lock_release_recursive>
 80082ca:	bf00      	nop
 80082cc:	200014c4 	.word	0x200014c4

080082d0 <srand>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	4b10      	ldr	r3, [pc, #64]	@ (8008314 <srand+0x44>)
 80082d4:	681d      	ldr	r5, [r3, #0]
 80082d6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80082d8:	4604      	mov	r4, r0
 80082da:	b9b3      	cbnz	r3, 800830a <srand+0x3a>
 80082dc:	2018      	movs	r0, #24
 80082de:	f7ff ff39 	bl	8008154 <malloc>
 80082e2:	4602      	mov	r2, r0
 80082e4:	6328      	str	r0, [r5, #48]	@ 0x30
 80082e6:	b920      	cbnz	r0, 80082f2 <srand+0x22>
 80082e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008318 <srand+0x48>)
 80082ea:	480c      	ldr	r0, [pc, #48]	@ (800831c <srand+0x4c>)
 80082ec:	2146      	movs	r1, #70	@ 0x46
 80082ee:	f000 fb67 	bl	80089c0 <__assert_func>
 80082f2:	490b      	ldr	r1, [pc, #44]	@ (8008320 <srand+0x50>)
 80082f4:	4b0b      	ldr	r3, [pc, #44]	@ (8008324 <srand+0x54>)
 80082f6:	e9c0 1300 	strd	r1, r3, [r0]
 80082fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008328 <srand+0x58>)
 80082fc:	6083      	str	r3, [r0, #8]
 80082fe:	230b      	movs	r3, #11
 8008300:	8183      	strh	r3, [r0, #12]
 8008302:	2100      	movs	r1, #0
 8008304:	2001      	movs	r0, #1
 8008306:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800830a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800830c:	2200      	movs	r2, #0
 800830e:	611c      	str	r4, [r3, #16]
 8008310:	615a      	str	r2, [r3, #20]
 8008312:	bd38      	pop	{r3, r4, r5, pc}
 8008314:	20000068 	.word	0x20000068
 8008318:	0805ab34 	.word	0x0805ab34
 800831c:	0805ab4b 	.word	0x0805ab4b
 8008320:	abcd330e 	.word	0xabcd330e
 8008324:	e66d1234 	.word	0xe66d1234
 8008328:	0005deec 	.word	0x0005deec

0800832c <rand>:
 800832c:	4b16      	ldr	r3, [pc, #88]	@ (8008388 <rand+0x5c>)
 800832e:	b510      	push	{r4, lr}
 8008330:	681c      	ldr	r4, [r3, #0]
 8008332:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008334:	b9b3      	cbnz	r3, 8008364 <rand+0x38>
 8008336:	2018      	movs	r0, #24
 8008338:	f7ff ff0c 	bl	8008154 <malloc>
 800833c:	4602      	mov	r2, r0
 800833e:	6320      	str	r0, [r4, #48]	@ 0x30
 8008340:	b920      	cbnz	r0, 800834c <rand+0x20>
 8008342:	4b12      	ldr	r3, [pc, #72]	@ (800838c <rand+0x60>)
 8008344:	4812      	ldr	r0, [pc, #72]	@ (8008390 <rand+0x64>)
 8008346:	2152      	movs	r1, #82	@ 0x52
 8008348:	f000 fb3a 	bl	80089c0 <__assert_func>
 800834c:	4911      	ldr	r1, [pc, #68]	@ (8008394 <rand+0x68>)
 800834e:	4b12      	ldr	r3, [pc, #72]	@ (8008398 <rand+0x6c>)
 8008350:	e9c0 1300 	strd	r1, r3, [r0]
 8008354:	4b11      	ldr	r3, [pc, #68]	@ (800839c <rand+0x70>)
 8008356:	6083      	str	r3, [r0, #8]
 8008358:	230b      	movs	r3, #11
 800835a:	8183      	strh	r3, [r0, #12]
 800835c:	2100      	movs	r1, #0
 800835e:	2001      	movs	r0, #1
 8008360:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008364:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008366:	480e      	ldr	r0, [pc, #56]	@ (80083a0 <rand+0x74>)
 8008368:	690b      	ldr	r3, [r1, #16]
 800836a:	694c      	ldr	r4, [r1, #20]
 800836c:	4a0d      	ldr	r2, [pc, #52]	@ (80083a4 <rand+0x78>)
 800836e:	4358      	muls	r0, r3
 8008370:	fb02 0004 	mla	r0, r2, r4, r0
 8008374:	fba3 3202 	umull	r3, r2, r3, r2
 8008378:	3301      	adds	r3, #1
 800837a:	eb40 0002 	adc.w	r0, r0, r2
 800837e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008382:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008386:	bd10      	pop	{r4, pc}
 8008388:	20000068 	.word	0x20000068
 800838c:	0805ab34 	.word	0x0805ab34
 8008390:	0805ab4b 	.word	0x0805ab4b
 8008394:	abcd330e 	.word	0xabcd330e
 8008398:	e66d1234 	.word	0xe66d1234
 800839c:	0005deec 	.word	0x0005deec
 80083a0:	5851f42d 	.word	0x5851f42d
 80083a4:	4c957f2d 	.word	0x4c957f2d

080083a8 <std>:
 80083a8:	2300      	movs	r3, #0
 80083aa:	b510      	push	{r4, lr}
 80083ac:	4604      	mov	r4, r0
 80083ae:	e9c0 3300 	strd	r3, r3, [r0]
 80083b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083b6:	6083      	str	r3, [r0, #8]
 80083b8:	8181      	strh	r1, [r0, #12]
 80083ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80083bc:	81c2      	strh	r2, [r0, #14]
 80083be:	6183      	str	r3, [r0, #24]
 80083c0:	4619      	mov	r1, r3
 80083c2:	2208      	movs	r2, #8
 80083c4:	305c      	adds	r0, #92	@ 0x5c
 80083c6:	f000 fa6f 	bl	80088a8 <memset>
 80083ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008400 <std+0x58>)
 80083cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80083ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008404 <std+0x5c>)
 80083d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80083d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008408 <std+0x60>)
 80083d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80083d6:	4b0d      	ldr	r3, [pc, #52]	@ (800840c <std+0x64>)
 80083d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80083da:	4b0d      	ldr	r3, [pc, #52]	@ (8008410 <std+0x68>)
 80083dc:	6224      	str	r4, [r4, #32]
 80083de:	429c      	cmp	r4, r3
 80083e0:	d006      	beq.n	80083f0 <std+0x48>
 80083e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80083e6:	4294      	cmp	r4, r2
 80083e8:	d002      	beq.n	80083f0 <std+0x48>
 80083ea:	33d0      	adds	r3, #208	@ 0xd0
 80083ec:	429c      	cmp	r4, r3
 80083ee:	d105      	bne.n	80083fc <std+0x54>
 80083f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80083f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083f8:	f000 bade 	b.w	80089b8 <__retarget_lock_init_recursive>
 80083fc:	bd10      	pop	{r4, pc}
 80083fe:	bf00      	nop
 8008400:	080086f9 	.word	0x080086f9
 8008404:	0800871b 	.word	0x0800871b
 8008408:	08008753 	.word	0x08008753
 800840c:	08008777 	.word	0x08008777
 8008410:	20001384 	.word	0x20001384

08008414 <stdio_exit_handler>:
 8008414:	4a02      	ldr	r2, [pc, #8]	@ (8008420 <stdio_exit_handler+0xc>)
 8008416:	4903      	ldr	r1, [pc, #12]	@ (8008424 <stdio_exit_handler+0x10>)
 8008418:	4803      	ldr	r0, [pc, #12]	@ (8008428 <stdio_exit_handler+0x14>)
 800841a:	f000 b869 	b.w	80084f0 <_fwalk_sglue>
 800841e:	bf00      	nop
 8008420:	2000005c 	.word	0x2000005c
 8008424:	080093e9 	.word	0x080093e9
 8008428:	2000006c 	.word	0x2000006c

0800842c <cleanup_stdio>:
 800842c:	6841      	ldr	r1, [r0, #4]
 800842e:	4b0c      	ldr	r3, [pc, #48]	@ (8008460 <cleanup_stdio+0x34>)
 8008430:	4299      	cmp	r1, r3
 8008432:	b510      	push	{r4, lr}
 8008434:	4604      	mov	r4, r0
 8008436:	d001      	beq.n	800843c <cleanup_stdio+0x10>
 8008438:	f000 ffd6 	bl	80093e8 <_fflush_r>
 800843c:	68a1      	ldr	r1, [r4, #8]
 800843e:	4b09      	ldr	r3, [pc, #36]	@ (8008464 <cleanup_stdio+0x38>)
 8008440:	4299      	cmp	r1, r3
 8008442:	d002      	beq.n	800844a <cleanup_stdio+0x1e>
 8008444:	4620      	mov	r0, r4
 8008446:	f000 ffcf 	bl	80093e8 <_fflush_r>
 800844a:	68e1      	ldr	r1, [r4, #12]
 800844c:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <cleanup_stdio+0x3c>)
 800844e:	4299      	cmp	r1, r3
 8008450:	d004      	beq.n	800845c <cleanup_stdio+0x30>
 8008452:	4620      	mov	r0, r4
 8008454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008458:	f000 bfc6 	b.w	80093e8 <_fflush_r>
 800845c:	bd10      	pop	{r4, pc}
 800845e:	bf00      	nop
 8008460:	20001384 	.word	0x20001384
 8008464:	200013ec 	.word	0x200013ec
 8008468:	20001454 	.word	0x20001454

0800846c <global_stdio_init.part.0>:
 800846c:	b510      	push	{r4, lr}
 800846e:	4b0b      	ldr	r3, [pc, #44]	@ (800849c <global_stdio_init.part.0+0x30>)
 8008470:	4c0b      	ldr	r4, [pc, #44]	@ (80084a0 <global_stdio_init.part.0+0x34>)
 8008472:	4a0c      	ldr	r2, [pc, #48]	@ (80084a4 <global_stdio_init.part.0+0x38>)
 8008474:	601a      	str	r2, [r3, #0]
 8008476:	4620      	mov	r0, r4
 8008478:	2200      	movs	r2, #0
 800847a:	2104      	movs	r1, #4
 800847c:	f7ff ff94 	bl	80083a8 <std>
 8008480:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008484:	2201      	movs	r2, #1
 8008486:	2109      	movs	r1, #9
 8008488:	f7ff ff8e 	bl	80083a8 <std>
 800848c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008490:	2202      	movs	r2, #2
 8008492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008496:	2112      	movs	r1, #18
 8008498:	f7ff bf86 	b.w	80083a8 <std>
 800849c:	200014bc 	.word	0x200014bc
 80084a0:	20001384 	.word	0x20001384
 80084a4:	08008415 	.word	0x08008415

080084a8 <__sfp_lock_acquire>:
 80084a8:	4801      	ldr	r0, [pc, #4]	@ (80084b0 <__sfp_lock_acquire+0x8>)
 80084aa:	f000 ba86 	b.w	80089ba <__retarget_lock_acquire_recursive>
 80084ae:	bf00      	nop
 80084b0:	200014c5 	.word	0x200014c5

080084b4 <__sfp_lock_release>:
 80084b4:	4801      	ldr	r0, [pc, #4]	@ (80084bc <__sfp_lock_release+0x8>)
 80084b6:	f000 ba81 	b.w	80089bc <__retarget_lock_release_recursive>
 80084ba:	bf00      	nop
 80084bc:	200014c5 	.word	0x200014c5

080084c0 <__sinit>:
 80084c0:	b510      	push	{r4, lr}
 80084c2:	4604      	mov	r4, r0
 80084c4:	f7ff fff0 	bl	80084a8 <__sfp_lock_acquire>
 80084c8:	6a23      	ldr	r3, [r4, #32]
 80084ca:	b11b      	cbz	r3, 80084d4 <__sinit+0x14>
 80084cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084d0:	f7ff bff0 	b.w	80084b4 <__sfp_lock_release>
 80084d4:	4b04      	ldr	r3, [pc, #16]	@ (80084e8 <__sinit+0x28>)
 80084d6:	6223      	str	r3, [r4, #32]
 80084d8:	4b04      	ldr	r3, [pc, #16]	@ (80084ec <__sinit+0x2c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1f5      	bne.n	80084cc <__sinit+0xc>
 80084e0:	f7ff ffc4 	bl	800846c <global_stdio_init.part.0>
 80084e4:	e7f2      	b.n	80084cc <__sinit+0xc>
 80084e6:	bf00      	nop
 80084e8:	0800842d 	.word	0x0800842d
 80084ec:	200014bc 	.word	0x200014bc

080084f0 <_fwalk_sglue>:
 80084f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f4:	4607      	mov	r7, r0
 80084f6:	4688      	mov	r8, r1
 80084f8:	4614      	mov	r4, r2
 80084fa:	2600      	movs	r6, #0
 80084fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008500:	f1b9 0901 	subs.w	r9, r9, #1
 8008504:	d505      	bpl.n	8008512 <_fwalk_sglue+0x22>
 8008506:	6824      	ldr	r4, [r4, #0]
 8008508:	2c00      	cmp	r4, #0
 800850a:	d1f7      	bne.n	80084fc <_fwalk_sglue+0xc>
 800850c:	4630      	mov	r0, r6
 800850e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008512:	89ab      	ldrh	r3, [r5, #12]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d907      	bls.n	8008528 <_fwalk_sglue+0x38>
 8008518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800851c:	3301      	adds	r3, #1
 800851e:	d003      	beq.n	8008528 <_fwalk_sglue+0x38>
 8008520:	4629      	mov	r1, r5
 8008522:	4638      	mov	r0, r7
 8008524:	47c0      	blx	r8
 8008526:	4306      	orrs	r6, r0
 8008528:	3568      	adds	r5, #104	@ 0x68
 800852a:	e7e9      	b.n	8008500 <_fwalk_sglue+0x10>

0800852c <iprintf>:
 800852c:	b40f      	push	{r0, r1, r2, r3}
 800852e:	b507      	push	{r0, r1, r2, lr}
 8008530:	4906      	ldr	r1, [pc, #24]	@ (800854c <iprintf+0x20>)
 8008532:	ab04      	add	r3, sp, #16
 8008534:	6808      	ldr	r0, [r1, #0]
 8008536:	f853 2b04 	ldr.w	r2, [r3], #4
 800853a:	6881      	ldr	r1, [r0, #8]
 800853c:	9301      	str	r3, [sp, #4]
 800853e:	f000 fc29 	bl	8008d94 <_vfiprintf_r>
 8008542:	b003      	add	sp, #12
 8008544:	f85d eb04 	ldr.w	lr, [sp], #4
 8008548:	b004      	add	sp, #16
 800854a:	4770      	bx	lr
 800854c:	20000068 	.word	0x20000068

08008550 <setvbuf>:
 8008550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008554:	461d      	mov	r5, r3
 8008556:	4b57      	ldr	r3, [pc, #348]	@ (80086b4 <setvbuf+0x164>)
 8008558:	681f      	ldr	r7, [r3, #0]
 800855a:	4604      	mov	r4, r0
 800855c:	460e      	mov	r6, r1
 800855e:	4690      	mov	r8, r2
 8008560:	b127      	cbz	r7, 800856c <setvbuf+0x1c>
 8008562:	6a3b      	ldr	r3, [r7, #32]
 8008564:	b913      	cbnz	r3, 800856c <setvbuf+0x1c>
 8008566:	4638      	mov	r0, r7
 8008568:	f7ff ffaa 	bl	80084c0 <__sinit>
 800856c:	f1b8 0f02 	cmp.w	r8, #2
 8008570:	d006      	beq.n	8008580 <setvbuf+0x30>
 8008572:	f1b8 0f01 	cmp.w	r8, #1
 8008576:	f200 809a 	bhi.w	80086ae <setvbuf+0x15e>
 800857a:	2d00      	cmp	r5, #0
 800857c:	f2c0 8097 	blt.w	80086ae <setvbuf+0x15e>
 8008580:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008582:	07d9      	lsls	r1, r3, #31
 8008584:	d405      	bmi.n	8008592 <setvbuf+0x42>
 8008586:	89a3      	ldrh	r3, [r4, #12]
 8008588:	059a      	lsls	r2, r3, #22
 800858a:	d402      	bmi.n	8008592 <setvbuf+0x42>
 800858c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800858e:	f000 fa14 	bl	80089ba <__retarget_lock_acquire_recursive>
 8008592:	4621      	mov	r1, r4
 8008594:	4638      	mov	r0, r7
 8008596:	f000 ff27 	bl	80093e8 <_fflush_r>
 800859a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800859c:	b141      	cbz	r1, 80085b0 <setvbuf+0x60>
 800859e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085a2:	4299      	cmp	r1, r3
 80085a4:	d002      	beq.n	80085ac <setvbuf+0x5c>
 80085a6:	4638      	mov	r0, r7
 80085a8:	f000 fa28 	bl	80089fc <_free_r>
 80085ac:	2300      	movs	r3, #0
 80085ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80085b0:	2300      	movs	r3, #0
 80085b2:	61a3      	str	r3, [r4, #24]
 80085b4:	6063      	str	r3, [r4, #4]
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	061b      	lsls	r3, r3, #24
 80085ba:	d503      	bpl.n	80085c4 <setvbuf+0x74>
 80085bc:	6921      	ldr	r1, [r4, #16]
 80085be:	4638      	mov	r0, r7
 80085c0:	f000 fa1c 	bl	80089fc <_free_r>
 80085c4:	89a3      	ldrh	r3, [r4, #12]
 80085c6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80085ca:	f023 0303 	bic.w	r3, r3, #3
 80085ce:	f1b8 0f02 	cmp.w	r8, #2
 80085d2:	81a3      	strh	r3, [r4, #12]
 80085d4:	d061      	beq.n	800869a <setvbuf+0x14a>
 80085d6:	ab01      	add	r3, sp, #4
 80085d8:	466a      	mov	r2, sp
 80085da:	4621      	mov	r1, r4
 80085dc:	4638      	mov	r0, r7
 80085de:	f000 ff3d 	bl	800945c <__swhatbuf_r>
 80085e2:	89a3      	ldrh	r3, [r4, #12]
 80085e4:	4318      	orrs	r0, r3
 80085e6:	81a0      	strh	r0, [r4, #12]
 80085e8:	bb2d      	cbnz	r5, 8008636 <setvbuf+0xe6>
 80085ea:	9d00      	ldr	r5, [sp, #0]
 80085ec:	4628      	mov	r0, r5
 80085ee:	f7ff fdb1 	bl	8008154 <malloc>
 80085f2:	4606      	mov	r6, r0
 80085f4:	2800      	cmp	r0, #0
 80085f6:	d152      	bne.n	800869e <setvbuf+0x14e>
 80085f8:	f8dd 9000 	ldr.w	r9, [sp]
 80085fc:	45a9      	cmp	r9, r5
 80085fe:	d140      	bne.n	8008682 <setvbuf+0x132>
 8008600:	f04f 35ff 	mov.w	r5, #4294967295
 8008604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008608:	f043 0202 	orr.w	r2, r3, #2
 800860c:	81a2      	strh	r2, [r4, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	60a2      	str	r2, [r4, #8]
 8008612:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8008616:	6022      	str	r2, [r4, #0]
 8008618:	6122      	str	r2, [r4, #16]
 800861a:	2201      	movs	r2, #1
 800861c:	6162      	str	r2, [r4, #20]
 800861e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008620:	07d6      	lsls	r6, r2, #31
 8008622:	d404      	bmi.n	800862e <setvbuf+0xde>
 8008624:	0598      	lsls	r0, r3, #22
 8008626:	d402      	bmi.n	800862e <setvbuf+0xde>
 8008628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800862a:	f000 f9c7 	bl	80089bc <__retarget_lock_release_recursive>
 800862e:	4628      	mov	r0, r5
 8008630:	b003      	add	sp, #12
 8008632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008636:	2e00      	cmp	r6, #0
 8008638:	d0d8      	beq.n	80085ec <setvbuf+0x9c>
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	b913      	cbnz	r3, 8008644 <setvbuf+0xf4>
 800863e:	4638      	mov	r0, r7
 8008640:	f7ff ff3e 	bl	80084c0 <__sinit>
 8008644:	f1b8 0f01 	cmp.w	r8, #1
 8008648:	bf08      	it	eq
 800864a:	89a3      	ldrheq	r3, [r4, #12]
 800864c:	6026      	str	r6, [r4, #0]
 800864e:	bf04      	itt	eq
 8008650:	f043 0301 	orreq.w	r3, r3, #1
 8008654:	81a3      	strheq	r3, [r4, #12]
 8008656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800865a:	f013 0208 	ands.w	r2, r3, #8
 800865e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008662:	d01e      	beq.n	80086a2 <setvbuf+0x152>
 8008664:	07d9      	lsls	r1, r3, #31
 8008666:	bf41      	itttt	mi
 8008668:	2200      	movmi	r2, #0
 800866a:	426d      	negmi	r5, r5
 800866c:	60a2      	strmi	r2, [r4, #8]
 800866e:	61a5      	strmi	r5, [r4, #24]
 8008670:	bf58      	it	pl
 8008672:	60a5      	strpl	r5, [r4, #8]
 8008674:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008676:	07d2      	lsls	r2, r2, #31
 8008678:	d401      	bmi.n	800867e <setvbuf+0x12e>
 800867a:	059b      	lsls	r3, r3, #22
 800867c:	d513      	bpl.n	80086a6 <setvbuf+0x156>
 800867e:	2500      	movs	r5, #0
 8008680:	e7d5      	b.n	800862e <setvbuf+0xde>
 8008682:	4648      	mov	r0, r9
 8008684:	f7ff fd66 	bl	8008154 <malloc>
 8008688:	4606      	mov	r6, r0
 800868a:	2800      	cmp	r0, #0
 800868c:	d0b8      	beq.n	8008600 <setvbuf+0xb0>
 800868e:	89a3      	ldrh	r3, [r4, #12]
 8008690:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008694:	81a3      	strh	r3, [r4, #12]
 8008696:	464d      	mov	r5, r9
 8008698:	e7cf      	b.n	800863a <setvbuf+0xea>
 800869a:	2500      	movs	r5, #0
 800869c:	e7b2      	b.n	8008604 <setvbuf+0xb4>
 800869e:	46a9      	mov	r9, r5
 80086a0:	e7f5      	b.n	800868e <setvbuf+0x13e>
 80086a2:	60a2      	str	r2, [r4, #8]
 80086a4:	e7e6      	b.n	8008674 <setvbuf+0x124>
 80086a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086a8:	f000 f988 	bl	80089bc <__retarget_lock_release_recursive>
 80086ac:	e7e7      	b.n	800867e <setvbuf+0x12e>
 80086ae:	f04f 35ff 	mov.w	r5, #4294967295
 80086b2:	e7bc      	b.n	800862e <setvbuf+0xde>
 80086b4:	20000068 	.word	0x20000068

080086b8 <siprintf>:
 80086b8:	b40e      	push	{r1, r2, r3}
 80086ba:	b500      	push	{lr}
 80086bc:	b09c      	sub	sp, #112	@ 0x70
 80086be:	ab1d      	add	r3, sp, #116	@ 0x74
 80086c0:	9002      	str	r0, [sp, #8]
 80086c2:	9006      	str	r0, [sp, #24]
 80086c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80086c8:	4809      	ldr	r0, [pc, #36]	@ (80086f0 <siprintf+0x38>)
 80086ca:	9107      	str	r1, [sp, #28]
 80086cc:	9104      	str	r1, [sp, #16]
 80086ce:	4909      	ldr	r1, [pc, #36]	@ (80086f4 <siprintf+0x3c>)
 80086d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d4:	9105      	str	r1, [sp, #20]
 80086d6:	6800      	ldr	r0, [r0, #0]
 80086d8:	9301      	str	r3, [sp, #4]
 80086da:	a902      	add	r1, sp, #8
 80086dc:	f000 fa34 	bl	8008b48 <_svfiprintf_r>
 80086e0:	9b02      	ldr	r3, [sp, #8]
 80086e2:	2200      	movs	r2, #0
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	b01c      	add	sp, #112	@ 0x70
 80086e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80086ec:	b003      	add	sp, #12
 80086ee:	4770      	bx	lr
 80086f0:	20000068 	.word	0x20000068
 80086f4:	ffff0208 	.word	0xffff0208

080086f8 <__sread>:
 80086f8:	b510      	push	{r4, lr}
 80086fa:	460c      	mov	r4, r1
 80086fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008700:	f000 f8fc 	bl	80088fc <_read_r>
 8008704:	2800      	cmp	r0, #0
 8008706:	bfab      	itete	ge
 8008708:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800870a:	89a3      	ldrhlt	r3, [r4, #12]
 800870c:	181b      	addge	r3, r3, r0
 800870e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008712:	bfac      	ite	ge
 8008714:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008716:	81a3      	strhlt	r3, [r4, #12]
 8008718:	bd10      	pop	{r4, pc}

0800871a <__swrite>:
 800871a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800871e:	461f      	mov	r7, r3
 8008720:	898b      	ldrh	r3, [r1, #12]
 8008722:	05db      	lsls	r3, r3, #23
 8008724:	4605      	mov	r5, r0
 8008726:	460c      	mov	r4, r1
 8008728:	4616      	mov	r6, r2
 800872a:	d505      	bpl.n	8008738 <__swrite+0x1e>
 800872c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008730:	2302      	movs	r3, #2
 8008732:	2200      	movs	r2, #0
 8008734:	f000 f8d0 	bl	80088d8 <_lseek_r>
 8008738:	89a3      	ldrh	r3, [r4, #12]
 800873a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800873e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008742:	81a3      	strh	r3, [r4, #12]
 8008744:	4632      	mov	r2, r6
 8008746:	463b      	mov	r3, r7
 8008748:	4628      	mov	r0, r5
 800874a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800874e:	f000 b8f7 	b.w	8008940 <_write_r>

08008752 <__sseek>:
 8008752:	b510      	push	{r4, lr}
 8008754:	460c      	mov	r4, r1
 8008756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800875a:	f000 f8bd 	bl	80088d8 <_lseek_r>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	89a3      	ldrh	r3, [r4, #12]
 8008762:	bf15      	itete	ne
 8008764:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008766:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800876a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800876e:	81a3      	strheq	r3, [r4, #12]
 8008770:	bf18      	it	ne
 8008772:	81a3      	strhne	r3, [r4, #12]
 8008774:	bd10      	pop	{r4, pc}

08008776 <__sclose>:
 8008776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877a:	f000 b89d 	b.w	80088b8 <_close_r>

0800877e <__swbuf_r>:
 800877e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008780:	460e      	mov	r6, r1
 8008782:	4614      	mov	r4, r2
 8008784:	4605      	mov	r5, r0
 8008786:	b118      	cbz	r0, 8008790 <__swbuf_r+0x12>
 8008788:	6a03      	ldr	r3, [r0, #32]
 800878a:	b90b      	cbnz	r3, 8008790 <__swbuf_r+0x12>
 800878c:	f7ff fe98 	bl	80084c0 <__sinit>
 8008790:	69a3      	ldr	r3, [r4, #24]
 8008792:	60a3      	str	r3, [r4, #8]
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	071a      	lsls	r2, r3, #28
 8008798:	d501      	bpl.n	800879e <__swbuf_r+0x20>
 800879a:	6923      	ldr	r3, [r4, #16]
 800879c:	b943      	cbnz	r3, 80087b0 <__swbuf_r+0x32>
 800879e:	4621      	mov	r1, r4
 80087a0:	4628      	mov	r0, r5
 80087a2:	f000 f82b 	bl	80087fc <__swsetup_r>
 80087a6:	b118      	cbz	r0, 80087b0 <__swbuf_r+0x32>
 80087a8:	f04f 37ff 	mov.w	r7, #4294967295
 80087ac:	4638      	mov	r0, r7
 80087ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087b0:	6823      	ldr	r3, [r4, #0]
 80087b2:	6922      	ldr	r2, [r4, #16]
 80087b4:	1a98      	subs	r0, r3, r2
 80087b6:	6963      	ldr	r3, [r4, #20]
 80087b8:	b2f6      	uxtb	r6, r6
 80087ba:	4283      	cmp	r3, r0
 80087bc:	4637      	mov	r7, r6
 80087be:	dc05      	bgt.n	80087cc <__swbuf_r+0x4e>
 80087c0:	4621      	mov	r1, r4
 80087c2:	4628      	mov	r0, r5
 80087c4:	f000 fe10 	bl	80093e8 <_fflush_r>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d1ed      	bne.n	80087a8 <__swbuf_r+0x2a>
 80087cc:	68a3      	ldr	r3, [r4, #8]
 80087ce:	3b01      	subs	r3, #1
 80087d0:	60a3      	str	r3, [r4, #8]
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	1c5a      	adds	r2, r3, #1
 80087d6:	6022      	str	r2, [r4, #0]
 80087d8:	701e      	strb	r6, [r3, #0]
 80087da:	6962      	ldr	r2, [r4, #20]
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	429a      	cmp	r2, r3
 80087e0:	d004      	beq.n	80087ec <__swbuf_r+0x6e>
 80087e2:	89a3      	ldrh	r3, [r4, #12]
 80087e4:	07db      	lsls	r3, r3, #31
 80087e6:	d5e1      	bpl.n	80087ac <__swbuf_r+0x2e>
 80087e8:	2e0a      	cmp	r6, #10
 80087ea:	d1df      	bne.n	80087ac <__swbuf_r+0x2e>
 80087ec:	4621      	mov	r1, r4
 80087ee:	4628      	mov	r0, r5
 80087f0:	f000 fdfa 	bl	80093e8 <_fflush_r>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	d0d9      	beq.n	80087ac <__swbuf_r+0x2e>
 80087f8:	e7d6      	b.n	80087a8 <__swbuf_r+0x2a>
	...

080087fc <__swsetup_r>:
 80087fc:	b538      	push	{r3, r4, r5, lr}
 80087fe:	4b29      	ldr	r3, [pc, #164]	@ (80088a4 <__swsetup_r+0xa8>)
 8008800:	4605      	mov	r5, r0
 8008802:	6818      	ldr	r0, [r3, #0]
 8008804:	460c      	mov	r4, r1
 8008806:	b118      	cbz	r0, 8008810 <__swsetup_r+0x14>
 8008808:	6a03      	ldr	r3, [r0, #32]
 800880a:	b90b      	cbnz	r3, 8008810 <__swsetup_r+0x14>
 800880c:	f7ff fe58 	bl	80084c0 <__sinit>
 8008810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008814:	0719      	lsls	r1, r3, #28
 8008816:	d422      	bmi.n	800885e <__swsetup_r+0x62>
 8008818:	06da      	lsls	r2, r3, #27
 800881a:	d407      	bmi.n	800882c <__swsetup_r+0x30>
 800881c:	2209      	movs	r2, #9
 800881e:	602a      	str	r2, [r5, #0]
 8008820:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008824:	81a3      	strh	r3, [r4, #12]
 8008826:	f04f 30ff 	mov.w	r0, #4294967295
 800882a:	e033      	b.n	8008894 <__swsetup_r+0x98>
 800882c:	0758      	lsls	r0, r3, #29
 800882e:	d512      	bpl.n	8008856 <__swsetup_r+0x5a>
 8008830:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008832:	b141      	cbz	r1, 8008846 <__swsetup_r+0x4a>
 8008834:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008838:	4299      	cmp	r1, r3
 800883a:	d002      	beq.n	8008842 <__swsetup_r+0x46>
 800883c:	4628      	mov	r0, r5
 800883e:	f000 f8dd 	bl	80089fc <_free_r>
 8008842:	2300      	movs	r3, #0
 8008844:	6363      	str	r3, [r4, #52]	@ 0x34
 8008846:	89a3      	ldrh	r3, [r4, #12]
 8008848:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800884c:	81a3      	strh	r3, [r4, #12]
 800884e:	2300      	movs	r3, #0
 8008850:	6063      	str	r3, [r4, #4]
 8008852:	6923      	ldr	r3, [r4, #16]
 8008854:	6023      	str	r3, [r4, #0]
 8008856:	89a3      	ldrh	r3, [r4, #12]
 8008858:	f043 0308 	orr.w	r3, r3, #8
 800885c:	81a3      	strh	r3, [r4, #12]
 800885e:	6923      	ldr	r3, [r4, #16]
 8008860:	b94b      	cbnz	r3, 8008876 <__swsetup_r+0x7a>
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800886c:	d003      	beq.n	8008876 <__swsetup_r+0x7a>
 800886e:	4621      	mov	r1, r4
 8008870:	4628      	mov	r0, r5
 8008872:	f000 fe19 	bl	80094a8 <__smakebuf_r>
 8008876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800887a:	f013 0201 	ands.w	r2, r3, #1
 800887e:	d00a      	beq.n	8008896 <__swsetup_r+0x9a>
 8008880:	2200      	movs	r2, #0
 8008882:	60a2      	str	r2, [r4, #8]
 8008884:	6962      	ldr	r2, [r4, #20]
 8008886:	4252      	negs	r2, r2
 8008888:	61a2      	str	r2, [r4, #24]
 800888a:	6922      	ldr	r2, [r4, #16]
 800888c:	b942      	cbnz	r2, 80088a0 <__swsetup_r+0xa4>
 800888e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008892:	d1c5      	bne.n	8008820 <__swsetup_r+0x24>
 8008894:	bd38      	pop	{r3, r4, r5, pc}
 8008896:	0799      	lsls	r1, r3, #30
 8008898:	bf58      	it	pl
 800889a:	6962      	ldrpl	r2, [r4, #20]
 800889c:	60a2      	str	r2, [r4, #8]
 800889e:	e7f4      	b.n	800888a <__swsetup_r+0x8e>
 80088a0:	2000      	movs	r0, #0
 80088a2:	e7f7      	b.n	8008894 <__swsetup_r+0x98>
 80088a4:	20000068 	.word	0x20000068

080088a8 <memset>:
 80088a8:	4402      	add	r2, r0
 80088aa:	4603      	mov	r3, r0
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d100      	bne.n	80088b2 <memset+0xa>
 80088b0:	4770      	bx	lr
 80088b2:	f803 1b01 	strb.w	r1, [r3], #1
 80088b6:	e7f9      	b.n	80088ac <memset+0x4>

080088b8 <_close_r>:
 80088b8:	b538      	push	{r3, r4, r5, lr}
 80088ba:	4d06      	ldr	r5, [pc, #24]	@ (80088d4 <_close_r+0x1c>)
 80088bc:	2300      	movs	r3, #0
 80088be:	4604      	mov	r4, r0
 80088c0:	4608      	mov	r0, r1
 80088c2:	602b      	str	r3, [r5, #0]
 80088c4:	f7fb f876 	bl	80039b4 <_close>
 80088c8:	1c43      	adds	r3, r0, #1
 80088ca:	d102      	bne.n	80088d2 <_close_r+0x1a>
 80088cc:	682b      	ldr	r3, [r5, #0]
 80088ce:	b103      	cbz	r3, 80088d2 <_close_r+0x1a>
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	bd38      	pop	{r3, r4, r5, pc}
 80088d4:	200014c0 	.word	0x200014c0

080088d8 <_lseek_r>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	4d07      	ldr	r5, [pc, #28]	@ (80088f8 <_lseek_r+0x20>)
 80088dc:	4604      	mov	r4, r0
 80088de:	4608      	mov	r0, r1
 80088e0:	4611      	mov	r1, r2
 80088e2:	2200      	movs	r2, #0
 80088e4:	602a      	str	r2, [r5, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	f7fb f870 	bl	80039cc <_lseek>
 80088ec:	1c43      	adds	r3, r0, #1
 80088ee:	d102      	bne.n	80088f6 <_lseek_r+0x1e>
 80088f0:	682b      	ldr	r3, [r5, #0]
 80088f2:	b103      	cbz	r3, 80088f6 <_lseek_r+0x1e>
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	bd38      	pop	{r3, r4, r5, pc}
 80088f8:	200014c0 	.word	0x200014c0

080088fc <_read_r>:
 80088fc:	b538      	push	{r3, r4, r5, lr}
 80088fe:	4d07      	ldr	r5, [pc, #28]	@ (800891c <_read_r+0x20>)
 8008900:	4604      	mov	r4, r0
 8008902:	4608      	mov	r0, r1
 8008904:	4611      	mov	r1, r2
 8008906:	2200      	movs	r2, #0
 8008908:	602a      	str	r2, [r5, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	f7fb f844 	bl	8003998 <_read>
 8008910:	1c43      	adds	r3, r0, #1
 8008912:	d102      	bne.n	800891a <_read_r+0x1e>
 8008914:	682b      	ldr	r3, [r5, #0]
 8008916:	b103      	cbz	r3, 800891a <_read_r+0x1e>
 8008918:	6023      	str	r3, [r4, #0]
 800891a:	bd38      	pop	{r3, r4, r5, pc}
 800891c:	200014c0 	.word	0x200014c0

08008920 <_sbrk_r>:
 8008920:	b538      	push	{r3, r4, r5, lr}
 8008922:	4d06      	ldr	r5, [pc, #24]	@ (800893c <_sbrk_r+0x1c>)
 8008924:	2300      	movs	r3, #0
 8008926:	4604      	mov	r4, r0
 8008928:	4608      	mov	r0, r1
 800892a:	602b      	str	r3, [r5, #0]
 800892c:	f7fb f850 	bl	80039d0 <_sbrk>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	d102      	bne.n	800893a <_sbrk_r+0x1a>
 8008934:	682b      	ldr	r3, [r5, #0]
 8008936:	b103      	cbz	r3, 800893a <_sbrk_r+0x1a>
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	bd38      	pop	{r3, r4, r5, pc}
 800893c:	200014c0 	.word	0x200014c0

08008940 <_write_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d07      	ldr	r5, [pc, #28]	@ (8008960 <_write_r+0x20>)
 8008944:	4604      	mov	r4, r0
 8008946:	4608      	mov	r0, r1
 8008948:	4611      	mov	r1, r2
 800894a:	2200      	movs	r2, #0
 800894c:	602a      	str	r2, [r5, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	f7fe fdc2 	bl	80074d8 <_write>
 8008954:	1c43      	adds	r3, r0, #1
 8008956:	d102      	bne.n	800895e <_write_r+0x1e>
 8008958:	682b      	ldr	r3, [r5, #0]
 800895a:	b103      	cbz	r3, 800895e <_write_r+0x1e>
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	bd38      	pop	{r3, r4, r5, pc}
 8008960:	200014c0 	.word	0x200014c0

08008964 <__errno>:
 8008964:	4b01      	ldr	r3, [pc, #4]	@ (800896c <__errno+0x8>)
 8008966:	6818      	ldr	r0, [r3, #0]
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	20000068 	.word	0x20000068

08008970 <__libc_init_array>:
 8008970:	b570      	push	{r4, r5, r6, lr}
 8008972:	4d0d      	ldr	r5, [pc, #52]	@ (80089a8 <__libc_init_array+0x38>)
 8008974:	4c0d      	ldr	r4, [pc, #52]	@ (80089ac <__libc_init_array+0x3c>)
 8008976:	1b64      	subs	r4, r4, r5
 8008978:	10a4      	asrs	r4, r4, #2
 800897a:	2600      	movs	r6, #0
 800897c:	42a6      	cmp	r6, r4
 800897e:	d109      	bne.n	8008994 <__libc_init_array+0x24>
 8008980:	4d0b      	ldr	r5, [pc, #44]	@ (80089b0 <__libc_init_array+0x40>)
 8008982:	4c0c      	ldr	r4, [pc, #48]	@ (80089b4 <__libc_init_array+0x44>)
 8008984:	f000 fe98 	bl	80096b8 <_init>
 8008988:	1b64      	subs	r4, r4, r5
 800898a:	10a4      	asrs	r4, r4, #2
 800898c:	2600      	movs	r6, #0
 800898e:	42a6      	cmp	r6, r4
 8008990:	d105      	bne.n	800899e <__libc_init_array+0x2e>
 8008992:	bd70      	pop	{r4, r5, r6, pc}
 8008994:	f855 3b04 	ldr.w	r3, [r5], #4
 8008998:	4798      	blx	r3
 800899a:	3601      	adds	r6, #1
 800899c:	e7ee      	b.n	800897c <__libc_init_array+0xc>
 800899e:	f855 3b04 	ldr.w	r3, [r5], #4
 80089a2:	4798      	blx	r3
 80089a4:	3601      	adds	r6, #1
 80089a6:	e7f2      	b.n	800898e <__libc_init_array+0x1e>
 80089a8:	0805ac1c 	.word	0x0805ac1c
 80089ac:	0805ac1c 	.word	0x0805ac1c
 80089b0:	0805ac1c 	.word	0x0805ac1c
 80089b4:	0805ac20 	.word	0x0805ac20

080089b8 <__retarget_lock_init_recursive>:
 80089b8:	4770      	bx	lr

080089ba <__retarget_lock_acquire_recursive>:
 80089ba:	4770      	bx	lr

080089bc <__retarget_lock_release_recursive>:
 80089bc:	4770      	bx	lr
	...

080089c0 <__assert_func>:
 80089c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089c2:	4614      	mov	r4, r2
 80089c4:	461a      	mov	r2, r3
 80089c6:	4b09      	ldr	r3, [pc, #36]	@ (80089ec <__assert_func+0x2c>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4605      	mov	r5, r0
 80089cc:	68d8      	ldr	r0, [r3, #12]
 80089ce:	b954      	cbnz	r4, 80089e6 <__assert_func+0x26>
 80089d0:	4b07      	ldr	r3, [pc, #28]	@ (80089f0 <__assert_func+0x30>)
 80089d2:	461c      	mov	r4, r3
 80089d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089d8:	9100      	str	r1, [sp, #0]
 80089da:	462b      	mov	r3, r5
 80089dc:	4905      	ldr	r1, [pc, #20]	@ (80089f4 <__assert_func+0x34>)
 80089de:	f000 fd2b 	bl	8009438 <fiprintf>
 80089e2:	f000 fde7 	bl	80095b4 <abort>
 80089e6:	4b04      	ldr	r3, [pc, #16]	@ (80089f8 <__assert_func+0x38>)
 80089e8:	e7f4      	b.n	80089d4 <__assert_func+0x14>
 80089ea:	bf00      	nop
 80089ec:	20000068 	.word	0x20000068
 80089f0:	0805abde 	.word	0x0805abde
 80089f4:	0805abb0 	.word	0x0805abb0
 80089f8:	0805aba3 	.word	0x0805aba3

080089fc <_free_r>:
 80089fc:	b538      	push	{r3, r4, r5, lr}
 80089fe:	4605      	mov	r5, r0
 8008a00:	2900      	cmp	r1, #0
 8008a02:	d041      	beq.n	8008a88 <_free_r+0x8c>
 8008a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a08:	1f0c      	subs	r4, r1, #4
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	bfb8      	it	lt
 8008a0e:	18e4      	addlt	r4, r4, r3
 8008a10:	f7ff fc52 	bl	80082b8 <__malloc_lock>
 8008a14:	4a1d      	ldr	r2, [pc, #116]	@ (8008a8c <_free_r+0x90>)
 8008a16:	6813      	ldr	r3, [r2, #0]
 8008a18:	b933      	cbnz	r3, 8008a28 <_free_r+0x2c>
 8008a1a:	6063      	str	r3, [r4, #4]
 8008a1c:	6014      	str	r4, [r2, #0]
 8008a1e:	4628      	mov	r0, r5
 8008a20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a24:	f7ff bc4e 	b.w	80082c4 <__malloc_unlock>
 8008a28:	42a3      	cmp	r3, r4
 8008a2a:	d908      	bls.n	8008a3e <_free_r+0x42>
 8008a2c:	6820      	ldr	r0, [r4, #0]
 8008a2e:	1821      	adds	r1, r4, r0
 8008a30:	428b      	cmp	r3, r1
 8008a32:	bf01      	itttt	eq
 8008a34:	6819      	ldreq	r1, [r3, #0]
 8008a36:	685b      	ldreq	r3, [r3, #4]
 8008a38:	1809      	addeq	r1, r1, r0
 8008a3a:	6021      	streq	r1, [r4, #0]
 8008a3c:	e7ed      	b.n	8008a1a <_free_r+0x1e>
 8008a3e:	461a      	mov	r2, r3
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	b10b      	cbz	r3, 8008a48 <_free_r+0x4c>
 8008a44:	42a3      	cmp	r3, r4
 8008a46:	d9fa      	bls.n	8008a3e <_free_r+0x42>
 8008a48:	6811      	ldr	r1, [r2, #0]
 8008a4a:	1850      	adds	r0, r2, r1
 8008a4c:	42a0      	cmp	r0, r4
 8008a4e:	d10b      	bne.n	8008a68 <_free_r+0x6c>
 8008a50:	6820      	ldr	r0, [r4, #0]
 8008a52:	4401      	add	r1, r0
 8008a54:	1850      	adds	r0, r2, r1
 8008a56:	4283      	cmp	r3, r0
 8008a58:	6011      	str	r1, [r2, #0]
 8008a5a:	d1e0      	bne.n	8008a1e <_free_r+0x22>
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	6053      	str	r3, [r2, #4]
 8008a62:	4408      	add	r0, r1
 8008a64:	6010      	str	r0, [r2, #0]
 8008a66:	e7da      	b.n	8008a1e <_free_r+0x22>
 8008a68:	d902      	bls.n	8008a70 <_free_r+0x74>
 8008a6a:	230c      	movs	r3, #12
 8008a6c:	602b      	str	r3, [r5, #0]
 8008a6e:	e7d6      	b.n	8008a1e <_free_r+0x22>
 8008a70:	6820      	ldr	r0, [r4, #0]
 8008a72:	1821      	adds	r1, r4, r0
 8008a74:	428b      	cmp	r3, r1
 8008a76:	bf04      	itt	eq
 8008a78:	6819      	ldreq	r1, [r3, #0]
 8008a7a:	685b      	ldreq	r3, [r3, #4]
 8008a7c:	6063      	str	r3, [r4, #4]
 8008a7e:	bf04      	itt	eq
 8008a80:	1809      	addeq	r1, r1, r0
 8008a82:	6021      	streq	r1, [r4, #0]
 8008a84:	6054      	str	r4, [r2, #4]
 8008a86:	e7ca      	b.n	8008a1e <_free_r+0x22>
 8008a88:	bd38      	pop	{r3, r4, r5, pc}
 8008a8a:	bf00      	nop
 8008a8c:	20001380 	.word	0x20001380

08008a90 <__ssputs_r>:
 8008a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a94:	688e      	ldr	r6, [r1, #8]
 8008a96:	461f      	mov	r7, r3
 8008a98:	42be      	cmp	r6, r7
 8008a9a:	680b      	ldr	r3, [r1, #0]
 8008a9c:	4682      	mov	sl, r0
 8008a9e:	460c      	mov	r4, r1
 8008aa0:	4690      	mov	r8, r2
 8008aa2:	d82d      	bhi.n	8008b00 <__ssputs_r+0x70>
 8008aa4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008aa8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008aac:	d026      	beq.n	8008afc <__ssputs_r+0x6c>
 8008aae:	6965      	ldr	r5, [r4, #20]
 8008ab0:	6909      	ldr	r1, [r1, #16]
 8008ab2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ab6:	eba3 0901 	sub.w	r9, r3, r1
 8008aba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008abe:	1c7b      	adds	r3, r7, #1
 8008ac0:	444b      	add	r3, r9
 8008ac2:	106d      	asrs	r5, r5, #1
 8008ac4:	429d      	cmp	r5, r3
 8008ac6:	bf38      	it	cc
 8008ac8:	461d      	movcc	r5, r3
 8008aca:	0553      	lsls	r3, r2, #21
 8008acc:	d527      	bpl.n	8008b1e <__ssputs_r+0x8e>
 8008ace:	4629      	mov	r1, r5
 8008ad0:	f7ff fb72 	bl	80081b8 <_malloc_r>
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	b360      	cbz	r0, 8008b32 <__ssputs_r+0xa2>
 8008ad8:	6921      	ldr	r1, [r4, #16]
 8008ada:	464a      	mov	r2, r9
 8008adc:	f000 fd5c 	bl	8009598 <memcpy>
 8008ae0:	89a3      	ldrh	r3, [r4, #12]
 8008ae2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	6126      	str	r6, [r4, #16]
 8008aee:	6165      	str	r5, [r4, #20]
 8008af0:	444e      	add	r6, r9
 8008af2:	eba5 0509 	sub.w	r5, r5, r9
 8008af6:	6026      	str	r6, [r4, #0]
 8008af8:	60a5      	str	r5, [r4, #8]
 8008afa:	463e      	mov	r6, r7
 8008afc:	42be      	cmp	r6, r7
 8008afe:	d900      	bls.n	8008b02 <__ssputs_r+0x72>
 8008b00:	463e      	mov	r6, r7
 8008b02:	6820      	ldr	r0, [r4, #0]
 8008b04:	4632      	mov	r2, r6
 8008b06:	4641      	mov	r1, r8
 8008b08:	f000 fd0a 	bl	8009520 <memmove>
 8008b0c:	68a3      	ldr	r3, [r4, #8]
 8008b0e:	1b9b      	subs	r3, r3, r6
 8008b10:	60a3      	str	r3, [r4, #8]
 8008b12:	6823      	ldr	r3, [r4, #0]
 8008b14:	4433      	add	r3, r6
 8008b16:	6023      	str	r3, [r4, #0]
 8008b18:	2000      	movs	r0, #0
 8008b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1e:	462a      	mov	r2, r5
 8008b20:	f000 fd4f 	bl	80095c2 <_realloc_r>
 8008b24:	4606      	mov	r6, r0
 8008b26:	2800      	cmp	r0, #0
 8008b28:	d1e0      	bne.n	8008aec <__ssputs_r+0x5c>
 8008b2a:	6921      	ldr	r1, [r4, #16]
 8008b2c:	4650      	mov	r0, sl
 8008b2e:	f7ff ff65 	bl	80089fc <_free_r>
 8008b32:	230c      	movs	r3, #12
 8008b34:	f8ca 3000 	str.w	r3, [sl]
 8008b38:	89a3      	ldrh	r3, [r4, #12]
 8008b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b3e:	81a3      	strh	r3, [r4, #12]
 8008b40:	f04f 30ff 	mov.w	r0, #4294967295
 8008b44:	e7e9      	b.n	8008b1a <__ssputs_r+0x8a>
	...

08008b48 <_svfiprintf_r>:
 8008b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4c:	4698      	mov	r8, r3
 8008b4e:	898b      	ldrh	r3, [r1, #12]
 8008b50:	061b      	lsls	r3, r3, #24
 8008b52:	b09d      	sub	sp, #116	@ 0x74
 8008b54:	4607      	mov	r7, r0
 8008b56:	460d      	mov	r5, r1
 8008b58:	4614      	mov	r4, r2
 8008b5a:	d510      	bpl.n	8008b7e <_svfiprintf_r+0x36>
 8008b5c:	690b      	ldr	r3, [r1, #16]
 8008b5e:	b973      	cbnz	r3, 8008b7e <_svfiprintf_r+0x36>
 8008b60:	2140      	movs	r1, #64	@ 0x40
 8008b62:	f7ff fb29 	bl	80081b8 <_malloc_r>
 8008b66:	6028      	str	r0, [r5, #0]
 8008b68:	6128      	str	r0, [r5, #16]
 8008b6a:	b930      	cbnz	r0, 8008b7a <_svfiprintf_r+0x32>
 8008b6c:	230c      	movs	r3, #12
 8008b6e:	603b      	str	r3, [r7, #0]
 8008b70:	f04f 30ff 	mov.w	r0, #4294967295
 8008b74:	b01d      	add	sp, #116	@ 0x74
 8008b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b7a:	2340      	movs	r3, #64	@ 0x40
 8008b7c:	616b      	str	r3, [r5, #20]
 8008b7e:	2300      	movs	r3, #0
 8008b80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b82:	2320      	movs	r3, #32
 8008b84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b88:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b8c:	2330      	movs	r3, #48	@ 0x30
 8008b8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008d2c <_svfiprintf_r+0x1e4>
 8008b92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b96:	f04f 0901 	mov.w	r9, #1
 8008b9a:	4623      	mov	r3, r4
 8008b9c:	469a      	mov	sl, r3
 8008b9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ba2:	b10a      	cbz	r2, 8008ba8 <_svfiprintf_r+0x60>
 8008ba4:	2a25      	cmp	r2, #37	@ 0x25
 8008ba6:	d1f9      	bne.n	8008b9c <_svfiprintf_r+0x54>
 8008ba8:	ebba 0b04 	subs.w	fp, sl, r4
 8008bac:	d00b      	beq.n	8008bc6 <_svfiprintf_r+0x7e>
 8008bae:	465b      	mov	r3, fp
 8008bb0:	4622      	mov	r2, r4
 8008bb2:	4629      	mov	r1, r5
 8008bb4:	4638      	mov	r0, r7
 8008bb6:	f7ff ff6b 	bl	8008a90 <__ssputs_r>
 8008bba:	3001      	adds	r0, #1
 8008bbc:	f000 80a7 	beq.w	8008d0e <_svfiprintf_r+0x1c6>
 8008bc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bc2:	445a      	add	r2, fp
 8008bc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bc6:	f89a 3000 	ldrb.w	r3, [sl]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f000 809f 	beq.w	8008d0e <_svfiprintf_r+0x1c6>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bda:	f10a 0a01 	add.w	sl, sl, #1
 8008bde:	9304      	str	r3, [sp, #16]
 8008be0:	9307      	str	r3, [sp, #28]
 8008be2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008be6:	931a      	str	r3, [sp, #104]	@ 0x68
 8008be8:	4654      	mov	r4, sl
 8008bea:	2205      	movs	r2, #5
 8008bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf0:	484e      	ldr	r0, [pc, #312]	@ (8008d2c <_svfiprintf_r+0x1e4>)
 8008bf2:	f7f7 fb15 	bl	8000220 <memchr>
 8008bf6:	9a04      	ldr	r2, [sp, #16]
 8008bf8:	b9d8      	cbnz	r0, 8008c32 <_svfiprintf_r+0xea>
 8008bfa:	06d0      	lsls	r0, r2, #27
 8008bfc:	bf44      	itt	mi
 8008bfe:	2320      	movmi	r3, #32
 8008c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c04:	0711      	lsls	r1, r2, #28
 8008c06:	bf44      	itt	mi
 8008c08:	232b      	movmi	r3, #43	@ 0x2b
 8008c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c0e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c12:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c14:	d015      	beq.n	8008c42 <_svfiprintf_r+0xfa>
 8008c16:	9a07      	ldr	r2, [sp, #28]
 8008c18:	4654      	mov	r4, sl
 8008c1a:	2000      	movs	r0, #0
 8008c1c:	f04f 0c0a 	mov.w	ip, #10
 8008c20:	4621      	mov	r1, r4
 8008c22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c26:	3b30      	subs	r3, #48	@ 0x30
 8008c28:	2b09      	cmp	r3, #9
 8008c2a:	d94b      	bls.n	8008cc4 <_svfiprintf_r+0x17c>
 8008c2c:	b1b0      	cbz	r0, 8008c5c <_svfiprintf_r+0x114>
 8008c2e:	9207      	str	r2, [sp, #28]
 8008c30:	e014      	b.n	8008c5c <_svfiprintf_r+0x114>
 8008c32:	eba0 0308 	sub.w	r3, r0, r8
 8008c36:	fa09 f303 	lsl.w	r3, r9, r3
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	46a2      	mov	sl, r4
 8008c40:	e7d2      	b.n	8008be8 <_svfiprintf_r+0xa0>
 8008c42:	9b03      	ldr	r3, [sp, #12]
 8008c44:	1d19      	adds	r1, r3, #4
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	9103      	str	r1, [sp, #12]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	bfbb      	ittet	lt
 8008c4e:	425b      	neglt	r3, r3
 8008c50:	f042 0202 	orrlt.w	r2, r2, #2
 8008c54:	9307      	strge	r3, [sp, #28]
 8008c56:	9307      	strlt	r3, [sp, #28]
 8008c58:	bfb8      	it	lt
 8008c5a:	9204      	strlt	r2, [sp, #16]
 8008c5c:	7823      	ldrb	r3, [r4, #0]
 8008c5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c60:	d10a      	bne.n	8008c78 <_svfiprintf_r+0x130>
 8008c62:	7863      	ldrb	r3, [r4, #1]
 8008c64:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c66:	d132      	bne.n	8008cce <_svfiprintf_r+0x186>
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	1d1a      	adds	r2, r3, #4
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	9203      	str	r2, [sp, #12]
 8008c70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c74:	3402      	adds	r4, #2
 8008c76:	9305      	str	r3, [sp, #20]
 8008c78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008d3c <_svfiprintf_r+0x1f4>
 8008c7c:	7821      	ldrb	r1, [r4, #0]
 8008c7e:	2203      	movs	r2, #3
 8008c80:	4650      	mov	r0, sl
 8008c82:	f7f7 facd 	bl	8000220 <memchr>
 8008c86:	b138      	cbz	r0, 8008c98 <_svfiprintf_r+0x150>
 8008c88:	9b04      	ldr	r3, [sp, #16]
 8008c8a:	eba0 000a 	sub.w	r0, r0, sl
 8008c8e:	2240      	movs	r2, #64	@ 0x40
 8008c90:	4082      	lsls	r2, r0
 8008c92:	4313      	orrs	r3, r2
 8008c94:	3401      	adds	r4, #1
 8008c96:	9304      	str	r3, [sp, #16]
 8008c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c9c:	4824      	ldr	r0, [pc, #144]	@ (8008d30 <_svfiprintf_r+0x1e8>)
 8008c9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ca2:	2206      	movs	r2, #6
 8008ca4:	f7f7 fabc 	bl	8000220 <memchr>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d036      	beq.n	8008d1a <_svfiprintf_r+0x1d2>
 8008cac:	4b21      	ldr	r3, [pc, #132]	@ (8008d34 <_svfiprintf_r+0x1ec>)
 8008cae:	bb1b      	cbnz	r3, 8008cf8 <_svfiprintf_r+0x1b0>
 8008cb0:	9b03      	ldr	r3, [sp, #12]
 8008cb2:	3307      	adds	r3, #7
 8008cb4:	f023 0307 	bic.w	r3, r3, #7
 8008cb8:	3308      	adds	r3, #8
 8008cba:	9303      	str	r3, [sp, #12]
 8008cbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cbe:	4433      	add	r3, r6
 8008cc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cc2:	e76a      	b.n	8008b9a <_svfiprintf_r+0x52>
 8008cc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cc8:	460c      	mov	r4, r1
 8008cca:	2001      	movs	r0, #1
 8008ccc:	e7a8      	b.n	8008c20 <_svfiprintf_r+0xd8>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	3401      	adds	r4, #1
 8008cd2:	9305      	str	r3, [sp, #20]
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	f04f 0c0a 	mov.w	ip, #10
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ce0:	3a30      	subs	r2, #48	@ 0x30
 8008ce2:	2a09      	cmp	r2, #9
 8008ce4:	d903      	bls.n	8008cee <_svfiprintf_r+0x1a6>
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0c6      	beq.n	8008c78 <_svfiprintf_r+0x130>
 8008cea:	9105      	str	r1, [sp, #20]
 8008cec:	e7c4      	b.n	8008c78 <_svfiprintf_r+0x130>
 8008cee:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e7f0      	b.n	8008cda <_svfiprintf_r+0x192>
 8008cf8:	ab03      	add	r3, sp, #12
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	462a      	mov	r2, r5
 8008cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8008d38 <_svfiprintf_r+0x1f0>)
 8008d00:	a904      	add	r1, sp, #16
 8008d02:	4638      	mov	r0, r7
 8008d04:	f3af 8000 	nop.w
 8008d08:	1c42      	adds	r2, r0, #1
 8008d0a:	4606      	mov	r6, r0
 8008d0c:	d1d6      	bne.n	8008cbc <_svfiprintf_r+0x174>
 8008d0e:	89ab      	ldrh	r3, [r5, #12]
 8008d10:	065b      	lsls	r3, r3, #25
 8008d12:	f53f af2d 	bmi.w	8008b70 <_svfiprintf_r+0x28>
 8008d16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d18:	e72c      	b.n	8008b74 <_svfiprintf_r+0x2c>
 8008d1a:	ab03      	add	r3, sp, #12
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	462a      	mov	r2, r5
 8008d20:	4b05      	ldr	r3, [pc, #20]	@ (8008d38 <_svfiprintf_r+0x1f0>)
 8008d22:	a904      	add	r1, sp, #16
 8008d24:	4638      	mov	r0, r7
 8008d26:	f000 f9bb 	bl	80090a0 <_printf_i>
 8008d2a:	e7ed      	b.n	8008d08 <_svfiprintf_r+0x1c0>
 8008d2c:	0805abdf 	.word	0x0805abdf
 8008d30:	0805abe9 	.word	0x0805abe9
 8008d34:	00000000 	.word	0x00000000
 8008d38:	08008a91 	.word	0x08008a91
 8008d3c:	0805abe5 	.word	0x0805abe5

08008d40 <__sfputc_r>:
 8008d40:	6893      	ldr	r3, [r2, #8]
 8008d42:	3b01      	subs	r3, #1
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	b410      	push	{r4}
 8008d48:	6093      	str	r3, [r2, #8]
 8008d4a:	da08      	bge.n	8008d5e <__sfputc_r+0x1e>
 8008d4c:	6994      	ldr	r4, [r2, #24]
 8008d4e:	42a3      	cmp	r3, r4
 8008d50:	db01      	blt.n	8008d56 <__sfputc_r+0x16>
 8008d52:	290a      	cmp	r1, #10
 8008d54:	d103      	bne.n	8008d5e <__sfputc_r+0x1e>
 8008d56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d5a:	f7ff bd10 	b.w	800877e <__swbuf_r>
 8008d5e:	6813      	ldr	r3, [r2, #0]
 8008d60:	1c58      	adds	r0, r3, #1
 8008d62:	6010      	str	r0, [r2, #0]
 8008d64:	7019      	strb	r1, [r3, #0]
 8008d66:	4608      	mov	r0, r1
 8008d68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <__sfputs_r>:
 8008d6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d70:	4606      	mov	r6, r0
 8008d72:	460f      	mov	r7, r1
 8008d74:	4614      	mov	r4, r2
 8008d76:	18d5      	adds	r5, r2, r3
 8008d78:	42ac      	cmp	r4, r5
 8008d7a:	d101      	bne.n	8008d80 <__sfputs_r+0x12>
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	e007      	b.n	8008d90 <__sfputs_r+0x22>
 8008d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d84:	463a      	mov	r2, r7
 8008d86:	4630      	mov	r0, r6
 8008d88:	f7ff ffda 	bl	8008d40 <__sfputc_r>
 8008d8c:	1c43      	adds	r3, r0, #1
 8008d8e:	d1f3      	bne.n	8008d78 <__sfputs_r+0xa>
 8008d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d94 <_vfiprintf_r>:
 8008d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d98:	460d      	mov	r5, r1
 8008d9a:	b09d      	sub	sp, #116	@ 0x74
 8008d9c:	4614      	mov	r4, r2
 8008d9e:	4698      	mov	r8, r3
 8008da0:	4606      	mov	r6, r0
 8008da2:	b118      	cbz	r0, 8008dac <_vfiprintf_r+0x18>
 8008da4:	6a03      	ldr	r3, [r0, #32]
 8008da6:	b90b      	cbnz	r3, 8008dac <_vfiprintf_r+0x18>
 8008da8:	f7ff fb8a 	bl	80084c0 <__sinit>
 8008dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dae:	07d9      	lsls	r1, r3, #31
 8008db0:	d405      	bmi.n	8008dbe <_vfiprintf_r+0x2a>
 8008db2:	89ab      	ldrh	r3, [r5, #12]
 8008db4:	059a      	lsls	r2, r3, #22
 8008db6:	d402      	bmi.n	8008dbe <_vfiprintf_r+0x2a>
 8008db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dba:	f7ff fdfe 	bl	80089ba <__retarget_lock_acquire_recursive>
 8008dbe:	89ab      	ldrh	r3, [r5, #12]
 8008dc0:	071b      	lsls	r3, r3, #28
 8008dc2:	d501      	bpl.n	8008dc8 <_vfiprintf_r+0x34>
 8008dc4:	692b      	ldr	r3, [r5, #16]
 8008dc6:	b99b      	cbnz	r3, 8008df0 <_vfiprintf_r+0x5c>
 8008dc8:	4629      	mov	r1, r5
 8008dca:	4630      	mov	r0, r6
 8008dcc:	f7ff fd16 	bl	80087fc <__swsetup_r>
 8008dd0:	b170      	cbz	r0, 8008df0 <_vfiprintf_r+0x5c>
 8008dd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dd4:	07dc      	lsls	r4, r3, #31
 8008dd6:	d504      	bpl.n	8008de2 <_vfiprintf_r+0x4e>
 8008dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ddc:	b01d      	add	sp, #116	@ 0x74
 8008dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de2:	89ab      	ldrh	r3, [r5, #12]
 8008de4:	0598      	lsls	r0, r3, #22
 8008de6:	d4f7      	bmi.n	8008dd8 <_vfiprintf_r+0x44>
 8008de8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dea:	f7ff fde7 	bl	80089bc <__retarget_lock_release_recursive>
 8008dee:	e7f3      	b.n	8008dd8 <_vfiprintf_r+0x44>
 8008df0:	2300      	movs	r3, #0
 8008df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df4:	2320      	movs	r3, #32
 8008df6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008dfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dfe:	2330      	movs	r3, #48	@ 0x30
 8008e00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008fb0 <_vfiprintf_r+0x21c>
 8008e04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e08:	f04f 0901 	mov.w	r9, #1
 8008e0c:	4623      	mov	r3, r4
 8008e0e:	469a      	mov	sl, r3
 8008e10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e14:	b10a      	cbz	r2, 8008e1a <_vfiprintf_r+0x86>
 8008e16:	2a25      	cmp	r2, #37	@ 0x25
 8008e18:	d1f9      	bne.n	8008e0e <_vfiprintf_r+0x7a>
 8008e1a:	ebba 0b04 	subs.w	fp, sl, r4
 8008e1e:	d00b      	beq.n	8008e38 <_vfiprintf_r+0xa4>
 8008e20:	465b      	mov	r3, fp
 8008e22:	4622      	mov	r2, r4
 8008e24:	4629      	mov	r1, r5
 8008e26:	4630      	mov	r0, r6
 8008e28:	f7ff ffa1 	bl	8008d6e <__sfputs_r>
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	f000 80a7 	beq.w	8008f80 <_vfiprintf_r+0x1ec>
 8008e32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e34:	445a      	add	r2, fp
 8008e36:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e38:	f89a 3000 	ldrb.w	r3, [sl]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f000 809f 	beq.w	8008f80 <_vfiprintf_r+0x1ec>
 8008e42:	2300      	movs	r3, #0
 8008e44:	f04f 32ff 	mov.w	r2, #4294967295
 8008e48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e4c:	f10a 0a01 	add.w	sl, sl, #1
 8008e50:	9304      	str	r3, [sp, #16]
 8008e52:	9307      	str	r3, [sp, #28]
 8008e54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e58:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e5a:	4654      	mov	r4, sl
 8008e5c:	2205      	movs	r2, #5
 8008e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e62:	4853      	ldr	r0, [pc, #332]	@ (8008fb0 <_vfiprintf_r+0x21c>)
 8008e64:	f7f7 f9dc 	bl	8000220 <memchr>
 8008e68:	9a04      	ldr	r2, [sp, #16]
 8008e6a:	b9d8      	cbnz	r0, 8008ea4 <_vfiprintf_r+0x110>
 8008e6c:	06d1      	lsls	r1, r2, #27
 8008e6e:	bf44      	itt	mi
 8008e70:	2320      	movmi	r3, #32
 8008e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e76:	0713      	lsls	r3, r2, #28
 8008e78:	bf44      	itt	mi
 8008e7a:	232b      	movmi	r3, #43	@ 0x2b
 8008e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e80:	f89a 3000 	ldrb.w	r3, [sl]
 8008e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e86:	d015      	beq.n	8008eb4 <_vfiprintf_r+0x120>
 8008e88:	9a07      	ldr	r2, [sp, #28]
 8008e8a:	4654      	mov	r4, sl
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	f04f 0c0a 	mov.w	ip, #10
 8008e92:	4621      	mov	r1, r4
 8008e94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e98:	3b30      	subs	r3, #48	@ 0x30
 8008e9a:	2b09      	cmp	r3, #9
 8008e9c:	d94b      	bls.n	8008f36 <_vfiprintf_r+0x1a2>
 8008e9e:	b1b0      	cbz	r0, 8008ece <_vfiprintf_r+0x13a>
 8008ea0:	9207      	str	r2, [sp, #28]
 8008ea2:	e014      	b.n	8008ece <_vfiprintf_r+0x13a>
 8008ea4:	eba0 0308 	sub.w	r3, r0, r8
 8008ea8:	fa09 f303 	lsl.w	r3, r9, r3
 8008eac:	4313      	orrs	r3, r2
 8008eae:	9304      	str	r3, [sp, #16]
 8008eb0:	46a2      	mov	sl, r4
 8008eb2:	e7d2      	b.n	8008e5a <_vfiprintf_r+0xc6>
 8008eb4:	9b03      	ldr	r3, [sp, #12]
 8008eb6:	1d19      	adds	r1, r3, #4
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	9103      	str	r1, [sp, #12]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	bfbb      	ittet	lt
 8008ec0:	425b      	neglt	r3, r3
 8008ec2:	f042 0202 	orrlt.w	r2, r2, #2
 8008ec6:	9307      	strge	r3, [sp, #28]
 8008ec8:	9307      	strlt	r3, [sp, #28]
 8008eca:	bfb8      	it	lt
 8008ecc:	9204      	strlt	r2, [sp, #16]
 8008ece:	7823      	ldrb	r3, [r4, #0]
 8008ed0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ed2:	d10a      	bne.n	8008eea <_vfiprintf_r+0x156>
 8008ed4:	7863      	ldrb	r3, [r4, #1]
 8008ed6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed8:	d132      	bne.n	8008f40 <_vfiprintf_r+0x1ac>
 8008eda:	9b03      	ldr	r3, [sp, #12]
 8008edc:	1d1a      	adds	r2, r3, #4
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	9203      	str	r2, [sp, #12]
 8008ee2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ee6:	3402      	adds	r4, #2
 8008ee8:	9305      	str	r3, [sp, #20]
 8008eea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008fc0 <_vfiprintf_r+0x22c>
 8008eee:	7821      	ldrb	r1, [r4, #0]
 8008ef0:	2203      	movs	r2, #3
 8008ef2:	4650      	mov	r0, sl
 8008ef4:	f7f7 f994 	bl	8000220 <memchr>
 8008ef8:	b138      	cbz	r0, 8008f0a <_vfiprintf_r+0x176>
 8008efa:	9b04      	ldr	r3, [sp, #16]
 8008efc:	eba0 000a 	sub.w	r0, r0, sl
 8008f00:	2240      	movs	r2, #64	@ 0x40
 8008f02:	4082      	lsls	r2, r0
 8008f04:	4313      	orrs	r3, r2
 8008f06:	3401      	adds	r4, #1
 8008f08:	9304      	str	r3, [sp, #16]
 8008f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0e:	4829      	ldr	r0, [pc, #164]	@ (8008fb4 <_vfiprintf_r+0x220>)
 8008f10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f14:	2206      	movs	r2, #6
 8008f16:	f7f7 f983 	bl	8000220 <memchr>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	d03f      	beq.n	8008f9e <_vfiprintf_r+0x20a>
 8008f1e:	4b26      	ldr	r3, [pc, #152]	@ (8008fb8 <_vfiprintf_r+0x224>)
 8008f20:	bb1b      	cbnz	r3, 8008f6a <_vfiprintf_r+0x1d6>
 8008f22:	9b03      	ldr	r3, [sp, #12]
 8008f24:	3307      	adds	r3, #7
 8008f26:	f023 0307 	bic.w	r3, r3, #7
 8008f2a:	3308      	adds	r3, #8
 8008f2c:	9303      	str	r3, [sp, #12]
 8008f2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f30:	443b      	add	r3, r7
 8008f32:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f34:	e76a      	b.n	8008e0c <_vfiprintf_r+0x78>
 8008f36:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	2001      	movs	r0, #1
 8008f3e:	e7a8      	b.n	8008e92 <_vfiprintf_r+0xfe>
 8008f40:	2300      	movs	r3, #0
 8008f42:	3401      	adds	r4, #1
 8008f44:	9305      	str	r3, [sp, #20]
 8008f46:	4619      	mov	r1, r3
 8008f48:	f04f 0c0a 	mov.w	ip, #10
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f52:	3a30      	subs	r2, #48	@ 0x30
 8008f54:	2a09      	cmp	r2, #9
 8008f56:	d903      	bls.n	8008f60 <_vfiprintf_r+0x1cc>
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d0c6      	beq.n	8008eea <_vfiprintf_r+0x156>
 8008f5c:	9105      	str	r1, [sp, #20]
 8008f5e:	e7c4      	b.n	8008eea <_vfiprintf_r+0x156>
 8008f60:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f64:	4604      	mov	r4, r0
 8008f66:	2301      	movs	r3, #1
 8008f68:	e7f0      	b.n	8008f4c <_vfiprintf_r+0x1b8>
 8008f6a:	ab03      	add	r3, sp, #12
 8008f6c:	9300      	str	r3, [sp, #0]
 8008f6e:	462a      	mov	r2, r5
 8008f70:	4b12      	ldr	r3, [pc, #72]	@ (8008fbc <_vfiprintf_r+0x228>)
 8008f72:	a904      	add	r1, sp, #16
 8008f74:	4630      	mov	r0, r6
 8008f76:	f3af 8000 	nop.w
 8008f7a:	4607      	mov	r7, r0
 8008f7c:	1c78      	adds	r0, r7, #1
 8008f7e:	d1d6      	bne.n	8008f2e <_vfiprintf_r+0x19a>
 8008f80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f82:	07d9      	lsls	r1, r3, #31
 8008f84:	d405      	bmi.n	8008f92 <_vfiprintf_r+0x1fe>
 8008f86:	89ab      	ldrh	r3, [r5, #12]
 8008f88:	059a      	lsls	r2, r3, #22
 8008f8a:	d402      	bmi.n	8008f92 <_vfiprintf_r+0x1fe>
 8008f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f8e:	f7ff fd15 	bl	80089bc <__retarget_lock_release_recursive>
 8008f92:	89ab      	ldrh	r3, [r5, #12]
 8008f94:	065b      	lsls	r3, r3, #25
 8008f96:	f53f af1f 	bmi.w	8008dd8 <_vfiprintf_r+0x44>
 8008f9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f9c:	e71e      	b.n	8008ddc <_vfiprintf_r+0x48>
 8008f9e:	ab03      	add	r3, sp, #12
 8008fa0:	9300      	str	r3, [sp, #0]
 8008fa2:	462a      	mov	r2, r5
 8008fa4:	4b05      	ldr	r3, [pc, #20]	@ (8008fbc <_vfiprintf_r+0x228>)
 8008fa6:	a904      	add	r1, sp, #16
 8008fa8:	4630      	mov	r0, r6
 8008faa:	f000 f879 	bl	80090a0 <_printf_i>
 8008fae:	e7e4      	b.n	8008f7a <_vfiprintf_r+0x1e6>
 8008fb0:	0805abdf 	.word	0x0805abdf
 8008fb4:	0805abe9 	.word	0x0805abe9
 8008fb8:	00000000 	.word	0x00000000
 8008fbc:	08008d6f 	.word	0x08008d6f
 8008fc0:	0805abe5 	.word	0x0805abe5

08008fc4 <_printf_common>:
 8008fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc8:	4616      	mov	r6, r2
 8008fca:	4698      	mov	r8, r3
 8008fcc:	688a      	ldr	r2, [r1, #8]
 8008fce:	690b      	ldr	r3, [r1, #16]
 8008fd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	bfb8      	it	lt
 8008fd8:	4613      	movlt	r3, r2
 8008fda:	6033      	str	r3, [r6, #0]
 8008fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	b10a      	cbz	r2, 8008fea <_printf_common+0x26>
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	6033      	str	r3, [r6, #0]
 8008fea:	6823      	ldr	r3, [r4, #0]
 8008fec:	0699      	lsls	r1, r3, #26
 8008fee:	bf42      	ittt	mi
 8008ff0:	6833      	ldrmi	r3, [r6, #0]
 8008ff2:	3302      	addmi	r3, #2
 8008ff4:	6033      	strmi	r3, [r6, #0]
 8008ff6:	6825      	ldr	r5, [r4, #0]
 8008ff8:	f015 0506 	ands.w	r5, r5, #6
 8008ffc:	d106      	bne.n	800900c <_printf_common+0x48>
 8008ffe:	f104 0a19 	add.w	sl, r4, #25
 8009002:	68e3      	ldr	r3, [r4, #12]
 8009004:	6832      	ldr	r2, [r6, #0]
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	42ab      	cmp	r3, r5
 800900a:	dc26      	bgt.n	800905a <_printf_common+0x96>
 800900c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009010:	6822      	ldr	r2, [r4, #0]
 8009012:	3b00      	subs	r3, #0
 8009014:	bf18      	it	ne
 8009016:	2301      	movne	r3, #1
 8009018:	0692      	lsls	r2, r2, #26
 800901a:	d42b      	bmi.n	8009074 <_printf_common+0xb0>
 800901c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009020:	4641      	mov	r1, r8
 8009022:	4638      	mov	r0, r7
 8009024:	47c8      	blx	r9
 8009026:	3001      	adds	r0, #1
 8009028:	d01e      	beq.n	8009068 <_printf_common+0xa4>
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	6922      	ldr	r2, [r4, #16]
 800902e:	f003 0306 	and.w	r3, r3, #6
 8009032:	2b04      	cmp	r3, #4
 8009034:	bf02      	ittt	eq
 8009036:	68e5      	ldreq	r5, [r4, #12]
 8009038:	6833      	ldreq	r3, [r6, #0]
 800903a:	1aed      	subeq	r5, r5, r3
 800903c:	68a3      	ldr	r3, [r4, #8]
 800903e:	bf0c      	ite	eq
 8009040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009044:	2500      	movne	r5, #0
 8009046:	4293      	cmp	r3, r2
 8009048:	bfc4      	itt	gt
 800904a:	1a9b      	subgt	r3, r3, r2
 800904c:	18ed      	addgt	r5, r5, r3
 800904e:	2600      	movs	r6, #0
 8009050:	341a      	adds	r4, #26
 8009052:	42b5      	cmp	r5, r6
 8009054:	d11a      	bne.n	800908c <_printf_common+0xc8>
 8009056:	2000      	movs	r0, #0
 8009058:	e008      	b.n	800906c <_printf_common+0xa8>
 800905a:	2301      	movs	r3, #1
 800905c:	4652      	mov	r2, sl
 800905e:	4641      	mov	r1, r8
 8009060:	4638      	mov	r0, r7
 8009062:	47c8      	blx	r9
 8009064:	3001      	adds	r0, #1
 8009066:	d103      	bne.n	8009070 <_printf_common+0xac>
 8009068:	f04f 30ff 	mov.w	r0, #4294967295
 800906c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009070:	3501      	adds	r5, #1
 8009072:	e7c6      	b.n	8009002 <_printf_common+0x3e>
 8009074:	18e1      	adds	r1, r4, r3
 8009076:	1c5a      	adds	r2, r3, #1
 8009078:	2030      	movs	r0, #48	@ 0x30
 800907a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800907e:	4422      	add	r2, r4
 8009080:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009084:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009088:	3302      	adds	r3, #2
 800908a:	e7c7      	b.n	800901c <_printf_common+0x58>
 800908c:	2301      	movs	r3, #1
 800908e:	4622      	mov	r2, r4
 8009090:	4641      	mov	r1, r8
 8009092:	4638      	mov	r0, r7
 8009094:	47c8      	blx	r9
 8009096:	3001      	adds	r0, #1
 8009098:	d0e6      	beq.n	8009068 <_printf_common+0xa4>
 800909a:	3601      	adds	r6, #1
 800909c:	e7d9      	b.n	8009052 <_printf_common+0x8e>
	...

080090a0 <_printf_i>:
 80090a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090a4:	7e0f      	ldrb	r7, [r1, #24]
 80090a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090a8:	2f78      	cmp	r7, #120	@ 0x78
 80090aa:	4691      	mov	r9, r2
 80090ac:	4680      	mov	r8, r0
 80090ae:	460c      	mov	r4, r1
 80090b0:	469a      	mov	sl, r3
 80090b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80090b6:	d807      	bhi.n	80090c8 <_printf_i+0x28>
 80090b8:	2f62      	cmp	r7, #98	@ 0x62
 80090ba:	d80a      	bhi.n	80090d2 <_printf_i+0x32>
 80090bc:	2f00      	cmp	r7, #0
 80090be:	f000 80d2 	beq.w	8009266 <_printf_i+0x1c6>
 80090c2:	2f58      	cmp	r7, #88	@ 0x58
 80090c4:	f000 80b9 	beq.w	800923a <_printf_i+0x19a>
 80090c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80090d0:	e03a      	b.n	8009148 <_printf_i+0xa8>
 80090d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80090d6:	2b15      	cmp	r3, #21
 80090d8:	d8f6      	bhi.n	80090c8 <_printf_i+0x28>
 80090da:	a101      	add	r1, pc, #4	@ (adr r1, 80090e0 <_printf_i+0x40>)
 80090dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090e0:	08009139 	.word	0x08009139
 80090e4:	0800914d 	.word	0x0800914d
 80090e8:	080090c9 	.word	0x080090c9
 80090ec:	080090c9 	.word	0x080090c9
 80090f0:	080090c9 	.word	0x080090c9
 80090f4:	080090c9 	.word	0x080090c9
 80090f8:	0800914d 	.word	0x0800914d
 80090fc:	080090c9 	.word	0x080090c9
 8009100:	080090c9 	.word	0x080090c9
 8009104:	080090c9 	.word	0x080090c9
 8009108:	080090c9 	.word	0x080090c9
 800910c:	0800924d 	.word	0x0800924d
 8009110:	08009177 	.word	0x08009177
 8009114:	08009207 	.word	0x08009207
 8009118:	080090c9 	.word	0x080090c9
 800911c:	080090c9 	.word	0x080090c9
 8009120:	0800926f 	.word	0x0800926f
 8009124:	080090c9 	.word	0x080090c9
 8009128:	08009177 	.word	0x08009177
 800912c:	080090c9 	.word	0x080090c9
 8009130:	080090c9 	.word	0x080090c9
 8009134:	0800920f 	.word	0x0800920f
 8009138:	6833      	ldr	r3, [r6, #0]
 800913a:	1d1a      	adds	r2, r3, #4
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	6032      	str	r2, [r6, #0]
 8009140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009144:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009148:	2301      	movs	r3, #1
 800914a:	e09d      	b.n	8009288 <_printf_i+0x1e8>
 800914c:	6833      	ldr	r3, [r6, #0]
 800914e:	6820      	ldr	r0, [r4, #0]
 8009150:	1d19      	adds	r1, r3, #4
 8009152:	6031      	str	r1, [r6, #0]
 8009154:	0606      	lsls	r6, r0, #24
 8009156:	d501      	bpl.n	800915c <_printf_i+0xbc>
 8009158:	681d      	ldr	r5, [r3, #0]
 800915a:	e003      	b.n	8009164 <_printf_i+0xc4>
 800915c:	0645      	lsls	r5, r0, #25
 800915e:	d5fb      	bpl.n	8009158 <_printf_i+0xb8>
 8009160:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009164:	2d00      	cmp	r5, #0
 8009166:	da03      	bge.n	8009170 <_printf_i+0xd0>
 8009168:	232d      	movs	r3, #45	@ 0x2d
 800916a:	426d      	negs	r5, r5
 800916c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009170:	4859      	ldr	r0, [pc, #356]	@ (80092d8 <_printf_i+0x238>)
 8009172:	230a      	movs	r3, #10
 8009174:	e011      	b.n	800919a <_printf_i+0xfa>
 8009176:	6821      	ldr	r1, [r4, #0]
 8009178:	6833      	ldr	r3, [r6, #0]
 800917a:	0608      	lsls	r0, r1, #24
 800917c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009180:	d402      	bmi.n	8009188 <_printf_i+0xe8>
 8009182:	0649      	lsls	r1, r1, #25
 8009184:	bf48      	it	mi
 8009186:	b2ad      	uxthmi	r5, r5
 8009188:	2f6f      	cmp	r7, #111	@ 0x6f
 800918a:	4853      	ldr	r0, [pc, #332]	@ (80092d8 <_printf_i+0x238>)
 800918c:	6033      	str	r3, [r6, #0]
 800918e:	bf14      	ite	ne
 8009190:	230a      	movne	r3, #10
 8009192:	2308      	moveq	r3, #8
 8009194:	2100      	movs	r1, #0
 8009196:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800919a:	6866      	ldr	r6, [r4, #4]
 800919c:	60a6      	str	r6, [r4, #8]
 800919e:	2e00      	cmp	r6, #0
 80091a0:	bfa2      	ittt	ge
 80091a2:	6821      	ldrge	r1, [r4, #0]
 80091a4:	f021 0104 	bicge.w	r1, r1, #4
 80091a8:	6021      	strge	r1, [r4, #0]
 80091aa:	b90d      	cbnz	r5, 80091b0 <_printf_i+0x110>
 80091ac:	2e00      	cmp	r6, #0
 80091ae:	d04b      	beq.n	8009248 <_printf_i+0x1a8>
 80091b0:	4616      	mov	r6, r2
 80091b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80091b6:	fb03 5711 	mls	r7, r3, r1, r5
 80091ba:	5dc7      	ldrb	r7, [r0, r7]
 80091bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091c0:	462f      	mov	r7, r5
 80091c2:	42bb      	cmp	r3, r7
 80091c4:	460d      	mov	r5, r1
 80091c6:	d9f4      	bls.n	80091b2 <_printf_i+0x112>
 80091c8:	2b08      	cmp	r3, #8
 80091ca:	d10b      	bne.n	80091e4 <_printf_i+0x144>
 80091cc:	6823      	ldr	r3, [r4, #0]
 80091ce:	07df      	lsls	r7, r3, #31
 80091d0:	d508      	bpl.n	80091e4 <_printf_i+0x144>
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	6861      	ldr	r1, [r4, #4]
 80091d6:	4299      	cmp	r1, r3
 80091d8:	bfde      	ittt	le
 80091da:	2330      	movle	r3, #48	@ 0x30
 80091dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80091e4:	1b92      	subs	r2, r2, r6
 80091e6:	6122      	str	r2, [r4, #16]
 80091e8:	f8cd a000 	str.w	sl, [sp]
 80091ec:	464b      	mov	r3, r9
 80091ee:	aa03      	add	r2, sp, #12
 80091f0:	4621      	mov	r1, r4
 80091f2:	4640      	mov	r0, r8
 80091f4:	f7ff fee6 	bl	8008fc4 <_printf_common>
 80091f8:	3001      	adds	r0, #1
 80091fa:	d14a      	bne.n	8009292 <_printf_i+0x1f2>
 80091fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009200:	b004      	add	sp, #16
 8009202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	f043 0320 	orr.w	r3, r3, #32
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	4833      	ldr	r0, [pc, #204]	@ (80092dc <_printf_i+0x23c>)
 8009210:	2778      	movs	r7, #120	@ 0x78
 8009212:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	6831      	ldr	r1, [r6, #0]
 800921a:	061f      	lsls	r7, r3, #24
 800921c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009220:	d402      	bmi.n	8009228 <_printf_i+0x188>
 8009222:	065f      	lsls	r7, r3, #25
 8009224:	bf48      	it	mi
 8009226:	b2ad      	uxthmi	r5, r5
 8009228:	6031      	str	r1, [r6, #0]
 800922a:	07d9      	lsls	r1, r3, #31
 800922c:	bf44      	itt	mi
 800922e:	f043 0320 	orrmi.w	r3, r3, #32
 8009232:	6023      	strmi	r3, [r4, #0]
 8009234:	b11d      	cbz	r5, 800923e <_printf_i+0x19e>
 8009236:	2310      	movs	r3, #16
 8009238:	e7ac      	b.n	8009194 <_printf_i+0xf4>
 800923a:	4827      	ldr	r0, [pc, #156]	@ (80092d8 <_printf_i+0x238>)
 800923c:	e7e9      	b.n	8009212 <_printf_i+0x172>
 800923e:	6823      	ldr	r3, [r4, #0]
 8009240:	f023 0320 	bic.w	r3, r3, #32
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	e7f6      	b.n	8009236 <_printf_i+0x196>
 8009248:	4616      	mov	r6, r2
 800924a:	e7bd      	b.n	80091c8 <_printf_i+0x128>
 800924c:	6833      	ldr	r3, [r6, #0]
 800924e:	6825      	ldr	r5, [r4, #0]
 8009250:	6961      	ldr	r1, [r4, #20]
 8009252:	1d18      	adds	r0, r3, #4
 8009254:	6030      	str	r0, [r6, #0]
 8009256:	062e      	lsls	r6, r5, #24
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	d501      	bpl.n	8009260 <_printf_i+0x1c0>
 800925c:	6019      	str	r1, [r3, #0]
 800925e:	e002      	b.n	8009266 <_printf_i+0x1c6>
 8009260:	0668      	lsls	r0, r5, #25
 8009262:	d5fb      	bpl.n	800925c <_printf_i+0x1bc>
 8009264:	8019      	strh	r1, [r3, #0]
 8009266:	2300      	movs	r3, #0
 8009268:	6123      	str	r3, [r4, #16]
 800926a:	4616      	mov	r6, r2
 800926c:	e7bc      	b.n	80091e8 <_printf_i+0x148>
 800926e:	6833      	ldr	r3, [r6, #0]
 8009270:	1d1a      	adds	r2, r3, #4
 8009272:	6032      	str	r2, [r6, #0]
 8009274:	681e      	ldr	r6, [r3, #0]
 8009276:	6862      	ldr	r2, [r4, #4]
 8009278:	2100      	movs	r1, #0
 800927a:	4630      	mov	r0, r6
 800927c:	f7f6 ffd0 	bl	8000220 <memchr>
 8009280:	b108      	cbz	r0, 8009286 <_printf_i+0x1e6>
 8009282:	1b80      	subs	r0, r0, r6
 8009284:	6060      	str	r0, [r4, #4]
 8009286:	6863      	ldr	r3, [r4, #4]
 8009288:	6123      	str	r3, [r4, #16]
 800928a:	2300      	movs	r3, #0
 800928c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009290:	e7aa      	b.n	80091e8 <_printf_i+0x148>
 8009292:	6923      	ldr	r3, [r4, #16]
 8009294:	4632      	mov	r2, r6
 8009296:	4649      	mov	r1, r9
 8009298:	4640      	mov	r0, r8
 800929a:	47d0      	blx	sl
 800929c:	3001      	adds	r0, #1
 800929e:	d0ad      	beq.n	80091fc <_printf_i+0x15c>
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	079b      	lsls	r3, r3, #30
 80092a4:	d413      	bmi.n	80092ce <_printf_i+0x22e>
 80092a6:	68e0      	ldr	r0, [r4, #12]
 80092a8:	9b03      	ldr	r3, [sp, #12]
 80092aa:	4298      	cmp	r0, r3
 80092ac:	bfb8      	it	lt
 80092ae:	4618      	movlt	r0, r3
 80092b0:	e7a6      	b.n	8009200 <_printf_i+0x160>
 80092b2:	2301      	movs	r3, #1
 80092b4:	4632      	mov	r2, r6
 80092b6:	4649      	mov	r1, r9
 80092b8:	4640      	mov	r0, r8
 80092ba:	47d0      	blx	sl
 80092bc:	3001      	adds	r0, #1
 80092be:	d09d      	beq.n	80091fc <_printf_i+0x15c>
 80092c0:	3501      	adds	r5, #1
 80092c2:	68e3      	ldr	r3, [r4, #12]
 80092c4:	9903      	ldr	r1, [sp, #12]
 80092c6:	1a5b      	subs	r3, r3, r1
 80092c8:	42ab      	cmp	r3, r5
 80092ca:	dcf2      	bgt.n	80092b2 <_printf_i+0x212>
 80092cc:	e7eb      	b.n	80092a6 <_printf_i+0x206>
 80092ce:	2500      	movs	r5, #0
 80092d0:	f104 0619 	add.w	r6, r4, #25
 80092d4:	e7f5      	b.n	80092c2 <_printf_i+0x222>
 80092d6:	bf00      	nop
 80092d8:	0805abf0 	.word	0x0805abf0
 80092dc:	0805ac01 	.word	0x0805ac01

080092e0 <__sflush_r>:
 80092e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092e8:	0716      	lsls	r6, r2, #28
 80092ea:	4605      	mov	r5, r0
 80092ec:	460c      	mov	r4, r1
 80092ee:	d454      	bmi.n	800939a <__sflush_r+0xba>
 80092f0:	684b      	ldr	r3, [r1, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	dc02      	bgt.n	80092fc <__sflush_r+0x1c>
 80092f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	dd48      	ble.n	800938e <__sflush_r+0xae>
 80092fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092fe:	2e00      	cmp	r6, #0
 8009300:	d045      	beq.n	800938e <__sflush_r+0xae>
 8009302:	2300      	movs	r3, #0
 8009304:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009308:	682f      	ldr	r7, [r5, #0]
 800930a:	6a21      	ldr	r1, [r4, #32]
 800930c:	602b      	str	r3, [r5, #0]
 800930e:	d030      	beq.n	8009372 <__sflush_r+0x92>
 8009310:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009312:	89a3      	ldrh	r3, [r4, #12]
 8009314:	0759      	lsls	r1, r3, #29
 8009316:	d505      	bpl.n	8009324 <__sflush_r+0x44>
 8009318:	6863      	ldr	r3, [r4, #4]
 800931a:	1ad2      	subs	r2, r2, r3
 800931c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800931e:	b10b      	cbz	r3, 8009324 <__sflush_r+0x44>
 8009320:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009322:	1ad2      	subs	r2, r2, r3
 8009324:	2300      	movs	r3, #0
 8009326:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009328:	6a21      	ldr	r1, [r4, #32]
 800932a:	4628      	mov	r0, r5
 800932c:	47b0      	blx	r6
 800932e:	1c43      	adds	r3, r0, #1
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	d106      	bne.n	8009342 <__sflush_r+0x62>
 8009334:	6829      	ldr	r1, [r5, #0]
 8009336:	291d      	cmp	r1, #29
 8009338:	d82b      	bhi.n	8009392 <__sflush_r+0xb2>
 800933a:	4a2a      	ldr	r2, [pc, #168]	@ (80093e4 <__sflush_r+0x104>)
 800933c:	410a      	asrs	r2, r1
 800933e:	07d6      	lsls	r6, r2, #31
 8009340:	d427      	bmi.n	8009392 <__sflush_r+0xb2>
 8009342:	2200      	movs	r2, #0
 8009344:	6062      	str	r2, [r4, #4]
 8009346:	04d9      	lsls	r1, r3, #19
 8009348:	6922      	ldr	r2, [r4, #16]
 800934a:	6022      	str	r2, [r4, #0]
 800934c:	d504      	bpl.n	8009358 <__sflush_r+0x78>
 800934e:	1c42      	adds	r2, r0, #1
 8009350:	d101      	bne.n	8009356 <__sflush_r+0x76>
 8009352:	682b      	ldr	r3, [r5, #0]
 8009354:	b903      	cbnz	r3, 8009358 <__sflush_r+0x78>
 8009356:	6560      	str	r0, [r4, #84]	@ 0x54
 8009358:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800935a:	602f      	str	r7, [r5, #0]
 800935c:	b1b9      	cbz	r1, 800938e <__sflush_r+0xae>
 800935e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009362:	4299      	cmp	r1, r3
 8009364:	d002      	beq.n	800936c <__sflush_r+0x8c>
 8009366:	4628      	mov	r0, r5
 8009368:	f7ff fb48 	bl	80089fc <_free_r>
 800936c:	2300      	movs	r3, #0
 800936e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009370:	e00d      	b.n	800938e <__sflush_r+0xae>
 8009372:	2301      	movs	r3, #1
 8009374:	4628      	mov	r0, r5
 8009376:	47b0      	blx	r6
 8009378:	4602      	mov	r2, r0
 800937a:	1c50      	adds	r0, r2, #1
 800937c:	d1c9      	bne.n	8009312 <__sflush_r+0x32>
 800937e:	682b      	ldr	r3, [r5, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d0c6      	beq.n	8009312 <__sflush_r+0x32>
 8009384:	2b1d      	cmp	r3, #29
 8009386:	d001      	beq.n	800938c <__sflush_r+0xac>
 8009388:	2b16      	cmp	r3, #22
 800938a:	d11e      	bne.n	80093ca <__sflush_r+0xea>
 800938c:	602f      	str	r7, [r5, #0]
 800938e:	2000      	movs	r0, #0
 8009390:	e022      	b.n	80093d8 <__sflush_r+0xf8>
 8009392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009396:	b21b      	sxth	r3, r3
 8009398:	e01b      	b.n	80093d2 <__sflush_r+0xf2>
 800939a:	690f      	ldr	r7, [r1, #16]
 800939c:	2f00      	cmp	r7, #0
 800939e:	d0f6      	beq.n	800938e <__sflush_r+0xae>
 80093a0:	0793      	lsls	r3, r2, #30
 80093a2:	680e      	ldr	r6, [r1, #0]
 80093a4:	bf08      	it	eq
 80093a6:	694b      	ldreq	r3, [r1, #20]
 80093a8:	600f      	str	r7, [r1, #0]
 80093aa:	bf18      	it	ne
 80093ac:	2300      	movne	r3, #0
 80093ae:	eba6 0807 	sub.w	r8, r6, r7
 80093b2:	608b      	str	r3, [r1, #8]
 80093b4:	f1b8 0f00 	cmp.w	r8, #0
 80093b8:	dde9      	ble.n	800938e <__sflush_r+0xae>
 80093ba:	6a21      	ldr	r1, [r4, #32]
 80093bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80093be:	4643      	mov	r3, r8
 80093c0:	463a      	mov	r2, r7
 80093c2:	4628      	mov	r0, r5
 80093c4:	47b0      	blx	r6
 80093c6:	2800      	cmp	r0, #0
 80093c8:	dc08      	bgt.n	80093dc <__sflush_r+0xfc>
 80093ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093d2:	81a3      	strh	r3, [r4, #12]
 80093d4:	f04f 30ff 	mov.w	r0, #4294967295
 80093d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093dc:	4407      	add	r7, r0
 80093de:	eba8 0800 	sub.w	r8, r8, r0
 80093e2:	e7e7      	b.n	80093b4 <__sflush_r+0xd4>
 80093e4:	dfbffffe 	.word	0xdfbffffe

080093e8 <_fflush_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	690b      	ldr	r3, [r1, #16]
 80093ec:	4605      	mov	r5, r0
 80093ee:	460c      	mov	r4, r1
 80093f0:	b913      	cbnz	r3, 80093f8 <_fflush_r+0x10>
 80093f2:	2500      	movs	r5, #0
 80093f4:	4628      	mov	r0, r5
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	b118      	cbz	r0, 8009402 <_fflush_r+0x1a>
 80093fa:	6a03      	ldr	r3, [r0, #32]
 80093fc:	b90b      	cbnz	r3, 8009402 <_fflush_r+0x1a>
 80093fe:	f7ff f85f 	bl	80084c0 <__sinit>
 8009402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d0f3      	beq.n	80093f2 <_fflush_r+0xa>
 800940a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800940c:	07d0      	lsls	r0, r2, #31
 800940e:	d404      	bmi.n	800941a <_fflush_r+0x32>
 8009410:	0599      	lsls	r1, r3, #22
 8009412:	d402      	bmi.n	800941a <_fflush_r+0x32>
 8009414:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009416:	f7ff fad0 	bl	80089ba <__retarget_lock_acquire_recursive>
 800941a:	4628      	mov	r0, r5
 800941c:	4621      	mov	r1, r4
 800941e:	f7ff ff5f 	bl	80092e0 <__sflush_r>
 8009422:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009424:	07da      	lsls	r2, r3, #31
 8009426:	4605      	mov	r5, r0
 8009428:	d4e4      	bmi.n	80093f4 <_fflush_r+0xc>
 800942a:	89a3      	ldrh	r3, [r4, #12]
 800942c:	059b      	lsls	r3, r3, #22
 800942e:	d4e1      	bmi.n	80093f4 <_fflush_r+0xc>
 8009430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009432:	f7ff fac3 	bl	80089bc <__retarget_lock_release_recursive>
 8009436:	e7dd      	b.n	80093f4 <_fflush_r+0xc>

08009438 <fiprintf>:
 8009438:	b40e      	push	{r1, r2, r3}
 800943a:	b503      	push	{r0, r1, lr}
 800943c:	4601      	mov	r1, r0
 800943e:	ab03      	add	r3, sp, #12
 8009440:	4805      	ldr	r0, [pc, #20]	@ (8009458 <fiprintf+0x20>)
 8009442:	f853 2b04 	ldr.w	r2, [r3], #4
 8009446:	6800      	ldr	r0, [r0, #0]
 8009448:	9301      	str	r3, [sp, #4]
 800944a:	f7ff fca3 	bl	8008d94 <_vfiprintf_r>
 800944e:	b002      	add	sp, #8
 8009450:	f85d eb04 	ldr.w	lr, [sp], #4
 8009454:	b003      	add	sp, #12
 8009456:	4770      	bx	lr
 8009458:	20000068 	.word	0x20000068

0800945c <__swhatbuf_r>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	460c      	mov	r4, r1
 8009460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009464:	2900      	cmp	r1, #0
 8009466:	b096      	sub	sp, #88	@ 0x58
 8009468:	4615      	mov	r5, r2
 800946a:	461e      	mov	r6, r3
 800946c:	da0d      	bge.n	800948a <__swhatbuf_r+0x2e>
 800946e:	89a3      	ldrh	r3, [r4, #12]
 8009470:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009474:	f04f 0100 	mov.w	r1, #0
 8009478:	bf14      	ite	ne
 800947a:	2340      	movne	r3, #64	@ 0x40
 800947c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009480:	2000      	movs	r0, #0
 8009482:	6031      	str	r1, [r6, #0]
 8009484:	602b      	str	r3, [r5, #0]
 8009486:	b016      	add	sp, #88	@ 0x58
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	466a      	mov	r2, sp
 800948c:	f000 f862 	bl	8009554 <_fstat_r>
 8009490:	2800      	cmp	r0, #0
 8009492:	dbec      	blt.n	800946e <__swhatbuf_r+0x12>
 8009494:	9901      	ldr	r1, [sp, #4]
 8009496:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800949a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800949e:	4259      	negs	r1, r3
 80094a0:	4159      	adcs	r1, r3
 80094a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094a6:	e7eb      	b.n	8009480 <__swhatbuf_r+0x24>

080094a8 <__smakebuf_r>:
 80094a8:	898b      	ldrh	r3, [r1, #12]
 80094aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094ac:	079d      	lsls	r5, r3, #30
 80094ae:	4606      	mov	r6, r0
 80094b0:	460c      	mov	r4, r1
 80094b2:	d507      	bpl.n	80094c4 <__smakebuf_r+0x1c>
 80094b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094b8:	6023      	str	r3, [r4, #0]
 80094ba:	6123      	str	r3, [r4, #16]
 80094bc:	2301      	movs	r3, #1
 80094be:	6163      	str	r3, [r4, #20]
 80094c0:	b003      	add	sp, #12
 80094c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094c4:	ab01      	add	r3, sp, #4
 80094c6:	466a      	mov	r2, sp
 80094c8:	f7ff ffc8 	bl	800945c <__swhatbuf_r>
 80094cc:	9f00      	ldr	r7, [sp, #0]
 80094ce:	4605      	mov	r5, r0
 80094d0:	4639      	mov	r1, r7
 80094d2:	4630      	mov	r0, r6
 80094d4:	f7fe fe70 	bl	80081b8 <_malloc_r>
 80094d8:	b948      	cbnz	r0, 80094ee <__smakebuf_r+0x46>
 80094da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094de:	059a      	lsls	r2, r3, #22
 80094e0:	d4ee      	bmi.n	80094c0 <__smakebuf_r+0x18>
 80094e2:	f023 0303 	bic.w	r3, r3, #3
 80094e6:	f043 0302 	orr.w	r3, r3, #2
 80094ea:	81a3      	strh	r3, [r4, #12]
 80094ec:	e7e2      	b.n	80094b4 <__smakebuf_r+0xc>
 80094ee:	89a3      	ldrh	r3, [r4, #12]
 80094f0:	6020      	str	r0, [r4, #0]
 80094f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094f6:	81a3      	strh	r3, [r4, #12]
 80094f8:	9b01      	ldr	r3, [sp, #4]
 80094fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094fe:	b15b      	cbz	r3, 8009518 <__smakebuf_r+0x70>
 8009500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009504:	4630      	mov	r0, r6
 8009506:	f000 f837 	bl	8009578 <_isatty_r>
 800950a:	b128      	cbz	r0, 8009518 <__smakebuf_r+0x70>
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	f023 0303 	bic.w	r3, r3, #3
 8009512:	f043 0301 	orr.w	r3, r3, #1
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	89a3      	ldrh	r3, [r4, #12]
 800951a:	431d      	orrs	r5, r3
 800951c:	81a5      	strh	r5, [r4, #12]
 800951e:	e7cf      	b.n	80094c0 <__smakebuf_r+0x18>

08009520 <memmove>:
 8009520:	4288      	cmp	r0, r1
 8009522:	b510      	push	{r4, lr}
 8009524:	eb01 0402 	add.w	r4, r1, r2
 8009528:	d902      	bls.n	8009530 <memmove+0x10>
 800952a:	4284      	cmp	r4, r0
 800952c:	4623      	mov	r3, r4
 800952e:	d807      	bhi.n	8009540 <memmove+0x20>
 8009530:	1e43      	subs	r3, r0, #1
 8009532:	42a1      	cmp	r1, r4
 8009534:	d008      	beq.n	8009548 <memmove+0x28>
 8009536:	f811 2b01 	ldrb.w	r2, [r1], #1
 800953a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800953e:	e7f8      	b.n	8009532 <memmove+0x12>
 8009540:	4402      	add	r2, r0
 8009542:	4601      	mov	r1, r0
 8009544:	428a      	cmp	r2, r1
 8009546:	d100      	bne.n	800954a <memmove+0x2a>
 8009548:	bd10      	pop	{r4, pc}
 800954a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800954e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009552:	e7f7      	b.n	8009544 <memmove+0x24>

08009554 <_fstat_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d07      	ldr	r5, [pc, #28]	@ (8009574 <_fstat_r+0x20>)
 8009558:	2300      	movs	r3, #0
 800955a:	4604      	mov	r4, r0
 800955c:	4608      	mov	r0, r1
 800955e:	4611      	mov	r1, r2
 8009560:	602b      	str	r3, [r5, #0]
 8009562:	f7fa fa2b 	bl	80039bc <_fstat>
 8009566:	1c43      	adds	r3, r0, #1
 8009568:	d102      	bne.n	8009570 <_fstat_r+0x1c>
 800956a:	682b      	ldr	r3, [r5, #0]
 800956c:	b103      	cbz	r3, 8009570 <_fstat_r+0x1c>
 800956e:	6023      	str	r3, [r4, #0]
 8009570:	bd38      	pop	{r3, r4, r5, pc}
 8009572:	bf00      	nop
 8009574:	200014c0 	.word	0x200014c0

08009578 <_isatty_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d06      	ldr	r5, [pc, #24]	@ (8009594 <_isatty_r+0x1c>)
 800957c:	2300      	movs	r3, #0
 800957e:	4604      	mov	r4, r0
 8009580:	4608      	mov	r0, r1
 8009582:	602b      	str	r3, [r5, #0]
 8009584:	f7fa fa20 	bl	80039c8 <_isatty>
 8009588:	1c43      	adds	r3, r0, #1
 800958a:	d102      	bne.n	8009592 <_isatty_r+0x1a>
 800958c:	682b      	ldr	r3, [r5, #0]
 800958e:	b103      	cbz	r3, 8009592 <_isatty_r+0x1a>
 8009590:	6023      	str	r3, [r4, #0]
 8009592:	bd38      	pop	{r3, r4, r5, pc}
 8009594:	200014c0 	.word	0x200014c0

08009598 <memcpy>:
 8009598:	440a      	add	r2, r1
 800959a:	4291      	cmp	r1, r2
 800959c:	f100 33ff 	add.w	r3, r0, #4294967295
 80095a0:	d100      	bne.n	80095a4 <memcpy+0xc>
 80095a2:	4770      	bx	lr
 80095a4:	b510      	push	{r4, lr}
 80095a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095ae:	4291      	cmp	r1, r2
 80095b0:	d1f9      	bne.n	80095a6 <memcpy+0xe>
 80095b2:	bd10      	pop	{r4, pc}

080095b4 <abort>:
 80095b4:	b508      	push	{r3, lr}
 80095b6:	2006      	movs	r0, #6
 80095b8:	f000 f85a 	bl	8009670 <raise>
 80095bc:	2001      	movs	r0, #1
 80095be:	f7fa f9e5 	bl	800398c <_exit>

080095c2 <_realloc_r>:
 80095c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095c6:	4680      	mov	r8, r0
 80095c8:	4615      	mov	r5, r2
 80095ca:	460c      	mov	r4, r1
 80095cc:	b921      	cbnz	r1, 80095d8 <_realloc_r+0x16>
 80095ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095d2:	4611      	mov	r1, r2
 80095d4:	f7fe bdf0 	b.w	80081b8 <_malloc_r>
 80095d8:	b92a      	cbnz	r2, 80095e6 <_realloc_r+0x24>
 80095da:	f7ff fa0f 	bl	80089fc <_free_r>
 80095de:	2400      	movs	r4, #0
 80095e0:	4620      	mov	r0, r4
 80095e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095e6:	f000 f85f 	bl	80096a8 <_malloc_usable_size_r>
 80095ea:	4285      	cmp	r5, r0
 80095ec:	4606      	mov	r6, r0
 80095ee:	d802      	bhi.n	80095f6 <_realloc_r+0x34>
 80095f0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80095f4:	d8f4      	bhi.n	80095e0 <_realloc_r+0x1e>
 80095f6:	4629      	mov	r1, r5
 80095f8:	4640      	mov	r0, r8
 80095fa:	f7fe fddd 	bl	80081b8 <_malloc_r>
 80095fe:	4607      	mov	r7, r0
 8009600:	2800      	cmp	r0, #0
 8009602:	d0ec      	beq.n	80095de <_realloc_r+0x1c>
 8009604:	42b5      	cmp	r5, r6
 8009606:	462a      	mov	r2, r5
 8009608:	4621      	mov	r1, r4
 800960a:	bf28      	it	cs
 800960c:	4632      	movcs	r2, r6
 800960e:	f7ff ffc3 	bl	8009598 <memcpy>
 8009612:	4621      	mov	r1, r4
 8009614:	4640      	mov	r0, r8
 8009616:	f7ff f9f1 	bl	80089fc <_free_r>
 800961a:	463c      	mov	r4, r7
 800961c:	e7e0      	b.n	80095e0 <_realloc_r+0x1e>

0800961e <_raise_r>:
 800961e:	291f      	cmp	r1, #31
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4605      	mov	r5, r0
 8009624:	460c      	mov	r4, r1
 8009626:	d904      	bls.n	8009632 <_raise_r+0x14>
 8009628:	2316      	movs	r3, #22
 800962a:	6003      	str	r3, [r0, #0]
 800962c:	f04f 30ff 	mov.w	r0, #4294967295
 8009630:	bd38      	pop	{r3, r4, r5, pc}
 8009632:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009634:	b112      	cbz	r2, 800963c <_raise_r+0x1e>
 8009636:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800963a:	b94b      	cbnz	r3, 8009650 <_raise_r+0x32>
 800963c:	4628      	mov	r0, r5
 800963e:	f000 f831 	bl	80096a4 <_getpid_r>
 8009642:	4622      	mov	r2, r4
 8009644:	4601      	mov	r1, r0
 8009646:	4628      	mov	r0, r5
 8009648:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800964c:	f000 b818 	b.w	8009680 <_kill_r>
 8009650:	2b01      	cmp	r3, #1
 8009652:	d00a      	beq.n	800966a <_raise_r+0x4c>
 8009654:	1c59      	adds	r1, r3, #1
 8009656:	d103      	bne.n	8009660 <_raise_r+0x42>
 8009658:	2316      	movs	r3, #22
 800965a:	6003      	str	r3, [r0, #0]
 800965c:	2001      	movs	r0, #1
 800965e:	e7e7      	b.n	8009630 <_raise_r+0x12>
 8009660:	2100      	movs	r1, #0
 8009662:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009666:	4620      	mov	r0, r4
 8009668:	4798      	blx	r3
 800966a:	2000      	movs	r0, #0
 800966c:	e7e0      	b.n	8009630 <_raise_r+0x12>
	...

08009670 <raise>:
 8009670:	4b02      	ldr	r3, [pc, #8]	@ (800967c <raise+0xc>)
 8009672:	4601      	mov	r1, r0
 8009674:	6818      	ldr	r0, [r3, #0]
 8009676:	f7ff bfd2 	b.w	800961e <_raise_r>
 800967a:	bf00      	nop
 800967c:	20000068 	.word	0x20000068

08009680 <_kill_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	4d07      	ldr	r5, [pc, #28]	@ (80096a0 <_kill_r+0x20>)
 8009684:	2300      	movs	r3, #0
 8009686:	4604      	mov	r4, r0
 8009688:	4608      	mov	r0, r1
 800968a:	4611      	mov	r1, r2
 800968c:	602b      	str	r3, [r5, #0]
 800968e:	f7fa f975 	bl	800397c <_kill>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	d102      	bne.n	800969c <_kill_r+0x1c>
 8009696:	682b      	ldr	r3, [r5, #0]
 8009698:	b103      	cbz	r3, 800969c <_kill_r+0x1c>
 800969a:	6023      	str	r3, [r4, #0]
 800969c:	bd38      	pop	{r3, r4, r5, pc}
 800969e:	bf00      	nop
 80096a0:	200014c0 	.word	0x200014c0

080096a4 <_getpid_r>:
 80096a4:	f7fa b968 	b.w	8003978 <_getpid>

080096a8 <_malloc_usable_size_r>:
 80096a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ac:	1f18      	subs	r0, r3, #4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	bfbc      	itt	lt
 80096b2:	580b      	ldrlt	r3, [r1, r0]
 80096b4:	18c0      	addlt	r0, r0, r3
 80096b6:	4770      	bx	lr

080096b8 <_init>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	bf00      	nop
 80096bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096be:	bc08      	pop	{r3}
 80096c0:	469e      	mov	lr, r3
 80096c2:	4770      	bx	lr

080096c4 <_fini>:
 80096c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096c6:	bf00      	nop
 80096c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ca:	bc08      	pop	{r3}
 80096cc:	469e      	mov	lr, r3
 80096ce:	4770      	bx	lr
=======
 80080d0:	b00b      	add	sp, #44	@ 0x2c
 80080d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   switch ( bt )
 80080d6:	28b0      	cmp	r0, #176	@ 0xb0
 80080d8:	bf08      	it	eq
 80080da:	24f8      	moveq	r4, #248	@ 0xf8
 80080dc:	d085      	beq.n	8007fea <_UG_PutChar+0x82>
   if (bt < font->start_char || bt > font->end_char) return;
 80080de:	4604      	mov	r4, r0
 80080e0:	e783      	b.n	8007fea <_UG_PutChar+0x82>
   switch ( bt )
 80080e2:	24e6      	movs	r4, #230	@ 0xe6
 80080e4:	e781      	b.n	8007fea <_UG_PutChar+0x82>
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80080e6:	f8da 300c 	ldr.w	r3, [sl, #12]
 80080ea:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 80080ee:	9803      	ldr	r0, [sp, #12]
 80080f0:	440b      	add	r3, r1
 80080f2:	f10c 32ff 	add.w	r2, ip, #4294967295
 80080f6:	3b01      	subs	r3, #1
 80080f8:	4402      	add	r2, r0
 80080fa:	4660      	mov	r0, ip
 80080fc:	47b0      	blx	r6
      if (font->font_type == FONT_TYPE_1BPP)
 80080fe:	f89a 3004 	ldrb.w	r3, [sl, #4]
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8008102:	4680      	mov	r8, r0
      if (font->font_type == FONT_TYPE_1BPP)
 8008104:	2b00      	cmp	r3, #0
 8008106:	f040 80b0 	bne.w	800826a <_UG_PutChar+0x302>
	      index = (bt - font->start_char)* font->char_height * bn;
 800810a:	f8da 2010 	ldr.w	r2, [sl, #16]
 800810e:	f8da 100c 	ldr.w	r1, [sl, #12]
 8008112:	1aa2      	subs	r2, r4, r2
 8008114:	fb01 f202 	mul.w	r2, r1, r2
		  for( j=0;j<font->char_height;j++ )
 8008118:	2900      	cmp	r1, #0
 800811a:	d0d9      	beq.n	80080d0 <_UG_PutChar+0x168>
 800811c:	9902      	ldr	r1, [sp, #8]
 800811e:	2900      	cmp	r1, #0
 8008120:	d0d6      	beq.n	80080d0 <_UG_PutChar+0x168>
 8008122:	fb02 1901 	mla	r9, r2, r1, r1
 8008126:	4649      	mov	r1, r9
 8008128:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 800812c:	461a      	mov	r2, r3
 800812e:	4655      	mov	r5, sl
 8008130:	9b02      	ldr	r3, [sp, #8]
 8008132:	9c03      	ldr	r4, [sp, #12]
 8008134:	e9cd 1200 	strd	r1, r2, [sp]
 8008138:	eba1 0b03 	sub.w	fp, r1, r3
			 for( i=0;i<bn;i++ )
 800813c:	46aa      	mov	sl, r5
 800813e:	465d      	mov	r5, fp
				b = font->p[index++];
 8008140:	f8da 1000 	ldr.w	r1, [sl]
 8008144:	f1a4 0608 	sub.w	r6, r4, #8
 8008148:	f811 b005 	ldrb.w	fp, [r1, r5]
 800814c:	3501      	adds	r5, #1
				for( k=0;(k<8) && c;k++ )
 800814e:	b90c      	cbnz	r4, 8008154 <_UG_PutChar+0x1ec>
 8008150:	e020      	b.n	8008194 <_UG_PutChar+0x22c>
 8008152:	b1fc      	cbz	r4, 8008194 <_UG_PutChar+0x22c>
				   if( b & 0x01 )
 8008154:	f01b 0f01 	tst.w	fp, #1
					  push_pixel(fc);
 8008158:	4638      	mov	r0, r7
				   c--;
 800815a:	f104 34ff 	add.w	r4, r4, #4294967295
					  push_pixel(bc);
 800815e:	bf08      	it	eq
 8008160:	4648      	moveq	r0, r9
 8008162:	47c0      	blx	r8
				for( k=0;(k<8) && c;k++ )
 8008164:	42b4      	cmp	r4, r6
				   b >>= 1;
 8008166:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
				for( k=0;(k<8) && c;k++ )
 800816a:	d1f2      	bne.n	8008152 <_UG_PutChar+0x1ea>
			 for( i=0;i<bn;i++ )
 800816c:	9b00      	ldr	r3, [sp, #0]
 800816e:	42ab      	cmp	r3, r5
 8008170:	d1e6      	bne.n	8008140 <_UG_PutChar+0x1d8>
		  for( j=0;j<font->char_height;j++ )
 8008172:	4619      	mov	r1, r3
 8008174:	9b02      	ldr	r3, [sp, #8]
 8008176:	9a01      	ldr	r2, [sp, #4]
 8008178:	4419      	add	r1, r3
 800817a:	f8da 300c 	ldr.w	r3, [sl, #12]
 800817e:	3201      	adds	r2, #1
 8008180:	4293      	cmp	r3, r2
 8008182:	4655      	mov	r5, sl
 8008184:	d8d4      	bhi.n	8008130 <_UG_PutChar+0x1c8>
 8008186:	e7a3      	b.n	80080d0 <_UG_PutChar+0x168>
      case 0xFC: bt = 0x81; break; // 
 8008188:	2481      	movs	r4, #129	@ 0x81
 800818a:	e72e      	b.n	8007fea <_UG_PutChar+0x82>
      case 0xDC: bt = 0x9A; break; // 
 800818c:	249a      	movs	r4, #154	@ 0x9a
 800818e:	e72c      	b.n	8007fea <_UG_PutChar+0x82>
      case 0xE4: bt = 0x84; break; // 
 8008190:	2484      	movs	r4, #132	@ 0x84
 8008192:	e72a      	b.n	8007fea <_UG_PutChar+0x82>
				   c--;
 8008194:	2400      	movs	r4, #0
 8008196:	e7e9      	b.n	800816c <_UG_PutChar+0x204>
 8008198:	9303      	str	r3, [sp, #12]
 800819a:	e741      	b.n	8008020 <_UG_PutChar+0xb8>
      else if (font->font_type == FONT_TYPE_8BPP)
 800819c:	2e01      	cmp	r6, #1
 800819e:	d197      	bne.n	80080d0 <_UG_PutChar+0x168>
         index = (bt - font->start_char)* font->char_height * font->char_width;
 80081a0:	f8da 000c 	ldr.w	r0, [sl, #12]
 80081a4:	eba4 040e 	sub.w	r4, r4, lr
 80081a8:	fb00 f303 	mul.w	r3, r0, r3
 80081ac:	fb04 fe03 	mul.w	lr, r4, r3
         for( j=0;j<font->char_height;j++ )
 80081b0:	2800      	cmp	r0, #0
 80081b2:	d08d      	beq.n	80080d0 <_UG_PutChar+0x168>
 80081b4:	9b03      	ldr	r3, [sp, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d08a      	beq.n	80080d0 <_UG_PutChar+0x168>
 80081ba:	f10c 33ff 	add.w	r3, ip, #4294967295
 80081be:	9308      	str	r3, [sp, #32]
 80081c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80081c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80081c4:	b2dd      	uxtb	r5, r3
 80081c6:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 80081ca:	9300      	str	r3, [sp, #0]
 80081cc:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80081d0:	9301      	str	r3, [sp, #4]
 80081d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80081d4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80081d8:	9305      	str	r3, [sp, #20]
 80081da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80081dc:	b2fe      	uxtb	r6, r7
 80081de:	f403 097f 	and.w	r9, r3, #16711680	@ 0xff0000
 80081e2:	4694      	mov	ip, r2
               gui->pset(xo,yo,color);
 80081e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081e6:	4463      	add	r3, ip
 80081e8:	9302      	str	r3, [sp, #8]
 80081ea:	9b03      	ldr	r3, [sp, #12]
 80081ec:	eb03 080e 	add.w	r8, r3, lr
 80081f0:	9b08      	ldr	r3, [sp, #32]
 80081f2:	e9cd ec06 	strd	lr, ip, [sp, #24]
 80081f6:	eba3 070e 	sub.w	r7, r3, lr
 80081fa:	4674      	mov	r4, lr
 80081fc:	9704      	str	r7, [sp, #16]
               b = font->p[index++];
 80081fe:	f8da 2000 	ldr.w	r2, [sl]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008202:	9905      	ldr	r1, [sp, #20]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008204:	9f01      	ldr	r7, [sp, #4]
 8008206:	4623      	mov	r3, r4
               b = font->p[index++];
 8008208:	3401      	adds	r4, #1
 800820a:	f812 c003 	ldrb.w	ip, [r2, r3]
               gui->pset(xo,yo,color);
 800820e:	f8db 3000 	ldr.w	r3, [fp]
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008212:	f5cc 7280 	rsb	r2, ip, #256	@ 0x100
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008216:	fb01 f002 	mul.w	r0, r1, r2
 800821a:	9900      	ldr	r1, [sp, #0]
               gui->pset(xo,yo,color);
 800821c:	681b      	ldr	r3, [r3, #0]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800821e:	fb01 000c 	mla	r0, r1, ip, r0
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008222:	fb05 f102 	mul.w	r1, r5, r2
 8008226:	fb06 110c 	mla	r1, r6, ip, r1
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800822a:	0a00      	lsrs	r0, r0, #8
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800822c:	fb09 f202 	mul.w	r2, r9, r2
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8008230:	f400 407f 	and.w	r0, r0, #65280	@ 0xff00
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008234:	fb07 220c 	mla	r2, r7, ip, r2
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008238:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800823c:	4301      	orrs	r1, r0
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800823e:	0a12      	lsrs	r2, r2, #8
               gui->pset(xo,yo,color);
 8008240:	9804      	ldr	r0, [sp, #16]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008242:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
               gui->pset(xo,yo,color);
 8008246:	430a      	orrs	r2, r1
 8008248:	4420      	add	r0, r4
 800824a:	9902      	ldr	r1, [sp, #8]
 800824c:	4798      	blx	r3
            for( i=0;i<actual_char_width;i++ )
 800824e:	4544      	cmp	r4, r8
 8008250:	d1d5      	bne.n	80081fe <_UG_PutChar+0x296>
         for( j=0;j<font->char_height;j++ )
 8008252:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
            index += font->char_width - actual_char_width;
 8008256:	f8da 3008 	ldr.w	r3, [sl, #8]
 800825a:	449e      	add	lr, r3
         for( j=0;j<font->char_height;j++ )
 800825c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008260:	f10c 0c01 	add.w	ip, ip, #1
 8008264:	4563      	cmp	r3, ip
 8008266:	d8bd      	bhi.n	80081e4 <_UG_PutChar+0x27c>
 8008268:	e732      	b.n	80080d0 <_UG_PutChar+0x168>
	  else if (font->font_type == FONT_TYPE_8BPP)
 800826a:	2b01      	cmp	r3, #1
 800826c:	f47f af30 	bne.w	80080d0 <_UG_PutChar+0x168>
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8008270:	e9da 3102 	ldrd	r3, r1, [sl, #8]
 8008274:	f8da 2010 	ldr.w	r2, [sl, #16]
 8008278:	fb01 f303 	mul.w	r3, r1, r3
 800827c:	1aa2      	subs	r2, r4, r2
 800827e:	fb02 fb03 	mul.w	fp, r2, r3
		   for( j=0;j<font->char_height;j++ )
 8008282:	2900      	cmp	r1, #0
 8008284:	f43f af24 	beq.w	80080d0 <_UG_PutChar+0x168>
 8008288:	9b03      	ldr	r3, [sp, #12]
 800828a:	2b00      	cmp	r3, #0
 800828c:	f43f af20 	beq.w	80080d0 <_UG_PutChar+0x168>
 8008290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008292:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008294:	b2dd      	uxtb	r5, r3
 8008296:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 800829a:	9300      	str	r3, [sp, #0]
 800829c:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 80082a0:	9301      	str	r3, [sp, #4]
 80082a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80082a8:	2100      	movs	r1, #0
 80082aa:	46de      	mov	lr, fp
 80082ac:	469b      	mov	fp, r3
 80082ae:	462b      	mov	r3, r5
 80082b0:	b2fe      	uxtb	r6, r7
 80082b2:	4655      	mov	r5, sl
 80082b4:	f402 097f 	and.w	r9, r2, #16711680	@ 0xff0000
 80082b8:	468c      	mov	ip, r1
 80082ba:	469a      	mov	sl, r3
			  for( i=0;i<actual_char_width;i++ )
 80082bc:	9515      	str	r5, [sp, #84]	@ 0x54
 80082be:	9b03      	ldr	r3, [sp, #12]
 80082c0:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80082c2:	f8cd e008 	str.w	lr, [sp, #8]
 80082c6:	eb03 040e 	add.w	r4, r3, lr
 80082ca:	f8cd c010 	str.w	ip, [sp, #16]
 80082ce:	4675      	mov	r5, lr
				 b = font->p[index++];
 80082d0:	6838      	ldr	r0, [r7, #0]
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80082d2:	9a00      	ldr	r2, [sp, #0]
 80082d4:	462b      	mov	r3, r5
				 b = font->p[index++];
 80082d6:	3501      	adds	r5, #1
 80082d8:	f810 e003 	ldrb.w	lr, [r0, r3]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80082dc:	f5ce 7380 	rsb	r3, lr, #256	@ 0x100
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80082e0:	fb0b fc03 	mul.w	ip, fp, r3
 80082e4:	fb02 cc0e 	mla	ip, r2, lr, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80082e8:	9a01      	ldr	r2, [sp, #4]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80082ea:	fb0a f003 	mul.w	r0, sl, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80082ee:	fb09 f303 	mul.w	r3, r9, r3
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80082f2:	fb06 000e 	mla	r0, r6, lr, r0
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80082f6:	fb02 330e 	mla	r3, r2, lr, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80082fa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80082fe:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008302:	f3c0 2007 	ubfx	r0, r0, #8, #8
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8008306:	0a1b      	lsrs	r3, r3, #8
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8008308:	ea40 000c 	orr.w	r0, r0, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800830c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 push_pixel(color);
 8008310:	4318      	orrs	r0, r3
 8008312:	47c0      	blx	r8
			  for( i=0;i<actual_char_width;i++ )
 8008314:	42a5      	cmp	r5, r4
 8008316:	d1db      	bne.n	80082d0 <_UG_PutChar+0x368>
			  index += font->char_width - actual_char_width;
 8008318:	68bb      	ldr	r3, [r7, #8]
		   for( j=0;j<font->char_height;j++ )
 800831a:	f8dd e008 	ldr.w	lr, [sp, #8]
 800831e:	f8dd c010 	ldr.w	ip, [sp, #16]
			  index += font->char_width - actual_char_width;
 8008322:	449e      	add	lr, r3
		   for( j=0;j<font->char_height;j++ )
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f10c 0c01 	add.w	ip, ip, #1
 800832a:	4563      	cmp	r3, ip
 800832c:	463d      	mov	r5, r7
 800832e:	d8c5      	bhi.n	80082bc <_UG_PutChar+0x354>
 8008330:	e6ce      	b.n	80080d0 <_UG_PutChar+0x168>
   switch ( bt )
 8008332:	2499      	movs	r4, #153	@ 0x99
 8008334:	e659      	b.n	8007fea <_UG_PutChar+0x82>
 8008336:	2494      	movs	r4, #148	@ 0x94
 8008338:	e657      	b.n	8007fea <_UG_PutChar+0x82>
 800833a:	bf00      	nop
 800833c:	20001338 	.word	0x20001338

08008340 <UG_PutString>:
{
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	4680      	mov	r8, r0
   while ( *str != 0 )
 8008346:	7810      	ldrb	r0, [r2, #0]
{
 8008348:	b082      	sub	sp, #8
   while ( *str != 0 )
 800834a:	b380      	cbz	r0, 80083ae <UG_PutString+0x6e>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 800834c:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 80083c0 <UG_PutString+0x80>
 8008350:	f8d9 4000 	ldr.w	r4, [r9]
 8008354:	4615      	mov	r5, r2
 8008356:	468a      	mov	sl, r1
   xp=x;
 8008358:	4646      	mov	r6, r8
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 800835a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800835c:	4290      	cmp	r0, r2
 800835e:	d322      	bcc.n	80083a6 <UG_PutString+0x66>
 8008360:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008362:	4298      	cmp	r0, r3
 8008364:	d81f      	bhi.n	80083a6 <UG_PutString+0x66>
      if ( chr == '\n' )
 8008366:	280a      	cmp	r0, #10
         xp = gui->x_dim;
 8008368:	6861      	ldr	r1, [r4, #4]
      if ( chr == '\n' )
 800836a:	d026      	beq.n	80083ba <UG_PutString+0x7a>
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 800836c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800836e:	b30b      	cbz	r3, 80083b4 <UG_PutString+0x74>
 8008370:	1a82      	subs	r2, r0, r2
 8008372:	5c9f      	ldrb	r7, [r3, r2]
      if ( xp + cw > gui->x_dim - 1 )
 8008374:	19bb      	adds	r3, r7, r6
 8008376:	428b      	cmp	r3, r1
 8008378:	db05      	blt.n	8008386 <UG_PutString+0x46>
         yp += gui->font.char_height+gui->char_v_space;
 800837a:	f994 3061 	ldrsb.w	r3, [r4, #97]	@ 0x61
 800837e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8008380:	4413      	add	r3, r2
 8008382:	449a      	add	sl, r3
         xp = x;
 8008384:	4646      	mov	r6, r8
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8008386:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800838a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800838c:	9201      	str	r2, [sp, #4]
 800838e:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 8008390:	9400      	str	r4, [sp, #0]
 8008392:	4631      	mov	r1, r6
 8008394:	4652      	mov	r2, sl
 8008396:	f7ff fde7 	bl	8007f68 <_UG_PutChar>
      xp += cw + gui->char_h_space;
 800839a:	f8d9 4000 	ldr.w	r4, [r9]
 800839e:	f994 3060 	ldrsb.w	r3, [r4, #96]	@ 0x60
 80083a2:	443b      	add	r3, r7
 80083a4:	441e      	add	r6, r3
   while ( *str != 0 )
 80083a6:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 80083aa:	2800      	cmp	r0, #0
 80083ac:	d1d5      	bne.n	800835a <UG_PutString+0x1a>
}
 80083ae:	b002      	add	sp, #8
 80083b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 80083b4:	f894 704c 	ldrb.w	r7, [r4, #76]	@ 0x4c
 80083b8:	e7dc      	b.n	8008374 <UG_PutString+0x34>
         xp = gui->x_dim;
 80083ba:	460e      	mov	r6, r1
 80083bc:	e7f3      	b.n	80083a6 <UG_PutString+0x66>
 80083be:	bf00      	nop
 80083c0:	20001338 	.word	0x20001338

080083c4 <malloc>:
 80083c4:	4b02      	ldr	r3, [pc, #8]	@ (80083d0 <malloc+0xc>)
 80083c6:	4601      	mov	r1, r0
 80083c8:	6818      	ldr	r0, [r3, #0]
 80083ca:	f000 b82d 	b.w	8008428 <_malloc_r>
 80083ce:	bf00      	nop
 80083d0:	20000064 	.word	0x20000064

080083d4 <free>:
 80083d4:	4b02      	ldr	r3, [pc, #8]	@ (80083e0 <free+0xc>)
 80083d6:	4601      	mov	r1, r0
 80083d8:	6818      	ldr	r0, [r3, #0]
 80083da:	f000 bc47 	b.w	8008c6c <_free_r>
 80083de:	bf00      	nop
 80083e0:	20000064 	.word	0x20000064

080083e4 <sbrk_aligned>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	4e0f      	ldr	r6, [pc, #60]	@ (8008424 <sbrk_aligned+0x40>)
 80083e8:	460c      	mov	r4, r1
 80083ea:	6831      	ldr	r1, [r6, #0]
 80083ec:	4605      	mov	r5, r0
 80083ee:	b911      	cbnz	r1, 80083f6 <sbrk_aligned+0x12>
 80083f0:	f000 fbce 	bl	8008b90 <_sbrk_r>
 80083f4:	6030      	str	r0, [r6, #0]
 80083f6:	4621      	mov	r1, r4
 80083f8:	4628      	mov	r0, r5
 80083fa:	f000 fbc9 	bl	8008b90 <_sbrk_r>
 80083fe:	1c43      	adds	r3, r0, #1
 8008400:	d103      	bne.n	800840a <sbrk_aligned+0x26>
 8008402:	f04f 34ff 	mov.w	r4, #4294967295
 8008406:	4620      	mov	r0, r4
 8008408:	bd70      	pop	{r4, r5, r6, pc}
 800840a:	1cc4      	adds	r4, r0, #3
 800840c:	f024 0403 	bic.w	r4, r4, #3
 8008410:	42a0      	cmp	r0, r4
 8008412:	d0f8      	beq.n	8008406 <sbrk_aligned+0x22>
 8008414:	1a21      	subs	r1, r4, r0
 8008416:	4628      	mov	r0, r5
 8008418:	f000 fbba 	bl	8008b90 <_sbrk_r>
 800841c:	3001      	adds	r0, #1
 800841e:	d1f2      	bne.n	8008406 <sbrk_aligned+0x22>
 8008420:	e7ef      	b.n	8008402 <sbrk_aligned+0x1e>
 8008422:	bf00      	nop
 8008424:	2000133c 	.word	0x2000133c

08008428 <_malloc_r>:
 8008428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800842c:	1ccd      	adds	r5, r1, #3
 800842e:	f025 0503 	bic.w	r5, r5, #3
 8008432:	3508      	adds	r5, #8
 8008434:	2d0c      	cmp	r5, #12
 8008436:	bf38      	it	cc
 8008438:	250c      	movcc	r5, #12
 800843a:	2d00      	cmp	r5, #0
 800843c:	4606      	mov	r6, r0
 800843e:	db01      	blt.n	8008444 <_malloc_r+0x1c>
 8008440:	42a9      	cmp	r1, r5
 8008442:	d904      	bls.n	800844e <_malloc_r+0x26>
 8008444:	230c      	movs	r3, #12
 8008446:	6033      	str	r3, [r6, #0]
 8008448:	2000      	movs	r0, #0
 800844a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800844e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008524 <_malloc_r+0xfc>
 8008452:	f000 f869 	bl	8008528 <__malloc_lock>
 8008456:	f8d8 3000 	ldr.w	r3, [r8]
 800845a:	461c      	mov	r4, r3
 800845c:	bb44      	cbnz	r4, 80084b0 <_malloc_r+0x88>
 800845e:	4629      	mov	r1, r5
 8008460:	4630      	mov	r0, r6
 8008462:	f7ff ffbf 	bl	80083e4 <sbrk_aligned>
 8008466:	1c43      	adds	r3, r0, #1
 8008468:	4604      	mov	r4, r0
 800846a:	d158      	bne.n	800851e <_malloc_r+0xf6>
 800846c:	f8d8 4000 	ldr.w	r4, [r8]
 8008470:	4627      	mov	r7, r4
 8008472:	2f00      	cmp	r7, #0
 8008474:	d143      	bne.n	80084fe <_malloc_r+0xd6>
 8008476:	2c00      	cmp	r4, #0
 8008478:	d04b      	beq.n	8008512 <_malloc_r+0xea>
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	4639      	mov	r1, r7
 800847e:	4630      	mov	r0, r6
 8008480:	eb04 0903 	add.w	r9, r4, r3
 8008484:	f000 fb84 	bl	8008b90 <_sbrk_r>
 8008488:	4581      	cmp	r9, r0
 800848a:	d142      	bne.n	8008512 <_malloc_r+0xea>
 800848c:	6821      	ldr	r1, [r4, #0]
 800848e:	1a6d      	subs	r5, r5, r1
 8008490:	4629      	mov	r1, r5
 8008492:	4630      	mov	r0, r6
 8008494:	f7ff ffa6 	bl	80083e4 <sbrk_aligned>
 8008498:	3001      	adds	r0, #1
 800849a:	d03a      	beq.n	8008512 <_malloc_r+0xea>
 800849c:	6823      	ldr	r3, [r4, #0]
 800849e:	442b      	add	r3, r5
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	f8d8 3000 	ldr.w	r3, [r8]
 80084a6:	685a      	ldr	r2, [r3, #4]
 80084a8:	bb62      	cbnz	r2, 8008504 <_malloc_r+0xdc>
 80084aa:	f8c8 7000 	str.w	r7, [r8]
 80084ae:	e00f      	b.n	80084d0 <_malloc_r+0xa8>
 80084b0:	6822      	ldr	r2, [r4, #0]
 80084b2:	1b52      	subs	r2, r2, r5
 80084b4:	d420      	bmi.n	80084f8 <_malloc_r+0xd0>
 80084b6:	2a0b      	cmp	r2, #11
 80084b8:	d917      	bls.n	80084ea <_malloc_r+0xc2>
 80084ba:	1961      	adds	r1, r4, r5
 80084bc:	42a3      	cmp	r3, r4
 80084be:	6025      	str	r5, [r4, #0]
 80084c0:	bf18      	it	ne
 80084c2:	6059      	strne	r1, [r3, #4]
 80084c4:	6863      	ldr	r3, [r4, #4]
 80084c6:	bf08      	it	eq
 80084c8:	f8c8 1000 	streq.w	r1, [r8]
 80084cc:	5162      	str	r2, [r4, r5]
 80084ce:	604b      	str	r3, [r1, #4]
 80084d0:	4630      	mov	r0, r6
 80084d2:	f000 f82f 	bl	8008534 <__malloc_unlock>
 80084d6:	f104 000b 	add.w	r0, r4, #11
 80084da:	1d23      	adds	r3, r4, #4
 80084dc:	f020 0007 	bic.w	r0, r0, #7
 80084e0:	1ac2      	subs	r2, r0, r3
 80084e2:	bf1c      	itt	ne
 80084e4:	1a1b      	subne	r3, r3, r0
 80084e6:	50a3      	strne	r3, [r4, r2]
 80084e8:	e7af      	b.n	800844a <_malloc_r+0x22>
 80084ea:	6862      	ldr	r2, [r4, #4]
 80084ec:	42a3      	cmp	r3, r4
 80084ee:	bf0c      	ite	eq
 80084f0:	f8c8 2000 	streq.w	r2, [r8]
 80084f4:	605a      	strne	r2, [r3, #4]
 80084f6:	e7eb      	b.n	80084d0 <_malloc_r+0xa8>
 80084f8:	4623      	mov	r3, r4
 80084fa:	6864      	ldr	r4, [r4, #4]
 80084fc:	e7ae      	b.n	800845c <_malloc_r+0x34>
 80084fe:	463c      	mov	r4, r7
 8008500:	687f      	ldr	r7, [r7, #4]
 8008502:	e7b6      	b.n	8008472 <_malloc_r+0x4a>
 8008504:	461a      	mov	r2, r3
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	42a3      	cmp	r3, r4
 800850a:	d1fb      	bne.n	8008504 <_malloc_r+0xdc>
 800850c:	2300      	movs	r3, #0
 800850e:	6053      	str	r3, [r2, #4]
 8008510:	e7de      	b.n	80084d0 <_malloc_r+0xa8>
 8008512:	230c      	movs	r3, #12
 8008514:	6033      	str	r3, [r6, #0]
 8008516:	4630      	mov	r0, r6
 8008518:	f000 f80c 	bl	8008534 <__malloc_unlock>
 800851c:	e794      	b.n	8008448 <_malloc_r+0x20>
 800851e:	6005      	str	r5, [r0, #0]
 8008520:	e7d6      	b.n	80084d0 <_malloc_r+0xa8>
 8008522:	bf00      	nop
 8008524:	20001340 	.word	0x20001340

08008528 <__malloc_lock>:
 8008528:	4801      	ldr	r0, [pc, #4]	@ (8008530 <__malloc_lock+0x8>)
 800852a:	f000 bb7e 	b.w	8008c2a <__retarget_lock_acquire_recursive>
 800852e:	bf00      	nop
 8008530:	20001484 	.word	0x20001484

08008534 <__malloc_unlock>:
 8008534:	4801      	ldr	r0, [pc, #4]	@ (800853c <__malloc_unlock+0x8>)
 8008536:	f000 bb79 	b.w	8008c2c <__retarget_lock_release_recursive>
 800853a:	bf00      	nop
 800853c:	20001484 	.word	0x20001484

08008540 <srand>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4b10      	ldr	r3, [pc, #64]	@ (8008584 <srand+0x44>)
 8008544:	681d      	ldr	r5, [r3, #0]
 8008546:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008548:	4604      	mov	r4, r0
 800854a:	b9b3      	cbnz	r3, 800857a <srand+0x3a>
 800854c:	2018      	movs	r0, #24
 800854e:	f7ff ff39 	bl	80083c4 <malloc>
 8008552:	4602      	mov	r2, r0
 8008554:	6328      	str	r0, [r5, #48]	@ 0x30
 8008556:	b920      	cbnz	r0, 8008562 <srand+0x22>
 8008558:	4b0b      	ldr	r3, [pc, #44]	@ (8008588 <srand+0x48>)
 800855a:	480c      	ldr	r0, [pc, #48]	@ (800858c <srand+0x4c>)
 800855c:	2146      	movs	r1, #70	@ 0x46
 800855e:	f000 fb67 	bl	8008c30 <__assert_func>
 8008562:	490b      	ldr	r1, [pc, #44]	@ (8008590 <srand+0x50>)
 8008564:	4b0b      	ldr	r3, [pc, #44]	@ (8008594 <srand+0x54>)
 8008566:	e9c0 1300 	strd	r1, r3, [r0]
 800856a:	4b0b      	ldr	r3, [pc, #44]	@ (8008598 <srand+0x58>)
 800856c:	6083      	str	r3, [r0, #8]
 800856e:	230b      	movs	r3, #11
 8008570:	8183      	strh	r3, [r0, #12]
 8008572:	2100      	movs	r1, #0
 8008574:	2001      	movs	r0, #1
 8008576:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800857a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800857c:	2200      	movs	r2, #0
 800857e:	611c      	str	r4, [r3, #16]
 8008580:	615a      	str	r2, [r3, #20]
 8008582:	bd38      	pop	{r3, r4, r5, pc}
 8008584:	20000064 	.word	0x20000064
 8008588:	08065354 	.word	0x08065354
 800858c:	0806536b 	.word	0x0806536b
 8008590:	abcd330e 	.word	0xabcd330e
 8008594:	e66d1234 	.word	0xe66d1234
 8008598:	0005deec 	.word	0x0005deec

0800859c <rand>:
 800859c:	4b16      	ldr	r3, [pc, #88]	@ (80085f8 <rand+0x5c>)
 800859e:	b510      	push	{r4, lr}
 80085a0:	681c      	ldr	r4, [r3, #0]
 80085a2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80085a4:	b9b3      	cbnz	r3, 80085d4 <rand+0x38>
 80085a6:	2018      	movs	r0, #24
 80085a8:	f7ff ff0c 	bl	80083c4 <malloc>
 80085ac:	4602      	mov	r2, r0
 80085ae:	6320      	str	r0, [r4, #48]	@ 0x30
 80085b0:	b920      	cbnz	r0, 80085bc <rand+0x20>
 80085b2:	4b12      	ldr	r3, [pc, #72]	@ (80085fc <rand+0x60>)
 80085b4:	4812      	ldr	r0, [pc, #72]	@ (8008600 <rand+0x64>)
 80085b6:	2152      	movs	r1, #82	@ 0x52
 80085b8:	f000 fb3a 	bl	8008c30 <__assert_func>
 80085bc:	4911      	ldr	r1, [pc, #68]	@ (8008604 <rand+0x68>)
 80085be:	4b12      	ldr	r3, [pc, #72]	@ (8008608 <rand+0x6c>)
 80085c0:	e9c0 1300 	strd	r1, r3, [r0]
 80085c4:	4b11      	ldr	r3, [pc, #68]	@ (800860c <rand+0x70>)
 80085c6:	6083      	str	r3, [r0, #8]
 80085c8:	230b      	movs	r3, #11
 80085ca:	8183      	strh	r3, [r0, #12]
 80085cc:	2100      	movs	r1, #0
 80085ce:	2001      	movs	r0, #1
 80085d0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80085d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80085d6:	480e      	ldr	r0, [pc, #56]	@ (8008610 <rand+0x74>)
 80085d8:	690b      	ldr	r3, [r1, #16]
 80085da:	694c      	ldr	r4, [r1, #20]
 80085dc:	4a0d      	ldr	r2, [pc, #52]	@ (8008614 <rand+0x78>)
 80085de:	4358      	muls	r0, r3
 80085e0:	fb02 0004 	mla	r0, r2, r4, r0
 80085e4:	fba3 3202 	umull	r3, r2, r3, r2
 80085e8:	3301      	adds	r3, #1
 80085ea:	eb40 0002 	adc.w	r0, r0, r2
 80085ee:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80085f2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80085f6:	bd10      	pop	{r4, pc}
 80085f8:	20000064 	.word	0x20000064
 80085fc:	08065354 	.word	0x08065354
 8008600:	0806536b 	.word	0x0806536b
 8008604:	abcd330e 	.word	0xabcd330e
 8008608:	e66d1234 	.word	0xe66d1234
 800860c:	0005deec 	.word	0x0005deec
 8008610:	5851f42d 	.word	0x5851f42d
 8008614:	4c957f2d 	.word	0x4c957f2d

08008618 <std>:
 8008618:	2300      	movs	r3, #0
 800861a:	b510      	push	{r4, lr}
 800861c:	4604      	mov	r4, r0
 800861e:	e9c0 3300 	strd	r3, r3, [r0]
 8008622:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008626:	6083      	str	r3, [r0, #8]
 8008628:	8181      	strh	r1, [r0, #12]
 800862a:	6643      	str	r3, [r0, #100]	@ 0x64
 800862c:	81c2      	strh	r2, [r0, #14]
 800862e:	6183      	str	r3, [r0, #24]
 8008630:	4619      	mov	r1, r3
 8008632:	2208      	movs	r2, #8
 8008634:	305c      	adds	r0, #92	@ 0x5c
 8008636:	f000 fa6f 	bl	8008b18 <memset>
 800863a:	4b0d      	ldr	r3, [pc, #52]	@ (8008670 <std+0x58>)
 800863c:	6263      	str	r3, [r4, #36]	@ 0x24
 800863e:	4b0d      	ldr	r3, [pc, #52]	@ (8008674 <std+0x5c>)
 8008640:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008642:	4b0d      	ldr	r3, [pc, #52]	@ (8008678 <std+0x60>)
 8008644:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008646:	4b0d      	ldr	r3, [pc, #52]	@ (800867c <std+0x64>)
 8008648:	6323      	str	r3, [r4, #48]	@ 0x30
 800864a:	4b0d      	ldr	r3, [pc, #52]	@ (8008680 <std+0x68>)
 800864c:	6224      	str	r4, [r4, #32]
 800864e:	429c      	cmp	r4, r3
 8008650:	d006      	beq.n	8008660 <std+0x48>
 8008652:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008656:	4294      	cmp	r4, r2
 8008658:	d002      	beq.n	8008660 <std+0x48>
 800865a:	33d0      	adds	r3, #208	@ 0xd0
 800865c:	429c      	cmp	r4, r3
 800865e:	d105      	bne.n	800866c <std+0x54>
 8008660:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008668:	f000 bade 	b.w	8008c28 <__retarget_lock_init_recursive>
 800866c:	bd10      	pop	{r4, pc}
 800866e:	bf00      	nop
 8008670:	08008969 	.word	0x08008969
 8008674:	0800898b 	.word	0x0800898b
 8008678:	080089c3 	.word	0x080089c3
 800867c:	080089e7 	.word	0x080089e7
 8008680:	20001344 	.word	0x20001344

08008684 <stdio_exit_handler>:
 8008684:	4a02      	ldr	r2, [pc, #8]	@ (8008690 <stdio_exit_handler+0xc>)
 8008686:	4903      	ldr	r1, [pc, #12]	@ (8008694 <stdio_exit_handler+0x10>)
 8008688:	4803      	ldr	r0, [pc, #12]	@ (8008698 <stdio_exit_handler+0x14>)
 800868a:	f000 b869 	b.w	8008760 <_fwalk_sglue>
 800868e:	bf00      	nop
 8008690:	20000058 	.word	0x20000058
 8008694:	08009659 	.word	0x08009659
 8008698:	20000068 	.word	0x20000068

0800869c <cleanup_stdio>:
 800869c:	6841      	ldr	r1, [r0, #4]
 800869e:	4b0c      	ldr	r3, [pc, #48]	@ (80086d0 <cleanup_stdio+0x34>)
 80086a0:	4299      	cmp	r1, r3
 80086a2:	b510      	push	{r4, lr}
 80086a4:	4604      	mov	r4, r0
 80086a6:	d001      	beq.n	80086ac <cleanup_stdio+0x10>
 80086a8:	f000 ffd6 	bl	8009658 <_fflush_r>
 80086ac:	68a1      	ldr	r1, [r4, #8]
 80086ae:	4b09      	ldr	r3, [pc, #36]	@ (80086d4 <cleanup_stdio+0x38>)
 80086b0:	4299      	cmp	r1, r3
 80086b2:	d002      	beq.n	80086ba <cleanup_stdio+0x1e>
 80086b4:	4620      	mov	r0, r4
 80086b6:	f000 ffcf 	bl	8009658 <_fflush_r>
 80086ba:	68e1      	ldr	r1, [r4, #12]
 80086bc:	4b06      	ldr	r3, [pc, #24]	@ (80086d8 <cleanup_stdio+0x3c>)
 80086be:	4299      	cmp	r1, r3
 80086c0:	d004      	beq.n	80086cc <cleanup_stdio+0x30>
 80086c2:	4620      	mov	r0, r4
 80086c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086c8:	f000 bfc6 	b.w	8009658 <_fflush_r>
 80086cc:	bd10      	pop	{r4, pc}
 80086ce:	bf00      	nop
 80086d0:	20001344 	.word	0x20001344
 80086d4:	200013ac 	.word	0x200013ac
 80086d8:	20001414 	.word	0x20001414

080086dc <global_stdio_init.part.0>:
 80086dc:	b510      	push	{r4, lr}
 80086de:	4b0b      	ldr	r3, [pc, #44]	@ (800870c <global_stdio_init.part.0+0x30>)
 80086e0:	4c0b      	ldr	r4, [pc, #44]	@ (8008710 <global_stdio_init.part.0+0x34>)
 80086e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008714 <global_stdio_init.part.0+0x38>)
 80086e4:	601a      	str	r2, [r3, #0]
 80086e6:	4620      	mov	r0, r4
 80086e8:	2200      	movs	r2, #0
 80086ea:	2104      	movs	r1, #4
 80086ec:	f7ff ff94 	bl	8008618 <std>
 80086f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086f4:	2201      	movs	r2, #1
 80086f6:	2109      	movs	r1, #9
 80086f8:	f7ff ff8e 	bl	8008618 <std>
 80086fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008700:	2202      	movs	r2, #2
 8008702:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008706:	2112      	movs	r1, #18
 8008708:	f7ff bf86 	b.w	8008618 <std>
 800870c:	2000147c 	.word	0x2000147c
 8008710:	20001344 	.word	0x20001344
 8008714:	08008685 	.word	0x08008685

08008718 <__sfp_lock_acquire>:
 8008718:	4801      	ldr	r0, [pc, #4]	@ (8008720 <__sfp_lock_acquire+0x8>)
 800871a:	f000 ba86 	b.w	8008c2a <__retarget_lock_acquire_recursive>
 800871e:	bf00      	nop
 8008720:	20001485 	.word	0x20001485

08008724 <__sfp_lock_release>:
 8008724:	4801      	ldr	r0, [pc, #4]	@ (800872c <__sfp_lock_release+0x8>)
 8008726:	f000 ba81 	b.w	8008c2c <__retarget_lock_release_recursive>
 800872a:	bf00      	nop
 800872c:	20001485 	.word	0x20001485

08008730 <__sinit>:
 8008730:	b510      	push	{r4, lr}
 8008732:	4604      	mov	r4, r0
 8008734:	f7ff fff0 	bl	8008718 <__sfp_lock_acquire>
 8008738:	6a23      	ldr	r3, [r4, #32]
 800873a:	b11b      	cbz	r3, 8008744 <__sinit+0x14>
 800873c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008740:	f7ff bff0 	b.w	8008724 <__sfp_lock_release>
 8008744:	4b04      	ldr	r3, [pc, #16]	@ (8008758 <__sinit+0x28>)
 8008746:	6223      	str	r3, [r4, #32]
 8008748:	4b04      	ldr	r3, [pc, #16]	@ (800875c <__sinit+0x2c>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1f5      	bne.n	800873c <__sinit+0xc>
 8008750:	f7ff ffc4 	bl	80086dc <global_stdio_init.part.0>
 8008754:	e7f2      	b.n	800873c <__sinit+0xc>
 8008756:	bf00      	nop
 8008758:	0800869d 	.word	0x0800869d
 800875c:	2000147c 	.word	0x2000147c

08008760 <_fwalk_sglue>:
 8008760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008764:	4607      	mov	r7, r0
 8008766:	4688      	mov	r8, r1
 8008768:	4614      	mov	r4, r2
 800876a:	2600      	movs	r6, #0
 800876c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008770:	f1b9 0901 	subs.w	r9, r9, #1
 8008774:	d505      	bpl.n	8008782 <_fwalk_sglue+0x22>
 8008776:	6824      	ldr	r4, [r4, #0]
 8008778:	2c00      	cmp	r4, #0
 800877a:	d1f7      	bne.n	800876c <_fwalk_sglue+0xc>
 800877c:	4630      	mov	r0, r6
 800877e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008782:	89ab      	ldrh	r3, [r5, #12]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d907      	bls.n	8008798 <_fwalk_sglue+0x38>
 8008788:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800878c:	3301      	adds	r3, #1
 800878e:	d003      	beq.n	8008798 <_fwalk_sglue+0x38>
 8008790:	4629      	mov	r1, r5
 8008792:	4638      	mov	r0, r7
 8008794:	47c0      	blx	r8
 8008796:	4306      	orrs	r6, r0
 8008798:	3568      	adds	r5, #104	@ 0x68
 800879a:	e7e9      	b.n	8008770 <_fwalk_sglue+0x10>

0800879c <iprintf>:
 800879c:	b40f      	push	{r0, r1, r2, r3}
 800879e:	b507      	push	{r0, r1, r2, lr}
 80087a0:	4906      	ldr	r1, [pc, #24]	@ (80087bc <iprintf+0x20>)
 80087a2:	ab04      	add	r3, sp, #16
 80087a4:	6808      	ldr	r0, [r1, #0]
 80087a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087aa:	6881      	ldr	r1, [r0, #8]
 80087ac:	9301      	str	r3, [sp, #4]
 80087ae:	f000 fc29 	bl	8009004 <_vfiprintf_r>
 80087b2:	b003      	add	sp, #12
 80087b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80087b8:	b004      	add	sp, #16
 80087ba:	4770      	bx	lr
 80087bc:	20000064 	.word	0x20000064

080087c0 <setvbuf>:
 80087c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087c4:	461d      	mov	r5, r3
 80087c6:	4b57      	ldr	r3, [pc, #348]	@ (8008924 <setvbuf+0x164>)
 80087c8:	681f      	ldr	r7, [r3, #0]
 80087ca:	4604      	mov	r4, r0
 80087cc:	460e      	mov	r6, r1
 80087ce:	4690      	mov	r8, r2
 80087d0:	b127      	cbz	r7, 80087dc <setvbuf+0x1c>
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	b913      	cbnz	r3, 80087dc <setvbuf+0x1c>
 80087d6:	4638      	mov	r0, r7
 80087d8:	f7ff ffaa 	bl	8008730 <__sinit>
 80087dc:	f1b8 0f02 	cmp.w	r8, #2
 80087e0:	d006      	beq.n	80087f0 <setvbuf+0x30>
 80087e2:	f1b8 0f01 	cmp.w	r8, #1
 80087e6:	f200 809a 	bhi.w	800891e <setvbuf+0x15e>
 80087ea:	2d00      	cmp	r5, #0
 80087ec:	f2c0 8097 	blt.w	800891e <setvbuf+0x15e>
 80087f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087f2:	07d9      	lsls	r1, r3, #31
 80087f4:	d405      	bmi.n	8008802 <setvbuf+0x42>
 80087f6:	89a3      	ldrh	r3, [r4, #12]
 80087f8:	059a      	lsls	r2, r3, #22
 80087fa:	d402      	bmi.n	8008802 <setvbuf+0x42>
 80087fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087fe:	f000 fa14 	bl	8008c2a <__retarget_lock_acquire_recursive>
 8008802:	4621      	mov	r1, r4
 8008804:	4638      	mov	r0, r7
 8008806:	f000 ff27 	bl	8009658 <_fflush_r>
 800880a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800880c:	b141      	cbz	r1, 8008820 <setvbuf+0x60>
 800880e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008812:	4299      	cmp	r1, r3
 8008814:	d002      	beq.n	800881c <setvbuf+0x5c>
 8008816:	4638      	mov	r0, r7
 8008818:	f000 fa28 	bl	8008c6c <_free_r>
 800881c:	2300      	movs	r3, #0
 800881e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008820:	2300      	movs	r3, #0
 8008822:	61a3      	str	r3, [r4, #24]
 8008824:	6063      	str	r3, [r4, #4]
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	061b      	lsls	r3, r3, #24
 800882a:	d503      	bpl.n	8008834 <setvbuf+0x74>
 800882c:	6921      	ldr	r1, [r4, #16]
 800882e:	4638      	mov	r0, r7
 8008830:	f000 fa1c 	bl	8008c6c <_free_r>
 8008834:	89a3      	ldrh	r3, [r4, #12]
 8008836:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800883a:	f023 0303 	bic.w	r3, r3, #3
 800883e:	f1b8 0f02 	cmp.w	r8, #2
 8008842:	81a3      	strh	r3, [r4, #12]
 8008844:	d061      	beq.n	800890a <setvbuf+0x14a>
 8008846:	ab01      	add	r3, sp, #4
 8008848:	466a      	mov	r2, sp
 800884a:	4621      	mov	r1, r4
 800884c:	4638      	mov	r0, r7
 800884e:	f000 ff3d 	bl	80096cc <__swhatbuf_r>
 8008852:	89a3      	ldrh	r3, [r4, #12]
 8008854:	4318      	orrs	r0, r3
 8008856:	81a0      	strh	r0, [r4, #12]
 8008858:	bb2d      	cbnz	r5, 80088a6 <setvbuf+0xe6>
 800885a:	9d00      	ldr	r5, [sp, #0]
 800885c:	4628      	mov	r0, r5
 800885e:	f7ff fdb1 	bl	80083c4 <malloc>
 8008862:	4606      	mov	r6, r0
 8008864:	2800      	cmp	r0, #0
 8008866:	d152      	bne.n	800890e <setvbuf+0x14e>
 8008868:	f8dd 9000 	ldr.w	r9, [sp]
 800886c:	45a9      	cmp	r9, r5
 800886e:	d140      	bne.n	80088f2 <setvbuf+0x132>
 8008870:	f04f 35ff 	mov.w	r5, #4294967295
 8008874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008878:	f043 0202 	orr.w	r2, r3, #2
 800887c:	81a2      	strh	r2, [r4, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	60a2      	str	r2, [r4, #8]
 8008882:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8008886:	6022      	str	r2, [r4, #0]
 8008888:	6122      	str	r2, [r4, #16]
 800888a:	2201      	movs	r2, #1
 800888c:	6162      	str	r2, [r4, #20]
 800888e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008890:	07d6      	lsls	r6, r2, #31
 8008892:	d404      	bmi.n	800889e <setvbuf+0xde>
 8008894:	0598      	lsls	r0, r3, #22
 8008896:	d402      	bmi.n	800889e <setvbuf+0xde>
 8008898:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800889a:	f000 f9c7 	bl	8008c2c <__retarget_lock_release_recursive>
 800889e:	4628      	mov	r0, r5
 80088a0:	b003      	add	sp, #12
 80088a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088a6:	2e00      	cmp	r6, #0
 80088a8:	d0d8      	beq.n	800885c <setvbuf+0x9c>
 80088aa:	6a3b      	ldr	r3, [r7, #32]
 80088ac:	b913      	cbnz	r3, 80088b4 <setvbuf+0xf4>
 80088ae:	4638      	mov	r0, r7
 80088b0:	f7ff ff3e 	bl	8008730 <__sinit>
 80088b4:	f1b8 0f01 	cmp.w	r8, #1
 80088b8:	bf08      	it	eq
 80088ba:	89a3      	ldrheq	r3, [r4, #12]
 80088bc:	6026      	str	r6, [r4, #0]
 80088be:	bf04      	itt	eq
 80088c0:	f043 0301 	orreq.w	r3, r3, #1
 80088c4:	81a3      	strheq	r3, [r4, #12]
 80088c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088ca:	f013 0208 	ands.w	r2, r3, #8
 80088ce:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80088d2:	d01e      	beq.n	8008912 <setvbuf+0x152>
 80088d4:	07d9      	lsls	r1, r3, #31
 80088d6:	bf41      	itttt	mi
 80088d8:	2200      	movmi	r2, #0
 80088da:	426d      	negmi	r5, r5
 80088dc:	60a2      	strmi	r2, [r4, #8]
 80088de:	61a5      	strmi	r5, [r4, #24]
 80088e0:	bf58      	it	pl
 80088e2:	60a5      	strpl	r5, [r4, #8]
 80088e4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088e6:	07d2      	lsls	r2, r2, #31
 80088e8:	d401      	bmi.n	80088ee <setvbuf+0x12e>
 80088ea:	059b      	lsls	r3, r3, #22
 80088ec:	d513      	bpl.n	8008916 <setvbuf+0x156>
 80088ee:	2500      	movs	r5, #0
 80088f0:	e7d5      	b.n	800889e <setvbuf+0xde>
 80088f2:	4648      	mov	r0, r9
 80088f4:	f7ff fd66 	bl	80083c4 <malloc>
 80088f8:	4606      	mov	r6, r0
 80088fa:	2800      	cmp	r0, #0
 80088fc:	d0b8      	beq.n	8008870 <setvbuf+0xb0>
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008904:	81a3      	strh	r3, [r4, #12]
 8008906:	464d      	mov	r5, r9
 8008908:	e7cf      	b.n	80088aa <setvbuf+0xea>
 800890a:	2500      	movs	r5, #0
 800890c:	e7b2      	b.n	8008874 <setvbuf+0xb4>
 800890e:	46a9      	mov	r9, r5
 8008910:	e7f5      	b.n	80088fe <setvbuf+0x13e>
 8008912:	60a2      	str	r2, [r4, #8]
 8008914:	e7e6      	b.n	80088e4 <setvbuf+0x124>
 8008916:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008918:	f000 f988 	bl	8008c2c <__retarget_lock_release_recursive>
 800891c:	e7e7      	b.n	80088ee <setvbuf+0x12e>
 800891e:	f04f 35ff 	mov.w	r5, #4294967295
 8008922:	e7bc      	b.n	800889e <setvbuf+0xde>
 8008924:	20000064 	.word	0x20000064

08008928 <siprintf>:
 8008928:	b40e      	push	{r1, r2, r3}
 800892a:	b500      	push	{lr}
 800892c:	b09c      	sub	sp, #112	@ 0x70
 800892e:	ab1d      	add	r3, sp, #116	@ 0x74
 8008930:	9002      	str	r0, [sp, #8]
 8008932:	9006      	str	r0, [sp, #24]
 8008934:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008938:	4809      	ldr	r0, [pc, #36]	@ (8008960 <siprintf+0x38>)
 800893a:	9107      	str	r1, [sp, #28]
 800893c:	9104      	str	r1, [sp, #16]
 800893e:	4909      	ldr	r1, [pc, #36]	@ (8008964 <siprintf+0x3c>)
 8008940:	f853 2b04 	ldr.w	r2, [r3], #4
 8008944:	9105      	str	r1, [sp, #20]
 8008946:	6800      	ldr	r0, [r0, #0]
 8008948:	9301      	str	r3, [sp, #4]
 800894a:	a902      	add	r1, sp, #8
 800894c:	f000 fa34 	bl	8008db8 <_svfiprintf_r>
 8008950:	9b02      	ldr	r3, [sp, #8]
 8008952:	2200      	movs	r2, #0
 8008954:	701a      	strb	r2, [r3, #0]
 8008956:	b01c      	add	sp, #112	@ 0x70
 8008958:	f85d eb04 	ldr.w	lr, [sp], #4
 800895c:	b003      	add	sp, #12
 800895e:	4770      	bx	lr
 8008960:	20000064 	.word	0x20000064
 8008964:	ffff0208 	.word	0xffff0208

08008968 <__sread>:
 8008968:	b510      	push	{r4, lr}
 800896a:	460c      	mov	r4, r1
 800896c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008970:	f000 f8fc 	bl	8008b6c <_read_r>
 8008974:	2800      	cmp	r0, #0
 8008976:	bfab      	itete	ge
 8008978:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800897a:	89a3      	ldrhlt	r3, [r4, #12]
 800897c:	181b      	addge	r3, r3, r0
 800897e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008982:	bfac      	ite	ge
 8008984:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008986:	81a3      	strhlt	r3, [r4, #12]
 8008988:	bd10      	pop	{r4, pc}

0800898a <__swrite>:
 800898a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800898e:	461f      	mov	r7, r3
 8008990:	898b      	ldrh	r3, [r1, #12]
 8008992:	05db      	lsls	r3, r3, #23
 8008994:	4605      	mov	r5, r0
 8008996:	460c      	mov	r4, r1
 8008998:	4616      	mov	r6, r2
 800899a:	d505      	bpl.n	80089a8 <__swrite+0x1e>
 800899c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a0:	2302      	movs	r3, #2
 80089a2:	2200      	movs	r2, #0
 80089a4:	f000 f8d0 	bl	8008b48 <_lseek_r>
 80089a8:	89a3      	ldrh	r3, [r4, #12]
 80089aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089b2:	81a3      	strh	r3, [r4, #12]
 80089b4:	4632      	mov	r2, r6
 80089b6:	463b      	mov	r3, r7
 80089b8:	4628      	mov	r0, r5
 80089ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089be:	f000 b8f7 	b.w	8008bb0 <_write_r>

080089c2 <__sseek>:
 80089c2:	b510      	push	{r4, lr}
 80089c4:	460c      	mov	r4, r1
 80089c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ca:	f000 f8bd 	bl	8008b48 <_lseek_r>
 80089ce:	1c43      	adds	r3, r0, #1
 80089d0:	89a3      	ldrh	r3, [r4, #12]
 80089d2:	bf15      	itete	ne
 80089d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089de:	81a3      	strheq	r3, [r4, #12]
 80089e0:	bf18      	it	ne
 80089e2:	81a3      	strhne	r3, [r4, #12]
 80089e4:	bd10      	pop	{r4, pc}

080089e6 <__sclose>:
 80089e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ea:	f000 b89d 	b.w	8008b28 <_close_r>

080089ee <__swbuf_r>:
 80089ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f0:	460e      	mov	r6, r1
 80089f2:	4614      	mov	r4, r2
 80089f4:	4605      	mov	r5, r0
 80089f6:	b118      	cbz	r0, 8008a00 <__swbuf_r+0x12>
 80089f8:	6a03      	ldr	r3, [r0, #32]
 80089fa:	b90b      	cbnz	r3, 8008a00 <__swbuf_r+0x12>
 80089fc:	f7ff fe98 	bl	8008730 <__sinit>
 8008a00:	69a3      	ldr	r3, [r4, #24]
 8008a02:	60a3      	str	r3, [r4, #8]
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	071a      	lsls	r2, r3, #28
 8008a08:	d501      	bpl.n	8008a0e <__swbuf_r+0x20>
 8008a0a:	6923      	ldr	r3, [r4, #16]
 8008a0c:	b943      	cbnz	r3, 8008a20 <__swbuf_r+0x32>
 8008a0e:	4621      	mov	r1, r4
 8008a10:	4628      	mov	r0, r5
 8008a12:	f000 f82b 	bl	8008a6c <__swsetup_r>
 8008a16:	b118      	cbz	r0, 8008a20 <__swbuf_r+0x32>
 8008a18:	f04f 37ff 	mov.w	r7, #4294967295
 8008a1c:	4638      	mov	r0, r7
 8008a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a20:	6823      	ldr	r3, [r4, #0]
 8008a22:	6922      	ldr	r2, [r4, #16]
 8008a24:	1a98      	subs	r0, r3, r2
 8008a26:	6963      	ldr	r3, [r4, #20]
 8008a28:	b2f6      	uxtb	r6, r6
 8008a2a:	4283      	cmp	r3, r0
 8008a2c:	4637      	mov	r7, r6
 8008a2e:	dc05      	bgt.n	8008a3c <__swbuf_r+0x4e>
 8008a30:	4621      	mov	r1, r4
 8008a32:	4628      	mov	r0, r5
 8008a34:	f000 fe10 	bl	8009658 <_fflush_r>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	d1ed      	bne.n	8008a18 <__swbuf_r+0x2a>
 8008a3c:	68a3      	ldr	r3, [r4, #8]
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	60a3      	str	r3, [r4, #8]
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	1c5a      	adds	r2, r3, #1
 8008a46:	6022      	str	r2, [r4, #0]
 8008a48:	701e      	strb	r6, [r3, #0]
 8008a4a:	6962      	ldr	r2, [r4, #20]
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d004      	beq.n	8008a5c <__swbuf_r+0x6e>
 8008a52:	89a3      	ldrh	r3, [r4, #12]
 8008a54:	07db      	lsls	r3, r3, #31
 8008a56:	d5e1      	bpl.n	8008a1c <__swbuf_r+0x2e>
 8008a58:	2e0a      	cmp	r6, #10
 8008a5a:	d1df      	bne.n	8008a1c <__swbuf_r+0x2e>
 8008a5c:	4621      	mov	r1, r4
 8008a5e:	4628      	mov	r0, r5
 8008a60:	f000 fdfa 	bl	8009658 <_fflush_r>
 8008a64:	2800      	cmp	r0, #0
 8008a66:	d0d9      	beq.n	8008a1c <__swbuf_r+0x2e>
 8008a68:	e7d6      	b.n	8008a18 <__swbuf_r+0x2a>
	...

08008a6c <__swsetup_r>:
 8008a6c:	b538      	push	{r3, r4, r5, lr}
 8008a6e:	4b29      	ldr	r3, [pc, #164]	@ (8008b14 <__swsetup_r+0xa8>)
 8008a70:	4605      	mov	r5, r0
 8008a72:	6818      	ldr	r0, [r3, #0]
 8008a74:	460c      	mov	r4, r1
 8008a76:	b118      	cbz	r0, 8008a80 <__swsetup_r+0x14>
 8008a78:	6a03      	ldr	r3, [r0, #32]
 8008a7a:	b90b      	cbnz	r3, 8008a80 <__swsetup_r+0x14>
 8008a7c:	f7ff fe58 	bl	8008730 <__sinit>
 8008a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a84:	0719      	lsls	r1, r3, #28
 8008a86:	d422      	bmi.n	8008ace <__swsetup_r+0x62>
 8008a88:	06da      	lsls	r2, r3, #27
 8008a8a:	d407      	bmi.n	8008a9c <__swsetup_r+0x30>
 8008a8c:	2209      	movs	r2, #9
 8008a8e:	602a      	str	r2, [r5, #0]
 8008a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9a:	e033      	b.n	8008b04 <__swsetup_r+0x98>
 8008a9c:	0758      	lsls	r0, r3, #29
 8008a9e:	d512      	bpl.n	8008ac6 <__swsetup_r+0x5a>
 8008aa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008aa2:	b141      	cbz	r1, 8008ab6 <__swsetup_r+0x4a>
 8008aa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008aa8:	4299      	cmp	r1, r3
 8008aaa:	d002      	beq.n	8008ab2 <__swsetup_r+0x46>
 8008aac:	4628      	mov	r0, r5
 8008aae:	f000 f8dd 	bl	8008c6c <_free_r>
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008abc:	81a3      	strh	r3, [r4, #12]
 8008abe:	2300      	movs	r3, #0
 8008ac0:	6063      	str	r3, [r4, #4]
 8008ac2:	6923      	ldr	r3, [r4, #16]
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	89a3      	ldrh	r3, [r4, #12]
 8008ac8:	f043 0308 	orr.w	r3, r3, #8
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	b94b      	cbnz	r3, 8008ae6 <__swsetup_r+0x7a>
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008adc:	d003      	beq.n	8008ae6 <__swsetup_r+0x7a>
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f000 fe19 	bl	8009718 <__smakebuf_r>
 8008ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aea:	f013 0201 	ands.w	r2, r3, #1
 8008aee:	d00a      	beq.n	8008b06 <__swsetup_r+0x9a>
 8008af0:	2200      	movs	r2, #0
 8008af2:	60a2      	str	r2, [r4, #8]
 8008af4:	6962      	ldr	r2, [r4, #20]
 8008af6:	4252      	negs	r2, r2
 8008af8:	61a2      	str	r2, [r4, #24]
 8008afa:	6922      	ldr	r2, [r4, #16]
 8008afc:	b942      	cbnz	r2, 8008b10 <__swsetup_r+0xa4>
 8008afe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b02:	d1c5      	bne.n	8008a90 <__swsetup_r+0x24>
 8008b04:	bd38      	pop	{r3, r4, r5, pc}
 8008b06:	0799      	lsls	r1, r3, #30
 8008b08:	bf58      	it	pl
 8008b0a:	6962      	ldrpl	r2, [r4, #20]
 8008b0c:	60a2      	str	r2, [r4, #8]
 8008b0e:	e7f4      	b.n	8008afa <__swsetup_r+0x8e>
 8008b10:	2000      	movs	r0, #0
 8008b12:	e7f7      	b.n	8008b04 <__swsetup_r+0x98>
 8008b14:	20000064 	.word	0x20000064

08008b18 <memset>:
 8008b18:	4402      	add	r2, r0
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d100      	bne.n	8008b22 <memset+0xa>
 8008b20:	4770      	bx	lr
 8008b22:	f803 1b01 	strb.w	r1, [r3], #1
 8008b26:	e7f9      	b.n	8008b1c <memset+0x4>

08008b28 <_close_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4d06      	ldr	r5, [pc, #24]	@ (8008b44 <_close_r+0x1c>)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	602b      	str	r3, [r5, #0]
 8008b34:	f7fb f876 	bl	8003c24 <_close>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_close_r+0x1a>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_close_r+0x1a>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	20001480 	.word	0x20001480

08008b48 <_lseek_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4d07      	ldr	r5, [pc, #28]	@ (8008b68 <_lseek_r+0x20>)
 8008b4c:	4604      	mov	r4, r0
 8008b4e:	4608      	mov	r0, r1
 8008b50:	4611      	mov	r1, r2
 8008b52:	2200      	movs	r2, #0
 8008b54:	602a      	str	r2, [r5, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f7fb f870 	bl	8003c3c <_lseek>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_lseek_r+0x1e>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_lseek_r+0x1e>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	20001480 	.word	0x20001480

08008b6c <_read_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	4d07      	ldr	r5, [pc, #28]	@ (8008b8c <_read_r+0x20>)
 8008b70:	4604      	mov	r4, r0
 8008b72:	4608      	mov	r0, r1
 8008b74:	4611      	mov	r1, r2
 8008b76:	2200      	movs	r2, #0
 8008b78:	602a      	str	r2, [r5, #0]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	f7fb f844 	bl	8003c08 <_read>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_read_r+0x1e>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_read_r+0x1e>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	20001480 	.word	0x20001480

08008b90 <_sbrk_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4d06      	ldr	r5, [pc, #24]	@ (8008bac <_sbrk_r+0x1c>)
 8008b94:	2300      	movs	r3, #0
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	602b      	str	r3, [r5, #0]
 8008b9c:	f7fb f850 	bl	8003c40 <_sbrk>
 8008ba0:	1c43      	adds	r3, r0, #1
 8008ba2:	d102      	bne.n	8008baa <_sbrk_r+0x1a>
 8008ba4:	682b      	ldr	r3, [r5, #0]
 8008ba6:	b103      	cbz	r3, 8008baa <_sbrk_r+0x1a>
 8008ba8:	6023      	str	r3, [r4, #0]
 8008baa:	bd38      	pop	{r3, r4, r5, pc}
 8008bac:	20001480 	.word	0x20001480

08008bb0 <_write_r>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4d07      	ldr	r5, [pc, #28]	@ (8008bd0 <_write_r+0x20>)
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	4608      	mov	r0, r1
 8008bb8:	4611      	mov	r1, r2
 8008bba:	2200      	movs	r2, #0
 8008bbc:	602a      	str	r2, [r5, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	f7fe fdc2 	bl	8007748 <_write>
 8008bc4:	1c43      	adds	r3, r0, #1
 8008bc6:	d102      	bne.n	8008bce <_write_r+0x1e>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	b103      	cbz	r3, 8008bce <_write_r+0x1e>
 8008bcc:	6023      	str	r3, [r4, #0]
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	20001480 	.word	0x20001480

08008bd4 <__errno>:
 8008bd4:	4b01      	ldr	r3, [pc, #4]	@ (8008bdc <__errno+0x8>)
 8008bd6:	6818      	ldr	r0, [r3, #0]
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	20000064 	.word	0x20000064

08008be0 <__libc_init_array>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	4d0d      	ldr	r5, [pc, #52]	@ (8008c18 <__libc_init_array+0x38>)
 8008be4:	4c0d      	ldr	r4, [pc, #52]	@ (8008c1c <__libc_init_array+0x3c>)
 8008be6:	1b64      	subs	r4, r4, r5
 8008be8:	10a4      	asrs	r4, r4, #2
 8008bea:	2600      	movs	r6, #0
 8008bec:	42a6      	cmp	r6, r4
 8008bee:	d109      	bne.n	8008c04 <__libc_init_array+0x24>
 8008bf0:	4d0b      	ldr	r5, [pc, #44]	@ (8008c20 <__libc_init_array+0x40>)
 8008bf2:	4c0c      	ldr	r4, [pc, #48]	@ (8008c24 <__libc_init_array+0x44>)
 8008bf4:	f000 fe98 	bl	8009928 <_init>
 8008bf8:	1b64      	subs	r4, r4, r5
 8008bfa:	10a4      	asrs	r4, r4, #2
 8008bfc:	2600      	movs	r6, #0
 8008bfe:	42a6      	cmp	r6, r4
 8008c00:	d105      	bne.n	8008c0e <__libc_init_array+0x2e>
 8008c02:	bd70      	pop	{r4, r5, r6, pc}
 8008c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c08:	4798      	blx	r3
 8008c0a:	3601      	adds	r6, #1
 8008c0c:	e7ee      	b.n	8008bec <__libc_init_array+0xc>
 8008c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c12:	4798      	blx	r3
 8008c14:	3601      	adds	r6, #1
 8008c16:	e7f2      	b.n	8008bfe <__libc_init_array+0x1e>
 8008c18:	0806543c 	.word	0x0806543c
 8008c1c:	0806543c 	.word	0x0806543c
 8008c20:	0806543c 	.word	0x0806543c
 8008c24:	08065440 	.word	0x08065440

08008c28 <__retarget_lock_init_recursive>:
 8008c28:	4770      	bx	lr

08008c2a <__retarget_lock_acquire_recursive>:
 8008c2a:	4770      	bx	lr

08008c2c <__retarget_lock_release_recursive>:
 8008c2c:	4770      	bx	lr
	...

08008c30 <__assert_func>:
 8008c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c32:	4614      	mov	r4, r2
 8008c34:	461a      	mov	r2, r3
 8008c36:	4b09      	ldr	r3, [pc, #36]	@ (8008c5c <__assert_func+0x2c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	68d8      	ldr	r0, [r3, #12]
 8008c3e:	b954      	cbnz	r4, 8008c56 <__assert_func+0x26>
 8008c40:	4b07      	ldr	r3, [pc, #28]	@ (8008c60 <__assert_func+0x30>)
 8008c42:	461c      	mov	r4, r3
 8008c44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c48:	9100      	str	r1, [sp, #0]
 8008c4a:	462b      	mov	r3, r5
 8008c4c:	4905      	ldr	r1, [pc, #20]	@ (8008c64 <__assert_func+0x34>)
 8008c4e:	f000 fd2b 	bl	80096a8 <fiprintf>
 8008c52:	f000 fde7 	bl	8009824 <abort>
 8008c56:	4b04      	ldr	r3, [pc, #16]	@ (8008c68 <__assert_func+0x38>)
 8008c58:	e7f4      	b.n	8008c44 <__assert_func+0x14>
 8008c5a:	bf00      	nop
 8008c5c:	20000064 	.word	0x20000064
 8008c60:	080653fe 	.word	0x080653fe
 8008c64:	080653d0 	.word	0x080653d0
 8008c68:	080653c3 	.word	0x080653c3

08008c6c <_free_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4605      	mov	r5, r0
 8008c70:	2900      	cmp	r1, #0
 8008c72:	d041      	beq.n	8008cf8 <_free_r+0x8c>
 8008c74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c78:	1f0c      	subs	r4, r1, #4
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bfb8      	it	lt
 8008c7e:	18e4      	addlt	r4, r4, r3
 8008c80:	f7ff fc52 	bl	8008528 <__malloc_lock>
 8008c84:	4a1d      	ldr	r2, [pc, #116]	@ (8008cfc <_free_r+0x90>)
 8008c86:	6813      	ldr	r3, [r2, #0]
 8008c88:	b933      	cbnz	r3, 8008c98 <_free_r+0x2c>
 8008c8a:	6063      	str	r3, [r4, #4]
 8008c8c:	6014      	str	r4, [r2, #0]
 8008c8e:	4628      	mov	r0, r5
 8008c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c94:	f7ff bc4e 	b.w	8008534 <__malloc_unlock>
 8008c98:	42a3      	cmp	r3, r4
 8008c9a:	d908      	bls.n	8008cae <_free_r+0x42>
 8008c9c:	6820      	ldr	r0, [r4, #0]
 8008c9e:	1821      	adds	r1, r4, r0
 8008ca0:	428b      	cmp	r3, r1
 8008ca2:	bf01      	itttt	eq
 8008ca4:	6819      	ldreq	r1, [r3, #0]
 8008ca6:	685b      	ldreq	r3, [r3, #4]
 8008ca8:	1809      	addeq	r1, r1, r0
 8008caa:	6021      	streq	r1, [r4, #0]
 8008cac:	e7ed      	b.n	8008c8a <_free_r+0x1e>
 8008cae:	461a      	mov	r2, r3
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	b10b      	cbz	r3, 8008cb8 <_free_r+0x4c>
 8008cb4:	42a3      	cmp	r3, r4
 8008cb6:	d9fa      	bls.n	8008cae <_free_r+0x42>
 8008cb8:	6811      	ldr	r1, [r2, #0]
 8008cba:	1850      	adds	r0, r2, r1
 8008cbc:	42a0      	cmp	r0, r4
 8008cbe:	d10b      	bne.n	8008cd8 <_free_r+0x6c>
 8008cc0:	6820      	ldr	r0, [r4, #0]
 8008cc2:	4401      	add	r1, r0
 8008cc4:	1850      	adds	r0, r2, r1
 8008cc6:	4283      	cmp	r3, r0
 8008cc8:	6011      	str	r1, [r2, #0]
 8008cca:	d1e0      	bne.n	8008c8e <_free_r+0x22>
 8008ccc:	6818      	ldr	r0, [r3, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	6053      	str	r3, [r2, #4]
 8008cd2:	4408      	add	r0, r1
 8008cd4:	6010      	str	r0, [r2, #0]
 8008cd6:	e7da      	b.n	8008c8e <_free_r+0x22>
 8008cd8:	d902      	bls.n	8008ce0 <_free_r+0x74>
 8008cda:	230c      	movs	r3, #12
 8008cdc:	602b      	str	r3, [r5, #0]
 8008cde:	e7d6      	b.n	8008c8e <_free_r+0x22>
 8008ce0:	6820      	ldr	r0, [r4, #0]
 8008ce2:	1821      	adds	r1, r4, r0
 8008ce4:	428b      	cmp	r3, r1
 8008ce6:	bf04      	itt	eq
 8008ce8:	6819      	ldreq	r1, [r3, #0]
 8008cea:	685b      	ldreq	r3, [r3, #4]
 8008cec:	6063      	str	r3, [r4, #4]
 8008cee:	bf04      	itt	eq
 8008cf0:	1809      	addeq	r1, r1, r0
 8008cf2:	6021      	streq	r1, [r4, #0]
 8008cf4:	6054      	str	r4, [r2, #4]
 8008cf6:	e7ca      	b.n	8008c8e <_free_r+0x22>
 8008cf8:	bd38      	pop	{r3, r4, r5, pc}
 8008cfa:	bf00      	nop
 8008cfc:	20001340 	.word	0x20001340

08008d00 <__ssputs_r>:
 8008d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d04:	688e      	ldr	r6, [r1, #8]
 8008d06:	461f      	mov	r7, r3
 8008d08:	42be      	cmp	r6, r7
 8008d0a:	680b      	ldr	r3, [r1, #0]
 8008d0c:	4682      	mov	sl, r0
 8008d0e:	460c      	mov	r4, r1
 8008d10:	4690      	mov	r8, r2
 8008d12:	d82d      	bhi.n	8008d70 <__ssputs_r+0x70>
 8008d14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d1c:	d026      	beq.n	8008d6c <__ssputs_r+0x6c>
 8008d1e:	6965      	ldr	r5, [r4, #20]
 8008d20:	6909      	ldr	r1, [r1, #16]
 8008d22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d26:	eba3 0901 	sub.w	r9, r3, r1
 8008d2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d2e:	1c7b      	adds	r3, r7, #1
 8008d30:	444b      	add	r3, r9
 8008d32:	106d      	asrs	r5, r5, #1
 8008d34:	429d      	cmp	r5, r3
 8008d36:	bf38      	it	cc
 8008d38:	461d      	movcc	r5, r3
 8008d3a:	0553      	lsls	r3, r2, #21
 8008d3c:	d527      	bpl.n	8008d8e <__ssputs_r+0x8e>
 8008d3e:	4629      	mov	r1, r5
 8008d40:	f7ff fb72 	bl	8008428 <_malloc_r>
 8008d44:	4606      	mov	r6, r0
 8008d46:	b360      	cbz	r0, 8008da2 <__ssputs_r+0xa2>
 8008d48:	6921      	ldr	r1, [r4, #16]
 8008d4a:	464a      	mov	r2, r9
 8008d4c:	f000 fd5c 	bl	8009808 <memcpy>
 8008d50:	89a3      	ldrh	r3, [r4, #12]
 8008d52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d5a:	81a3      	strh	r3, [r4, #12]
 8008d5c:	6126      	str	r6, [r4, #16]
 8008d5e:	6165      	str	r5, [r4, #20]
 8008d60:	444e      	add	r6, r9
 8008d62:	eba5 0509 	sub.w	r5, r5, r9
 8008d66:	6026      	str	r6, [r4, #0]
 8008d68:	60a5      	str	r5, [r4, #8]
 8008d6a:	463e      	mov	r6, r7
 8008d6c:	42be      	cmp	r6, r7
 8008d6e:	d900      	bls.n	8008d72 <__ssputs_r+0x72>
 8008d70:	463e      	mov	r6, r7
 8008d72:	6820      	ldr	r0, [r4, #0]
 8008d74:	4632      	mov	r2, r6
 8008d76:	4641      	mov	r1, r8
 8008d78:	f000 fd0a 	bl	8009790 <memmove>
 8008d7c:	68a3      	ldr	r3, [r4, #8]
 8008d7e:	1b9b      	subs	r3, r3, r6
 8008d80:	60a3      	str	r3, [r4, #8]
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	4433      	add	r3, r6
 8008d86:	6023      	str	r3, [r4, #0]
 8008d88:	2000      	movs	r0, #0
 8008d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d8e:	462a      	mov	r2, r5
 8008d90:	f000 fd4f 	bl	8009832 <_realloc_r>
 8008d94:	4606      	mov	r6, r0
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d1e0      	bne.n	8008d5c <__ssputs_r+0x5c>
 8008d9a:	6921      	ldr	r1, [r4, #16]
 8008d9c:	4650      	mov	r0, sl
 8008d9e:	f7ff ff65 	bl	8008c6c <_free_r>
 8008da2:	230c      	movs	r3, #12
 8008da4:	f8ca 3000 	str.w	r3, [sl]
 8008da8:	89a3      	ldrh	r3, [r4, #12]
 8008daa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dae:	81a3      	strh	r3, [r4, #12]
 8008db0:	f04f 30ff 	mov.w	r0, #4294967295
 8008db4:	e7e9      	b.n	8008d8a <__ssputs_r+0x8a>
	...

08008db8 <_svfiprintf_r>:
 8008db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	4698      	mov	r8, r3
 8008dbe:	898b      	ldrh	r3, [r1, #12]
 8008dc0:	061b      	lsls	r3, r3, #24
 8008dc2:	b09d      	sub	sp, #116	@ 0x74
 8008dc4:	4607      	mov	r7, r0
 8008dc6:	460d      	mov	r5, r1
 8008dc8:	4614      	mov	r4, r2
 8008dca:	d510      	bpl.n	8008dee <_svfiprintf_r+0x36>
 8008dcc:	690b      	ldr	r3, [r1, #16]
 8008dce:	b973      	cbnz	r3, 8008dee <_svfiprintf_r+0x36>
 8008dd0:	2140      	movs	r1, #64	@ 0x40
 8008dd2:	f7ff fb29 	bl	8008428 <_malloc_r>
 8008dd6:	6028      	str	r0, [r5, #0]
 8008dd8:	6128      	str	r0, [r5, #16]
 8008dda:	b930      	cbnz	r0, 8008dea <_svfiprintf_r+0x32>
 8008ddc:	230c      	movs	r3, #12
 8008dde:	603b      	str	r3, [r7, #0]
 8008de0:	f04f 30ff 	mov.w	r0, #4294967295
 8008de4:	b01d      	add	sp, #116	@ 0x74
 8008de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dea:	2340      	movs	r3, #64	@ 0x40
 8008dec:	616b      	str	r3, [r5, #20]
 8008dee:	2300      	movs	r3, #0
 8008df0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df2:	2320      	movs	r3, #32
 8008df4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008df8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dfc:	2330      	movs	r3, #48	@ 0x30
 8008dfe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008f9c <_svfiprintf_r+0x1e4>
 8008e02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e06:	f04f 0901 	mov.w	r9, #1
 8008e0a:	4623      	mov	r3, r4
 8008e0c:	469a      	mov	sl, r3
 8008e0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e12:	b10a      	cbz	r2, 8008e18 <_svfiprintf_r+0x60>
 8008e14:	2a25      	cmp	r2, #37	@ 0x25
 8008e16:	d1f9      	bne.n	8008e0c <_svfiprintf_r+0x54>
 8008e18:	ebba 0b04 	subs.w	fp, sl, r4
 8008e1c:	d00b      	beq.n	8008e36 <_svfiprintf_r+0x7e>
 8008e1e:	465b      	mov	r3, fp
 8008e20:	4622      	mov	r2, r4
 8008e22:	4629      	mov	r1, r5
 8008e24:	4638      	mov	r0, r7
 8008e26:	f7ff ff6b 	bl	8008d00 <__ssputs_r>
 8008e2a:	3001      	adds	r0, #1
 8008e2c:	f000 80a7 	beq.w	8008f7e <_svfiprintf_r+0x1c6>
 8008e30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e32:	445a      	add	r2, fp
 8008e34:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e36:	f89a 3000 	ldrb.w	r3, [sl]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 809f 	beq.w	8008f7e <_svfiprintf_r+0x1c6>
 8008e40:	2300      	movs	r3, #0
 8008e42:	f04f 32ff 	mov.w	r2, #4294967295
 8008e46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e4a:	f10a 0a01 	add.w	sl, sl, #1
 8008e4e:	9304      	str	r3, [sp, #16]
 8008e50:	9307      	str	r3, [sp, #28]
 8008e52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e56:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e58:	4654      	mov	r4, sl
 8008e5a:	2205      	movs	r2, #5
 8008e5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e60:	484e      	ldr	r0, [pc, #312]	@ (8008f9c <_svfiprintf_r+0x1e4>)
 8008e62:	f7f7 f9dd 	bl	8000220 <memchr>
 8008e66:	9a04      	ldr	r2, [sp, #16]
 8008e68:	b9d8      	cbnz	r0, 8008ea2 <_svfiprintf_r+0xea>
 8008e6a:	06d0      	lsls	r0, r2, #27
 8008e6c:	bf44      	itt	mi
 8008e6e:	2320      	movmi	r3, #32
 8008e70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e74:	0711      	lsls	r1, r2, #28
 8008e76:	bf44      	itt	mi
 8008e78:	232b      	movmi	r3, #43	@ 0x2b
 8008e7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e7e:	f89a 3000 	ldrb.w	r3, [sl]
 8008e82:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e84:	d015      	beq.n	8008eb2 <_svfiprintf_r+0xfa>
 8008e86:	9a07      	ldr	r2, [sp, #28]
 8008e88:	4654      	mov	r4, sl
 8008e8a:	2000      	movs	r0, #0
 8008e8c:	f04f 0c0a 	mov.w	ip, #10
 8008e90:	4621      	mov	r1, r4
 8008e92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e96:	3b30      	subs	r3, #48	@ 0x30
 8008e98:	2b09      	cmp	r3, #9
 8008e9a:	d94b      	bls.n	8008f34 <_svfiprintf_r+0x17c>
 8008e9c:	b1b0      	cbz	r0, 8008ecc <_svfiprintf_r+0x114>
 8008e9e:	9207      	str	r2, [sp, #28]
 8008ea0:	e014      	b.n	8008ecc <_svfiprintf_r+0x114>
 8008ea2:	eba0 0308 	sub.w	r3, r0, r8
 8008ea6:	fa09 f303 	lsl.w	r3, r9, r3
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	9304      	str	r3, [sp, #16]
 8008eae:	46a2      	mov	sl, r4
 8008eb0:	e7d2      	b.n	8008e58 <_svfiprintf_r+0xa0>
 8008eb2:	9b03      	ldr	r3, [sp, #12]
 8008eb4:	1d19      	adds	r1, r3, #4
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	9103      	str	r1, [sp, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	bfbb      	ittet	lt
 8008ebe:	425b      	neglt	r3, r3
 8008ec0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ec4:	9307      	strge	r3, [sp, #28]
 8008ec6:	9307      	strlt	r3, [sp, #28]
 8008ec8:	bfb8      	it	lt
 8008eca:	9204      	strlt	r2, [sp, #16]
 8008ecc:	7823      	ldrb	r3, [r4, #0]
 8008ece:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ed0:	d10a      	bne.n	8008ee8 <_svfiprintf_r+0x130>
 8008ed2:	7863      	ldrb	r3, [r4, #1]
 8008ed4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed6:	d132      	bne.n	8008f3e <_svfiprintf_r+0x186>
 8008ed8:	9b03      	ldr	r3, [sp, #12]
 8008eda:	1d1a      	adds	r2, r3, #4
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	9203      	str	r2, [sp, #12]
 8008ee0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ee4:	3402      	adds	r4, #2
 8008ee6:	9305      	str	r3, [sp, #20]
 8008ee8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008fac <_svfiprintf_r+0x1f4>
 8008eec:	7821      	ldrb	r1, [r4, #0]
 8008eee:	2203      	movs	r2, #3
 8008ef0:	4650      	mov	r0, sl
 8008ef2:	f7f7 f995 	bl	8000220 <memchr>
 8008ef6:	b138      	cbz	r0, 8008f08 <_svfiprintf_r+0x150>
 8008ef8:	9b04      	ldr	r3, [sp, #16]
 8008efa:	eba0 000a 	sub.w	r0, r0, sl
 8008efe:	2240      	movs	r2, #64	@ 0x40
 8008f00:	4082      	lsls	r2, r0
 8008f02:	4313      	orrs	r3, r2
 8008f04:	3401      	adds	r4, #1
 8008f06:	9304      	str	r3, [sp, #16]
 8008f08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0c:	4824      	ldr	r0, [pc, #144]	@ (8008fa0 <_svfiprintf_r+0x1e8>)
 8008f0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f12:	2206      	movs	r2, #6
 8008f14:	f7f7 f984 	bl	8000220 <memchr>
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	d036      	beq.n	8008f8a <_svfiprintf_r+0x1d2>
 8008f1c:	4b21      	ldr	r3, [pc, #132]	@ (8008fa4 <_svfiprintf_r+0x1ec>)
 8008f1e:	bb1b      	cbnz	r3, 8008f68 <_svfiprintf_r+0x1b0>
 8008f20:	9b03      	ldr	r3, [sp, #12]
 8008f22:	3307      	adds	r3, #7
 8008f24:	f023 0307 	bic.w	r3, r3, #7
 8008f28:	3308      	adds	r3, #8
 8008f2a:	9303      	str	r3, [sp, #12]
 8008f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f2e:	4433      	add	r3, r6
 8008f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f32:	e76a      	b.n	8008e0a <_svfiprintf_r+0x52>
 8008f34:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f38:	460c      	mov	r4, r1
 8008f3a:	2001      	movs	r0, #1
 8008f3c:	e7a8      	b.n	8008e90 <_svfiprintf_r+0xd8>
 8008f3e:	2300      	movs	r3, #0
 8008f40:	3401      	adds	r4, #1
 8008f42:	9305      	str	r3, [sp, #20]
 8008f44:	4619      	mov	r1, r3
 8008f46:	f04f 0c0a 	mov.w	ip, #10
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f50:	3a30      	subs	r2, #48	@ 0x30
 8008f52:	2a09      	cmp	r2, #9
 8008f54:	d903      	bls.n	8008f5e <_svfiprintf_r+0x1a6>
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d0c6      	beq.n	8008ee8 <_svfiprintf_r+0x130>
 8008f5a:	9105      	str	r1, [sp, #20]
 8008f5c:	e7c4      	b.n	8008ee8 <_svfiprintf_r+0x130>
 8008f5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f62:	4604      	mov	r4, r0
 8008f64:	2301      	movs	r3, #1
 8008f66:	e7f0      	b.n	8008f4a <_svfiprintf_r+0x192>
 8008f68:	ab03      	add	r3, sp, #12
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	462a      	mov	r2, r5
 8008f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8008fa8 <_svfiprintf_r+0x1f0>)
 8008f70:	a904      	add	r1, sp, #16
 8008f72:	4638      	mov	r0, r7
 8008f74:	f3af 8000 	nop.w
 8008f78:	1c42      	adds	r2, r0, #1
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	d1d6      	bne.n	8008f2c <_svfiprintf_r+0x174>
 8008f7e:	89ab      	ldrh	r3, [r5, #12]
 8008f80:	065b      	lsls	r3, r3, #25
 8008f82:	f53f af2d 	bmi.w	8008de0 <_svfiprintf_r+0x28>
 8008f86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f88:	e72c      	b.n	8008de4 <_svfiprintf_r+0x2c>
 8008f8a:	ab03      	add	r3, sp, #12
 8008f8c:	9300      	str	r3, [sp, #0]
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4b05      	ldr	r3, [pc, #20]	@ (8008fa8 <_svfiprintf_r+0x1f0>)
 8008f92:	a904      	add	r1, sp, #16
 8008f94:	4638      	mov	r0, r7
 8008f96:	f000 f9bb 	bl	8009310 <_printf_i>
 8008f9a:	e7ed      	b.n	8008f78 <_svfiprintf_r+0x1c0>
 8008f9c:	080653ff 	.word	0x080653ff
 8008fa0:	08065409 	.word	0x08065409
 8008fa4:	00000000 	.word	0x00000000
 8008fa8:	08008d01 	.word	0x08008d01
 8008fac:	08065405 	.word	0x08065405

08008fb0 <__sfputc_r>:
 8008fb0:	6893      	ldr	r3, [r2, #8]
 8008fb2:	3b01      	subs	r3, #1
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	b410      	push	{r4}
 8008fb8:	6093      	str	r3, [r2, #8]
 8008fba:	da08      	bge.n	8008fce <__sfputc_r+0x1e>
 8008fbc:	6994      	ldr	r4, [r2, #24]
 8008fbe:	42a3      	cmp	r3, r4
 8008fc0:	db01      	blt.n	8008fc6 <__sfputc_r+0x16>
 8008fc2:	290a      	cmp	r1, #10
 8008fc4:	d103      	bne.n	8008fce <__sfputc_r+0x1e>
 8008fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fca:	f7ff bd10 	b.w	80089ee <__swbuf_r>
 8008fce:	6813      	ldr	r3, [r2, #0]
 8008fd0:	1c58      	adds	r0, r3, #1
 8008fd2:	6010      	str	r0, [r2, #0]
 8008fd4:	7019      	strb	r1, [r3, #0]
 8008fd6:	4608      	mov	r0, r1
 8008fd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fdc:	4770      	bx	lr

08008fde <__sfputs_r>:
 8008fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fe0:	4606      	mov	r6, r0
 8008fe2:	460f      	mov	r7, r1
 8008fe4:	4614      	mov	r4, r2
 8008fe6:	18d5      	adds	r5, r2, r3
 8008fe8:	42ac      	cmp	r4, r5
 8008fea:	d101      	bne.n	8008ff0 <__sfputs_r+0x12>
 8008fec:	2000      	movs	r0, #0
 8008fee:	e007      	b.n	8009000 <__sfputs_r+0x22>
 8008ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ff4:	463a      	mov	r2, r7
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f7ff ffda 	bl	8008fb0 <__sfputc_r>
 8008ffc:	1c43      	adds	r3, r0, #1
 8008ffe:	d1f3      	bne.n	8008fe8 <__sfputs_r+0xa>
 8009000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009004 <_vfiprintf_r>:
 8009004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	460d      	mov	r5, r1
 800900a:	b09d      	sub	sp, #116	@ 0x74
 800900c:	4614      	mov	r4, r2
 800900e:	4698      	mov	r8, r3
 8009010:	4606      	mov	r6, r0
 8009012:	b118      	cbz	r0, 800901c <_vfiprintf_r+0x18>
 8009014:	6a03      	ldr	r3, [r0, #32]
 8009016:	b90b      	cbnz	r3, 800901c <_vfiprintf_r+0x18>
 8009018:	f7ff fb8a 	bl	8008730 <__sinit>
 800901c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800901e:	07d9      	lsls	r1, r3, #31
 8009020:	d405      	bmi.n	800902e <_vfiprintf_r+0x2a>
 8009022:	89ab      	ldrh	r3, [r5, #12]
 8009024:	059a      	lsls	r2, r3, #22
 8009026:	d402      	bmi.n	800902e <_vfiprintf_r+0x2a>
 8009028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800902a:	f7ff fdfe 	bl	8008c2a <__retarget_lock_acquire_recursive>
 800902e:	89ab      	ldrh	r3, [r5, #12]
 8009030:	071b      	lsls	r3, r3, #28
 8009032:	d501      	bpl.n	8009038 <_vfiprintf_r+0x34>
 8009034:	692b      	ldr	r3, [r5, #16]
 8009036:	b99b      	cbnz	r3, 8009060 <_vfiprintf_r+0x5c>
 8009038:	4629      	mov	r1, r5
 800903a:	4630      	mov	r0, r6
 800903c:	f7ff fd16 	bl	8008a6c <__swsetup_r>
 8009040:	b170      	cbz	r0, 8009060 <_vfiprintf_r+0x5c>
 8009042:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009044:	07dc      	lsls	r4, r3, #31
 8009046:	d504      	bpl.n	8009052 <_vfiprintf_r+0x4e>
 8009048:	f04f 30ff 	mov.w	r0, #4294967295
 800904c:	b01d      	add	sp, #116	@ 0x74
 800904e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009052:	89ab      	ldrh	r3, [r5, #12]
 8009054:	0598      	lsls	r0, r3, #22
 8009056:	d4f7      	bmi.n	8009048 <_vfiprintf_r+0x44>
 8009058:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800905a:	f7ff fde7 	bl	8008c2c <__retarget_lock_release_recursive>
 800905e:	e7f3      	b.n	8009048 <_vfiprintf_r+0x44>
 8009060:	2300      	movs	r3, #0
 8009062:	9309      	str	r3, [sp, #36]	@ 0x24
 8009064:	2320      	movs	r3, #32
 8009066:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800906a:	f8cd 800c 	str.w	r8, [sp, #12]
 800906e:	2330      	movs	r3, #48	@ 0x30
 8009070:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009220 <_vfiprintf_r+0x21c>
 8009074:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009078:	f04f 0901 	mov.w	r9, #1
 800907c:	4623      	mov	r3, r4
 800907e:	469a      	mov	sl, r3
 8009080:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009084:	b10a      	cbz	r2, 800908a <_vfiprintf_r+0x86>
 8009086:	2a25      	cmp	r2, #37	@ 0x25
 8009088:	d1f9      	bne.n	800907e <_vfiprintf_r+0x7a>
 800908a:	ebba 0b04 	subs.w	fp, sl, r4
 800908e:	d00b      	beq.n	80090a8 <_vfiprintf_r+0xa4>
 8009090:	465b      	mov	r3, fp
 8009092:	4622      	mov	r2, r4
 8009094:	4629      	mov	r1, r5
 8009096:	4630      	mov	r0, r6
 8009098:	f7ff ffa1 	bl	8008fde <__sfputs_r>
 800909c:	3001      	adds	r0, #1
 800909e:	f000 80a7 	beq.w	80091f0 <_vfiprintf_r+0x1ec>
 80090a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090a4:	445a      	add	r2, fp
 80090a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80090a8:	f89a 3000 	ldrb.w	r3, [sl]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 809f 	beq.w	80091f0 <_vfiprintf_r+0x1ec>
 80090b2:	2300      	movs	r3, #0
 80090b4:	f04f 32ff 	mov.w	r2, #4294967295
 80090b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090bc:	f10a 0a01 	add.w	sl, sl, #1
 80090c0:	9304      	str	r3, [sp, #16]
 80090c2:	9307      	str	r3, [sp, #28]
 80090c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80090ca:	4654      	mov	r4, sl
 80090cc:	2205      	movs	r2, #5
 80090ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d2:	4853      	ldr	r0, [pc, #332]	@ (8009220 <_vfiprintf_r+0x21c>)
 80090d4:	f7f7 f8a4 	bl	8000220 <memchr>
 80090d8:	9a04      	ldr	r2, [sp, #16]
 80090da:	b9d8      	cbnz	r0, 8009114 <_vfiprintf_r+0x110>
 80090dc:	06d1      	lsls	r1, r2, #27
 80090de:	bf44      	itt	mi
 80090e0:	2320      	movmi	r3, #32
 80090e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090e6:	0713      	lsls	r3, r2, #28
 80090e8:	bf44      	itt	mi
 80090ea:	232b      	movmi	r3, #43	@ 0x2b
 80090ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090f0:	f89a 3000 	ldrb.w	r3, [sl]
 80090f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80090f6:	d015      	beq.n	8009124 <_vfiprintf_r+0x120>
 80090f8:	9a07      	ldr	r2, [sp, #28]
 80090fa:	4654      	mov	r4, sl
 80090fc:	2000      	movs	r0, #0
 80090fe:	f04f 0c0a 	mov.w	ip, #10
 8009102:	4621      	mov	r1, r4
 8009104:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009108:	3b30      	subs	r3, #48	@ 0x30
 800910a:	2b09      	cmp	r3, #9
 800910c:	d94b      	bls.n	80091a6 <_vfiprintf_r+0x1a2>
 800910e:	b1b0      	cbz	r0, 800913e <_vfiprintf_r+0x13a>
 8009110:	9207      	str	r2, [sp, #28]
 8009112:	e014      	b.n	800913e <_vfiprintf_r+0x13a>
 8009114:	eba0 0308 	sub.w	r3, r0, r8
 8009118:	fa09 f303 	lsl.w	r3, r9, r3
 800911c:	4313      	orrs	r3, r2
 800911e:	9304      	str	r3, [sp, #16]
 8009120:	46a2      	mov	sl, r4
 8009122:	e7d2      	b.n	80090ca <_vfiprintf_r+0xc6>
 8009124:	9b03      	ldr	r3, [sp, #12]
 8009126:	1d19      	adds	r1, r3, #4
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	9103      	str	r1, [sp, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	bfbb      	ittet	lt
 8009130:	425b      	neglt	r3, r3
 8009132:	f042 0202 	orrlt.w	r2, r2, #2
 8009136:	9307      	strge	r3, [sp, #28]
 8009138:	9307      	strlt	r3, [sp, #28]
 800913a:	bfb8      	it	lt
 800913c:	9204      	strlt	r2, [sp, #16]
 800913e:	7823      	ldrb	r3, [r4, #0]
 8009140:	2b2e      	cmp	r3, #46	@ 0x2e
 8009142:	d10a      	bne.n	800915a <_vfiprintf_r+0x156>
 8009144:	7863      	ldrb	r3, [r4, #1]
 8009146:	2b2a      	cmp	r3, #42	@ 0x2a
 8009148:	d132      	bne.n	80091b0 <_vfiprintf_r+0x1ac>
 800914a:	9b03      	ldr	r3, [sp, #12]
 800914c:	1d1a      	adds	r2, r3, #4
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	9203      	str	r2, [sp, #12]
 8009152:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009156:	3402      	adds	r4, #2
 8009158:	9305      	str	r3, [sp, #20]
 800915a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009230 <_vfiprintf_r+0x22c>
 800915e:	7821      	ldrb	r1, [r4, #0]
 8009160:	2203      	movs	r2, #3
 8009162:	4650      	mov	r0, sl
 8009164:	f7f7 f85c 	bl	8000220 <memchr>
 8009168:	b138      	cbz	r0, 800917a <_vfiprintf_r+0x176>
 800916a:	9b04      	ldr	r3, [sp, #16]
 800916c:	eba0 000a 	sub.w	r0, r0, sl
 8009170:	2240      	movs	r2, #64	@ 0x40
 8009172:	4082      	lsls	r2, r0
 8009174:	4313      	orrs	r3, r2
 8009176:	3401      	adds	r4, #1
 8009178:	9304      	str	r3, [sp, #16]
 800917a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917e:	4829      	ldr	r0, [pc, #164]	@ (8009224 <_vfiprintf_r+0x220>)
 8009180:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009184:	2206      	movs	r2, #6
 8009186:	f7f7 f84b 	bl	8000220 <memchr>
 800918a:	2800      	cmp	r0, #0
 800918c:	d03f      	beq.n	800920e <_vfiprintf_r+0x20a>
 800918e:	4b26      	ldr	r3, [pc, #152]	@ (8009228 <_vfiprintf_r+0x224>)
 8009190:	bb1b      	cbnz	r3, 80091da <_vfiprintf_r+0x1d6>
 8009192:	9b03      	ldr	r3, [sp, #12]
 8009194:	3307      	adds	r3, #7
 8009196:	f023 0307 	bic.w	r3, r3, #7
 800919a:	3308      	adds	r3, #8
 800919c:	9303      	str	r3, [sp, #12]
 800919e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091a0:	443b      	add	r3, r7
 80091a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091a4:	e76a      	b.n	800907c <_vfiprintf_r+0x78>
 80091a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80091aa:	460c      	mov	r4, r1
 80091ac:	2001      	movs	r0, #1
 80091ae:	e7a8      	b.n	8009102 <_vfiprintf_r+0xfe>
 80091b0:	2300      	movs	r3, #0
 80091b2:	3401      	adds	r4, #1
 80091b4:	9305      	str	r3, [sp, #20]
 80091b6:	4619      	mov	r1, r3
 80091b8:	f04f 0c0a 	mov.w	ip, #10
 80091bc:	4620      	mov	r0, r4
 80091be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091c2:	3a30      	subs	r2, #48	@ 0x30
 80091c4:	2a09      	cmp	r2, #9
 80091c6:	d903      	bls.n	80091d0 <_vfiprintf_r+0x1cc>
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d0c6      	beq.n	800915a <_vfiprintf_r+0x156>
 80091cc:	9105      	str	r1, [sp, #20]
 80091ce:	e7c4      	b.n	800915a <_vfiprintf_r+0x156>
 80091d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80091d4:	4604      	mov	r4, r0
 80091d6:	2301      	movs	r3, #1
 80091d8:	e7f0      	b.n	80091bc <_vfiprintf_r+0x1b8>
 80091da:	ab03      	add	r3, sp, #12
 80091dc:	9300      	str	r3, [sp, #0]
 80091de:	462a      	mov	r2, r5
 80091e0:	4b12      	ldr	r3, [pc, #72]	@ (800922c <_vfiprintf_r+0x228>)
 80091e2:	a904      	add	r1, sp, #16
 80091e4:	4630      	mov	r0, r6
 80091e6:	f3af 8000 	nop.w
 80091ea:	4607      	mov	r7, r0
 80091ec:	1c78      	adds	r0, r7, #1
 80091ee:	d1d6      	bne.n	800919e <_vfiprintf_r+0x19a>
 80091f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091f2:	07d9      	lsls	r1, r3, #31
 80091f4:	d405      	bmi.n	8009202 <_vfiprintf_r+0x1fe>
 80091f6:	89ab      	ldrh	r3, [r5, #12]
 80091f8:	059a      	lsls	r2, r3, #22
 80091fa:	d402      	bmi.n	8009202 <_vfiprintf_r+0x1fe>
 80091fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091fe:	f7ff fd15 	bl	8008c2c <__retarget_lock_release_recursive>
 8009202:	89ab      	ldrh	r3, [r5, #12]
 8009204:	065b      	lsls	r3, r3, #25
 8009206:	f53f af1f 	bmi.w	8009048 <_vfiprintf_r+0x44>
 800920a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800920c:	e71e      	b.n	800904c <_vfiprintf_r+0x48>
 800920e:	ab03      	add	r3, sp, #12
 8009210:	9300      	str	r3, [sp, #0]
 8009212:	462a      	mov	r2, r5
 8009214:	4b05      	ldr	r3, [pc, #20]	@ (800922c <_vfiprintf_r+0x228>)
 8009216:	a904      	add	r1, sp, #16
 8009218:	4630      	mov	r0, r6
 800921a:	f000 f879 	bl	8009310 <_printf_i>
 800921e:	e7e4      	b.n	80091ea <_vfiprintf_r+0x1e6>
 8009220:	080653ff 	.word	0x080653ff
 8009224:	08065409 	.word	0x08065409
 8009228:	00000000 	.word	0x00000000
 800922c:	08008fdf 	.word	0x08008fdf
 8009230:	08065405 	.word	0x08065405

08009234 <_printf_common>:
 8009234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009238:	4616      	mov	r6, r2
 800923a:	4698      	mov	r8, r3
 800923c:	688a      	ldr	r2, [r1, #8]
 800923e:	690b      	ldr	r3, [r1, #16]
 8009240:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009244:	4293      	cmp	r3, r2
 8009246:	bfb8      	it	lt
 8009248:	4613      	movlt	r3, r2
 800924a:	6033      	str	r3, [r6, #0]
 800924c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009250:	4607      	mov	r7, r0
 8009252:	460c      	mov	r4, r1
 8009254:	b10a      	cbz	r2, 800925a <_printf_common+0x26>
 8009256:	3301      	adds	r3, #1
 8009258:	6033      	str	r3, [r6, #0]
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	0699      	lsls	r1, r3, #26
 800925e:	bf42      	ittt	mi
 8009260:	6833      	ldrmi	r3, [r6, #0]
 8009262:	3302      	addmi	r3, #2
 8009264:	6033      	strmi	r3, [r6, #0]
 8009266:	6825      	ldr	r5, [r4, #0]
 8009268:	f015 0506 	ands.w	r5, r5, #6
 800926c:	d106      	bne.n	800927c <_printf_common+0x48>
 800926e:	f104 0a19 	add.w	sl, r4, #25
 8009272:	68e3      	ldr	r3, [r4, #12]
 8009274:	6832      	ldr	r2, [r6, #0]
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	42ab      	cmp	r3, r5
 800927a:	dc26      	bgt.n	80092ca <_printf_common+0x96>
 800927c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009280:	6822      	ldr	r2, [r4, #0]
 8009282:	3b00      	subs	r3, #0
 8009284:	bf18      	it	ne
 8009286:	2301      	movne	r3, #1
 8009288:	0692      	lsls	r2, r2, #26
 800928a:	d42b      	bmi.n	80092e4 <_printf_common+0xb0>
 800928c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009290:	4641      	mov	r1, r8
 8009292:	4638      	mov	r0, r7
 8009294:	47c8      	blx	r9
 8009296:	3001      	adds	r0, #1
 8009298:	d01e      	beq.n	80092d8 <_printf_common+0xa4>
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	6922      	ldr	r2, [r4, #16]
 800929e:	f003 0306 	and.w	r3, r3, #6
 80092a2:	2b04      	cmp	r3, #4
 80092a4:	bf02      	ittt	eq
 80092a6:	68e5      	ldreq	r5, [r4, #12]
 80092a8:	6833      	ldreq	r3, [r6, #0]
 80092aa:	1aed      	subeq	r5, r5, r3
 80092ac:	68a3      	ldr	r3, [r4, #8]
 80092ae:	bf0c      	ite	eq
 80092b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092b4:	2500      	movne	r5, #0
 80092b6:	4293      	cmp	r3, r2
 80092b8:	bfc4      	itt	gt
 80092ba:	1a9b      	subgt	r3, r3, r2
 80092bc:	18ed      	addgt	r5, r5, r3
 80092be:	2600      	movs	r6, #0
 80092c0:	341a      	adds	r4, #26
 80092c2:	42b5      	cmp	r5, r6
 80092c4:	d11a      	bne.n	80092fc <_printf_common+0xc8>
 80092c6:	2000      	movs	r0, #0
 80092c8:	e008      	b.n	80092dc <_printf_common+0xa8>
 80092ca:	2301      	movs	r3, #1
 80092cc:	4652      	mov	r2, sl
 80092ce:	4641      	mov	r1, r8
 80092d0:	4638      	mov	r0, r7
 80092d2:	47c8      	blx	r9
 80092d4:	3001      	adds	r0, #1
 80092d6:	d103      	bne.n	80092e0 <_printf_common+0xac>
 80092d8:	f04f 30ff 	mov.w	r0, #4294967295
 80092dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e0:	3501      	adds	r5, #1
 80092e2:	e7c6      	b.n	8009272 <_printf_common+0x3e>
 80092e4:	18e1      	adds	r1, r4, r3
 80092e6:	1c5a      	adds	r2, r3, #1
 80092e8:	2030      	movs	r0, #48	@ 0x30
 80092ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80092ee:	4422      	add	r2, r4
 80092f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80092f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80092f8:	3302      	adds	r3, #2
 80092fa:	e7c7      	b.n	800928c <_printf_common+0x58>
 80092fc:	2301      	movs	r3, #1
 80092fe:	4622      	mov	r2, r4
 8009300:	4641      	mov	r1, r8
 8009302:	4638      	mov	r0, r7
 8009304:	47c8      	blx	r9
 8009306:	3001      	adds	r0, #1
 8009308:	d0e6      	beq.n	80092d8 <_printf_common+0xa4>
 800930a:	3601      	adds	r6, #1
 800930c:	e7d9      	b.n	80092c2 <_printf_common+0x8e>
	...

08009310 <_printf_i>:
 8009310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009314:	7e0f      	ldrb	r7, [r1, #24]
 8009316:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009318:	2f78      	cmp	r7, #120	@ 0x78
 800931a:	4691      	mov	r9, r2
 800931c:	4680      	mov	r8, r0
 800931e:	460c      	mov	r4, r1
 8009320:	469a      	mov	sl, r3
 8009322:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009326:	d807      	bhi.n	8009338 <_printf_i+0x28>
 8009328:	2f62      	cmp	r7, #98	@ 0x62
 800932a:	d80a      	bhi.n	8009342 <_printf_i+0x32>
 800932c:	2f00      	cmp	r7, #0
 800932e:	f000 80d2 	beq.w	80094d6 <_printf_i+0x1c6>
 8009332:	2f58      	cmp	r7, #88	@ 0x58
 8009334:	f000 80b9 	beq.w	80094aa <_printf_i+0x19a>
 8009338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800933c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009340:	e03a      	b.n	80093b8 <_printf_i+0xa8>
 8009342:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009346:	2b15      	cmp	r3, #21
 8009348:	d8f6      	bhi.n	8009338 <_printf_i+0x28>
 800934a:	a101      	add	r1, pc, #4	@ (adr r1, 8009350 <_printf_i+0x40>)
 800934c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009350:	080093a9 	.word	0x080093a9
 8009354:	080093bd 	.word	0x080093bd
 8009358:	08009339 	.word	0x08009339
 800935c:	08009339 	.word	0x08009339
 8009360:	08009339 	.word	0x08009339
 8009364:	08009339 	.word	0x08009339
 8009368:	080093bd 	.word	0x080093bd
 800936c:	08009339 	.word	0x08009339
 8009370:	08009339 	.word	0x08009339
 8009374:	08009339 	.word	0x08009339
 8009378:	08009339 	.word	0x08009339
 800937c:	080094bd 	.word	0x080094bd
 8009380:	080093e7 	.word	0x080093e7
 8009384:	08009477 	.word	0x08009477
 8009388:	08009339 	.word	0x08009339
 800938c:	08009339 	.word	0x08009339
 8009390:	080094df 	.word	0x080094df
 8009394:	08009339 	.word	0x08009339
 8009398:	080093e7 	.word	0x080093e7
 800939c:	08009339 	.word	0x08009339
 80093a0:	08009339 	.word	0x08009339
 80093a4:	0800947f 	.word	0x0800947f
 80093a8:	6833      	ldr	r3, [r6, #0]
 80093aa:	1d1a      	adds	r2, r3, #4
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	6032      	str	r2, [r6, #0]
 80093b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80093b8:	2301      	movs	r3, #1
 80093ba:	e09d      	b.n	80094f8 <_printf_i+0x1e8>
 80093bc:	6833      	ldr	r3, [r6, #0]
 80093be:	6820      	ldr	r0, [r4, #0]
 80093c0:	1d19      	adds	r1, r3, #4
 80093c2:	6031      	str	r1, [r6, #0]
 80093c4:	0606      	lsls	r6, r0, #24
 80093c6:	d501      	bpl.n	80093cc <_printf_i+0xbc>
 80093c8:	681d      	ldr	r5, [r3, #0]
 80093ca:	e003      	b.n	80093d4 <_printf_i+0xc4>
 80093cc:	0645      	lsls	r5, r0, #25
 80093ce:	d5fb      	bpl.n	80093c8 <_printf_i+0xb8>
 80093d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80093d4:	2d00      	cmp	r5, #0
 80093d6:	da03      	bge.n	80093e0 <_printf_i+0xd0>
 80093d8:	232d      	movs	r3, #45	@ 0x2d
 80093da:	426d      	negs	r5, r5
 80093dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093e0:	4859      	ldr	r0, [pc, #356]	@ (8009548 <_printf_i+0x238>)
 80093e2:	230a      	movs	r3, #10
 80093e4:	e011      	b.n	800940a <_printf_i+0xfa>
 80093e6:	6821      	ldr	r1, [r4, #0]
 80093e8:	6833      	ldr	r3, [r6, #0]
 80093ea:	0608      	lsls	r0, r1, #24
 80093ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80093f0:	d402      	bmi.n	80093f8 <_printf_i+0xe8>
 80093f2:	0649      	lsls	r1, r1, #25
 80093f4:	bf48      	it	mi
 80093f6:	b2ad      	uxthmi	r5, r5
 80093f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80093fa:	4853      	ldr	r0, [pc, #332]	@ (8009548 <_printf_i+0x238>)
 80093fc:	6033      	str	r3, [r6, #0]
 80093fe:	bf14      	ite	ne
 8009400:	230a      	movne	r3, #10
 8009402:	2308      	moveq	r3, #8
 8009404:	2100      	movs	r1, #0
 8009406:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800940a:	6866      	ldr	r6, [r4, #4]
 800940c:	60a6      	str	r6, [r4, #8]
 800940e:	2e00      	cmp	r6, #0
 8009410:	bfa2      	ittt	ge
 8009412:	6821      	ldrge	r1, [r4, #0]
 8009414:	f021 0104 	bicge.w	r1, r1, #4
 8009418:	6021      	strge	r1, [r4, #0]
 800941a:	b90d      	cbnz	r5, 8009420 <_printf_i+0x110>
 800941c:	2e00      	cmp	r6, #0
 800941e:	d04b      	beq.n	80094b8 <_printf_i+0x1a8>
 8009420:	4616      	mov	r6, r2
 8009422:	fbb5 f1f3 	udiv	r1, r5, r3
 8009426:	fb03 5711 	mls	r7, r3, r1, r5
 800942a:	5dc7      	ldrb	r7, [r0, r7]
 800942c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009430:	462f      	mov	r7, r5
 8009432:	42bb      	cmp	r3, r7
 8009434:	460d      	mov	r5, r1
 8009436:	d9f4      	bls.n	8009422 <_printf_i+0x112>
 8009438:	2b08      	cmp	r3, #8
 800943a:	d10b      	bne.n	8009454 <_printf_i+0x144>
 800943c:	6823      	ldr	r3, [r4, #0]
 800943e:	07df      	lsls	r7, r3, #31
 8009440:	d508      	bpl.n	8009454 <_printf_i+0x144>
 8009442:	6923      	ldr	r3, [r4, #16]
 8009444:	6861      	ldr	r1, [r4, #4]
 8009446:	4299      	cmp	r1, r3
 8009448:	bfde      	ittt	le
 800944a:	2330      	movle	r3, #48	@ 0x30
 800944c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009450:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009454:	1b92      	subs	r2, r2, r6
 8009456:	6122      	str	r2, [r4, #16]
 8009458:	f8cd a000 	str.w	sl, [sp]
 800945c:	464b      	mov	r3, r9
 800945e:	aa03      	add	r2, sp, #12
 8009460:	4621      	mov	r1, r4
 8009462:	4640      	mov	r0, r8
 8009464:	f7ff fee6 	bl	8009234 <_printf_common>
 8009468:	3001      	adds	r0, #1
 800946a:	d14a      	bne.n	8009502 <_printf_i+0x1f2>
 800946c:	f04f 30ff 	mov.w	r0, #4294967295
 8009470:	b004      	add	sp, #16
 8009472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009476:	6823      	ldr	r3, [r4, #0]
 8009478:	f043 0320 	orr.w	r3, r3, #32
 800947c:	6023      	str	r3, [r4, #0]
 800947e:	4833      	ldr	r0, [pc, #204]	@ (800954c <_printf_i+0x23c>)
 8009480:	2778      	movs	r7, #120	@ 0x78
 8009482:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	6831      	ldr	r1, [r6, #0]
 800948a:	061f      	lsls	r7, r3, #24
 800948c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009490:	d402      	bmi.n	8009498 <_printf_i+0x188>
 8009492:	065f      	lsls	r7, r3, #25
 8009494:	bf48      	it	mi
 8009496:	b2ad      	uxthmi	r5, r5
 8009498:	6031      	str	r1, [r6, #0]
 800949a:	07d9      	lsls	r1, r3, #31
 800949c:	bf44      	itt	mi
 800949e:	f043 0320 	orrmi.w	r3, r3, #32
 80094a2:	6023      	strmi	r3, [r4, #0]
 80094a4:	b11d      	cbz	r5, 80094ae <_printf_i+0x19e>
 80094a6:	2310      	movs	r3, #16
 80094a8:	e7ac      	b.n	8009404 <_printf_i+0xf4>
 80094aa:	4827      	ldr	r0, [pc, #156]	@ (8009548 <_printf_i+0x238>)
 80094ac:	e7e9      	b.n	8009482 <_printf_i+0x172>
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	f023 0320 	bic.w	r3, r3, #32
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	e7f6      	b.n	80094a6 <_printf_i+0x196>
 80094b8:	4616      	mov	r6, r2
 80094ba:	e7bd      	b.n	8009438 <_printf_i+0x128>
 80094bc:	6833      	ldr	r3, [r6, #0]
 80094be:	6825      	ldr	r5, [r4, #0]
 80094c0:	6961      	ldr	r1, [r4, #20]
 80094c2:	1d18      	adds	r0, r3, #4
 80094c4:	6030      	str	r0, [r6, #0]
 80094c6:	062e      	lsls	r6, r5, #24
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	d501      	bpl.n	80094d0 <_printf_i+0x1c0>
 80094cc:	6019      	str	r1, [r3, #0]
 80094ce:	e002      	b.n	80094d6 <_printf_i+0x1c6>
 80094d0:	0668      	lsls	r0, r5, #25
 80094d2:	d5fb      	bpl.n	80094cc <_printf_i+0x1bc>
 80094d4:	8019      	strh	r1, [r3, #0]
 80094d6:	2300      	movs	r3, #0
 80094d8:	6123      	str	r3, [r4, #16]
 80094da:	4616      	mov	r6, r2
 80094dc:	e7bc      	b.n	8009458 <_printf_i+0x148>
 80094de:	6833      	ldr	r3, [r6, #0]
 80094e0:	1d1a      	adds	r2, r3, #4
 80094e2:	6032      	str	r2, [r6, #0]
 80094e4:	681e      	ldr	r6, [r3, #0]
 80094e6:	6862      	ldr	r2, [r4, #4]
 80094e8:	2100      	movs	r1, #0
 80094ea:	4630      	mov	r0, r6
 80094ec:	f7f6 fe98 	bl	8000220 <memchr>
 80094f0:	b108      	cbz	r0, 80094f6 <_printf_i+0x1e6>
 80094f2:	1b80      	subs	r0, r0, r6
 80094f4:	6060      	str	r0, [r4, #4]
 80094f6:	6863      	ldr	r3, [r4, #4]
 80094f8:	6123      	str	r3, [r4, #16]
 80094fa:	2300      	movs	r3, #0
 80094fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009500:	e7aa      	b.n	8009458 <_printf_i+0x148>
 8009502:	6923      	ldr	r3, [r4, #16]
 8009504:	4632      	mov	r2, r6
 8009506:	4649      	mov	r1, r9
 8009508:	4640      	mov	r0, r8
 800950a:	47d0      	blx	sl
 800950c:	3001      	adds	r0, #1
 800950e:	d0ad      	beq.n	800946c <_printf_i+0x15c>
 8009510:	6823      	ldr	r3, [r4, #0]
 8009512:	079b      	lsls	r3, r3, #30
 8009514:	d413      	bmi.n	800953e <_printf_i+0x22e>
 8009516:	68e0      	ldr	r0, [r4, #12]
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	4298      	cmp	r0, r3
 800951c:	bfb8      	it	lt
 800951e:	4618      	movlt	r0, r3
 8009520:	e7a6      	b.n	8009470 <_printf_i+0x160>
 8009522:	2301      	movs	r3, #1
 8009524:	4632      	mov	r2, r6
 8009526:	4649      	mov	r1, r9
 8009528:	4640      	mov	r0, r8
 800952a:	47d0      	blx	sl
 800952c:	3001      	adds	r0, #1
 800952e:	d09d      	beq.n	800946c <_printf_i+0x15c>
 8009530:	3501      	adds	r5, #1
 8009532:	68e3      	ldr	r3, [r4, #12]
 8009534:	9903      	ldr	r1, [sp, #12]
 8009536:	1a5b      	subs	r3, r3, r1
 8009538:	42ab      	cmp	r3, r5
 800953a:	dcf2      	bgt.n	8009522 <_printf_i+0x212>
 800953c:	e7eb      	b.n	8009516 <_printf_i+0x206>
 800953e:	2500      	movs	r5, #0
 8009540:	f104 0619 	add.w	r6, r4, #25
 8009544:	e7f5      	b.n	8009532 <_printf_i+0x222>
 8009546:	bf00      	nop
 8009548:	08065410 	.word	0x08065410
 800954c:	08065421 	.word	0x08065421

08009550 <__sflush_r>:
 8009550:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009558:	0716      	lsls	r6, r2, #28
 800955a:	4605      	mov	r5, r0
 800955c:	460c      	mov	r4, r1
 800955e:	d454      	bmi.n	800960a <__sflush_r+0xba>
 8009560:	684b      	ldr	r3, [r1, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	dc02      	bgt.n	800956c <__sflush_r+0x1c>
 8009566:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009568:	2b00      	cmp	r3, #0
 800956a:	dd48      	ble.n	80095fe <__sflush_r+0xae>
 800956c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800956e:	2e00      	cmp	r6, #0
 8009570:	d045      	beq.n	80095fe <__sflush_r+0xae>
 8009572:	2300      	movs	r3, #0
 8009574:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009578:	682f      	ldr	r7, [r5, #0]
 800957a:	6a21      	ldr	r1, [r4, #32]
 800957c:	602b      	str	r3, [r5, #0]
 800957e:	d030      	beq.n	80095e2 <__sflush_r+0x92>
 8009580:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	0759      	lsls	r1, r3, #29
 8009586:	d505      	bpl.n	8009594 <__sflush_r+0x44>
 8009588:	6863      	ldr	r3, [r4, #4]
 800958a:	1ad2      	subs	r2, r2, r3
 800958c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800958e:	b10b      	cbz	r3, 8009594 <__sflush_r+0x44>
 8009590:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009592:	1ad2      	subs	r2, r2, r3
 8009594:	2300      	movs	r3, #0
 8009596:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009598:	6a21      	ldr	r1, [r4, #32]
 800959a:	4628      	mov	r0, r5
 800959c:	47b0      	blx	r6
 800959e:	1c43      	adds	r3, r0, #1
 80095a0:	89a3      	ldrh	r3, [r4, #12]
 80095a2:	d106      	bne.n	80095b2 <__sflush_r+0x62>
 80095a4:	6829      	ldr	r1, [r5, #0]
 80095a6:	291d      	cmp	r1, #29
 80095a8:	d82b      	bhi.n	8009602 <__sflush_r+0xb2>
 80095aa:	4a2a      	ldr	r2, [pc, #168]	@ (8009654 <__sflush_r+0x104>)
 80095ac:	410a      	asrs	r2, r1
 80095ae:	07d6      	lsls	r6, r2, #31
 80095b0:	d427      	bmi.n	8009602 <__sflush_r+0xb2>
 80095b2:	2200      	movs	r2, #0
 80095b4:	6062      	str	r2, [r4, #4]
 80095b6:	04d9      	lsls	r1, r3, #19
 80095b8:	6922      	ldr	r2, [r4, #16]
 80095ba:	6022      	str	r2, [r4, #0]
 80095bc:	d504      	bpl.n	80095c8 <__sflush_r+0x78>
 80095be:	1c42      	adds	r2, r0, #1
 80095c0:	d101      	bne.n	80095c6 <__sflush_r+0x76>
 80095c2:	682b      	ldr	r3, [r5, #0]
 80095c4:	b903      	cbnz	r3, 80095c8 <__sflush_r+0x78>
 80095c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80095c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095ca:	602f      	str	r7, [r5, #0]
 80095cc:	b1b9      	cbz	r1, 80095fe <__sflush_r+0xae>
 80095ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095d2:	4299      	cmp	r1, r3
 80095d4:	d002      	beq.n	80095dc <__sflush_r+0x8c>
 80095d6:	4628      	mov	r0, r5
 80095d8:	f7ff fb48 	bl	8008c6c <_free_r>
 80095dc:	2300      	movs	r3, #0
 80095de:	6363      	str	r3, [r4, #52]	@ 0x34
 80095e0:	e00d      	b.n	80095fe <__sflush_r+0xae>
 80095e2:	2301      	movs	r3, #1
 80095e4:	4628      	mov	r0, r5
 80095e6:	47b0      	blx	r6
 80095e8:	4602      	mov	r2, r0
 80095ea:	1c50      	adds	r0, r2, #1
 80095ec:	d1c9      	bne.n	8009582 <__sflush_r+0x32>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d0c6      	beq.n	8009582 <__sflush_r+0x32>
 80095f4:	2b1d      	cmp	r3, #29
 80095f6:	d001      	beq.n	80095fc <__sflush_r+0xac>
 80095f8:	2b16      	cmp	r3, #22
 80095fa:	d11e      	bne.n	800963a <__sflush_r+0xea>
 80095fc:	602f      	str	r7, [r5, #0]
 80095fe:	2000      	movs	r0, #0
 8009600:	e022      	b.n	8009648 <__sflush_r+0xf8>
 8009602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009606:	b21b      	sxth	r3, r3
 8009608:	e01b      	b.n	8009642 <__sflush_r+0xf2>
 800960a:	690f      	ldr	r7, [r1, #16]
 800960c:	2f00      	cmp	r7, #0
 800960e:	d0f6      	beq.n	80095fe <__sflush_r+0xae>
 8009610:	0793      	lsls	r3, r2, #30
 8009612:	680e      	ldr	r6, [r1, #0]
 8009614:	bf08      	it	eq
 8009616:	694b      	ldreq	r3, [r1, #20]
 8009618:	600f      	str	r7, [r1, #0]
 800961a:	bf18      	it	ne
 800961c:	2300      	movne	r3, #0
 800961e:	eba6 0807 	sub.w	r8, r6, r7
 8009622:	608b      	str	r3, [r1, #8]
 8009624:	f1b8 0f00 	cmp.w	r8, #0
 8009628:	dde9      	ble.n	80095fe <__sflush_r+0xae>
 800962a:	6a21      	ldr	r1, [r4, #32]
 800962c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800962e:	4643      	mov	r3, r8
 8009630:	463a      	mov	r2, r7
 8009632:	4628      	mov	r0, r5
 8009634:	47b0      	blx	r6
 8009636:	2800      	cmp	r0, #0
 8009638:	dc08      	bgt.n	800964c <__sflush_r+0xfc>
 800963a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009642:	81a3      	strh	r3, [r4, #12]
 8009644:	f04f 30ff 	mov.w	r0, #4294967295
 8009648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800964c:	4407      	add	r7, r0
 800964e:	eba8 0800 	sub.w	r8, r8, r0
 8009652:	e7e7      	b.n	8009624 <__sflush_r+0xd4>
 8009654:	dfbffffe 	.word	0xdfbffffe

08009658 <_fflush_r>:
 8009658:	b538      	push	{r3, r4, r5, lr}
 800965a:	690b      	ldr	r3, [r1, #16]
 800965c:	4605      	mov	r5, r0
 800965e:	460c      	mov	r4, r1
 8009660:	b913      	cbnz	r3, 8009668 <_fflush_r+0x10>
 8009662:	2500      	movs	r5, #0
 8009664:	4628      	mov	r0, r5
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	b118      	cbz	r0, 8009672 <_fflush_r+0x1a>
 800966a:	6a03      	ldr	r3, [r0, #32]
 800966c:	b90b      	cbnz	r3, 8009672 <_fflush_r+0x1a>
 800966e:	f7ff f85f 	bl	8008730 <__sinit>
 8009672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d0f3      	beq.n	8009662 <_fflush_r+0xa>
 800967a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800967c:	07d0      	lsls	r0, r2, #31
 800967e:	d404      	bmi.n	800968a <_fflush_r+0x32>
 8009680:	0599      	lsls	r1, r3, #22
 8009682:	d402      	bmi.n	800968a <_fflush_r+0x32>
 8009684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009686:	f7ff fad0 	bl	8008c2a <__retarget_lock_acquire_recursive>
 800968a:	4628      	mov	r0, r5
 800968c:	4621      	mov	r1, r4
 800968e:	f7ff ff5f 	bl	8009550 <__sflush_r>
 8009692:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009694:	07da      	lsls	r2, r3, #31
 8009696:	4605      	mov	r5, r0
 8009698:	d4e4      	bmi.n	8009664 <_fflush_r+0xc>
 800969a:	89a3      	ldrh	r3, [r4, #12]
 800969c:	059b      	lsls	r3, r3, #22
 800969e:	d4e1      	bmi.n	8009664 <_fflush_r+0xc>
 80096a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096a2:	f7ff fac3 	bl	8008c2c <__retarget_lock_release_recursive>
 80096a6:	e7dd      	b.n	8009664 <_fflush_r+0xc>

080096a8 <fiprintf>:
 80096a8:	b40e      	push	{r1, r2, r3}
 80096aa:	b503      	push	{r0, r1, lr}
 80096ac:	4601      	mov	r1, r0
 80096ae:	ab03      	add	r3, sp, #12
 80096b0:	4805      	ldr	r0, [pc, #20]	@ (80096c8 <fiprintf+0x20>)
 80096b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b6:	6800      	ldr	r0, [r0, #0]
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	f7ff fca3 	bl	8009004 <_vfiprintf_r>
 80096be:	b002      	add	sp, #8
 80096c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80096c4:	b003      	add	sp, #12
 80096c6:	4770      	bx	lr
 80096c8:	20000064 	.word	0x20000064

080096cc <__swhatbuf_r>:
 80096cc:	b570      	push	{r4, r5, r6, lr}
 80096ce:	460c      	mov	r4, r1
 80096d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096d4:	2900      	cmp	r1, #0
 80096d6:	b096      	sub	sp, #88	@ 0x58
 80096d8:	4615      	mov	r5, r2
 80096da:	461e      	mov	r6, r3
 80096dc:	da0d      	bge.n	80096fa <__swhatbuf_r+0x2e>
 80096de:	89a3      	ldrh	r3, [r4, #12]
 80096e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80096e4:	f04f 0100 	mov.w	r1, #0
 80096e8:	bf14      	ite	ne
 80096ea:	2340      	movne	r3, #64	@ 0x40
 80096ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80096f0:	2000      	movs	r0, #0
 80096f2:	6031      	str	r1, [r6, #0]
 80096f4:	602b      	str	r3, [r5, #0]
 80096f6:	b016      	add	sp, #88	@ 0x58
 80096f8:	bd70      	pop	{r4, r5, r6, pc}
 80096fa:	466a      	mov	r2, sp
 80096fc:	f000 f862 	bl	80097c4 <_fstat_r>
 8009700:	2800      	cmp	r0, #0
 8009702:	dbec      	blt.n	80096de <__swhatbuf_r+0x12>
 8009704:	9901      	ldr	r1, [sp, #4]
 8009706:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800970a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800970e:	4259      	negs	r1, r3
 8009710:	4159      	adcs	r1, r3
 8009712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009716:	e7eb      	b.n	80096f0 <__swhatbuf_r+0x24>

08009718 <__smakebuf_r>:
 8009718:	898b      	ldrh	r3, [r1, #12]
 800971a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800971c:	079d      	lsls	r5, r3, #30
 800971e:	4606      	mov	r6, r0
 8009720:	460c      	mov	r4, r1
 8009722:	d507      	bpl.n	8009734 <__smakebuf_r+0x1c>
 8009724:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009728:	6023      	str	r3, [r4, #0]
 800972a:	6123      	str	r3, [r4, #16]
 800972c:	2301      	movs	r3, #1
 800972e:	6163      	str	r3, [r4, #20]
 8009730:	b003      	add	sp, #12
 8009732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009734:	ab01      	add	r3, sp, #4
 8009736:	466a      	mov	r2, sp
 8009738:	f7ff ffc8 	bl	80096cc <__swhatbuf_r>
 800973c:	9f00      	ldr	r7, [sp, #0]
 800973e:	4605      	mov	r5, r0
 8009740:	4639      	mov	r1, r7
 8009742:	4630      	mov	r0, r6
 8009744:	f7fe fe70 	bl	8008428 <_malloc_r>
 8009748:	b948      	cbnz	r0, 800975e <__smakebuf_r+0x46>
 800974a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800974e:	059a      	lsls	r2, r3, #22
 8009750:	d4ee      	bmi.n	8009730 <__smakebuf_r+0x18>
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	f043 0302 	orr.w	r3, r3, #2
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	e7e2      	b.n	8009724 <__smakebuf_r+0xc>
 800975e:	89a3      	ldrh	r3, [r4, #12]
 8009760:	6020      	str	r0, [r4, #0]
 8009762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009766:	81a3      	strh	r3, [r4, #12]
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800976e:	b15b      	cbz	r3, 8009788 <__smakebuf_r+0x70>
 8009770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009774:	4630      	mov	r0, r6
 8009776:	f000 f837 	bl	80097e8 <_isatty_r>
 800977a:	b128      	cbz	r0, 8009788 <__smakebuf_r+0x70>
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	f023 0303 	bic.w	r3, r3, #3
 8009782:	f043 0301 	orr.w	r3, r3, #1
 8009786:	81a3      	strh	r3, [r4, #12]
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	431d      	orrs	r5, r3
 800978c:	81a5      	strh	r5, [r4, #12]
 800978e:	e7cf      	b.n	8009730 <__smakebuf_r+0x18>

08009790 <memmove>:
 8009790:	4288      	cmp	r0, r1
 8009792:	b510      	push	{r4, lr}
 8009794:	eb01 0402 	add.w	r4, r1, r2
 8009798:	d902      	bls.n	80097a0 <memmove+0x10>
 800979a:	4284      	cmp	r4, r0
 800979c:	4623      	mov	r3, r4
 800979e:	d807      	bhi.n	80097b0 <memmove+0x20>
 80097a0:	1e43      	subs	r3, r0, #1
 80097a2:	42a1      	cmp	r1, r4
 80097a4:	d008      	beq.n	80097b8 <memmove+0x28>
 80097a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097ae:	e7f8      	b.n	80097a2 <memmove+0x12>
 80097b0:	4402      	add	r2, r0
 80097b2:	4601      	mov	r1, r0
 80097b4:	428a      	cmp	r2, r1
 80097b6:	d100      	bne.n	80097ba <memmove+0x2a>
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097c2:	e7f7      	b.n	80097b4 <memmove+0x24>

080097c4 <_fstat_r>:
 80097c4:	b538      	push	{r3, r4, r5, lr}
 80097c6:	4d07      	ldr	r5, [pc, #28]	@ (80097e4 <_fstat_r+0x20>)
 80097c8:	2300      	movs	r3, #0
 80097ca:	4604      	mov	r4, r0
 80097cc:	4608      	mov	r0, r1
 80097ce:	4611      	mov	r1, r2
 80097d0:	602b      	str	r3, [r5, #0]
 80097d2:	f7fa fa2b 	bl	8003c2c <_fstat>
 80097d6:	1c43      	adds	r3, r0, #1
 80097d8:	d102      	bne.n	80097e0 <_fstat_r+0x1c>
 80097da:	682b      	ldr	r3, [r5, #0]
 80097dc:	b103      	cbz	r3, 80097e0 <_fstat_r+0x1c>
 80097de:	6023      	str	r3, [r4, #0]
 80097e0:	bd38      	pop	{r3, r4, r5, pc}
 80097e2:	bf00      	nop
 80097e4:	20001480 	.word	0x20001480

080097e8 <_isatty_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	4d06      	ldr	r5, [pc, #24]	@ (8009804 <_isatty_r+0x1c>)
 80097ec:	2300      	movs	r3, #0
 80097ee:	4604      	mov	r4, r0
 80097f0:	4608      	mov	r0, r1
 80097f2:	602b      	str	r3, [r5, #0]
 80097f4:	f7fa fa20 	bl	8003c38 <_isatty>
 80097f8:	1c43      	adds	r3, r0, #1
 80097fa:	d102      	bne.n	8009802 <_isatty_r+0x1a>
 80097fc:	682b      	ldr	r3, [r5, #0]
 80097fe:	b103      	cbz	r3, 8009802 <_isatty_r+0x1a>
 8009800:	6023      	str	r3, [r4, #0]
 8009802:	bd38      	pop	{r3, r4, r5, pc}
 8009804:	20001480 	.word	0x20001480

08009808 <memcpy>:
 8009808:	440a      	add	r2, r1
 800980a:	4291      	cmp	r1, r2
 800980c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009810:	d100      	bne.n	8009814 <memcpy+0xc>
 8009812:	4770      	bx	lr
 8009814:	b510      	push	{r4, lr}
 8009816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800981a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800981e:	4291      	cmp	r1, r2
 8009820:	d1f9      	bne.n	8009816 <memcpy+0xe>
 8009822:	bd10      	pop	{r4, pc}

08009824 <abort>:
 8009824:	b508      	push	{r3, lr}
 8009826:	2006      	movs	r0, #6
 8009828:	f000 f85a 	bl	80098e0 <raise>
 800982c:	2001      	movs	r0, #1
 800982e:	f7fa f9e5 	bl	8003bfc <_exit>

08009832 <_realloc_r>:
 8009832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009836:	4680      	mov	r8, r0
 8009838:	4615      	mov	r5, r2
 800983a:	460c      	mov	r4, r1
 800983c:	b921      	cbnz	r1, 8009848 <_realloc_r+0x16>
 800983e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009842:	4611      	mov	r1, r2
 8009844:	f7fe bdf0 	b.w	8008428 <_malloc_r>
 8009848:	b92a      	cbnz	r2, 8009856 <_realloc_r+0x24>
 800984a:	f7ff fa0f 	bl	8008c6c <_free_r>
 800984e:	2400      	movs	r4, #0
 8009850:	4620      	mov	r0, r4
 8009852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009856:	f000 f85f 	bl	8009918 <_malloc_usable_size_r>
 800985a:	4285      	cmp	r5, r0
 800985c:	4606      	mov	r6, r0
 800985e:	d802      	bhi.n	8009866 <_realloc_r+0x34>
 8009860:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009864:	d8f4      	bhi.n	8009850 <_realloc_r+0x1e>
 8009866:	4629      	mov	r1, r5
 8009868:	4640      	mov	r0, r8
 800986a:	f7fe fddd 	bl	8008428 <_malloc_r>
 800986e:	4607      	mov	r7, r0
 8009870:	2800      	cmp	r0, #0
 8009872:	d0ec      	beq.n	800984e <_realloc_r+0x1c>
 8009874:	42b5      	cmp	r5, r6
 8009876:	462a      	mov	r2, r5
 8009878:	4621      	mov	r1, r4
 800987a:	bf28      	it	cs
 800987c:	4632      	movcs	r2, r6
 800987e:	f7ff ffc3 	bl	8009808 <memcpy>
 8009882:	4621      	mov	r1, r4
 8009884:	4640      	mov	r0, r8
 8009886:	f7ff f9f1 	bl	8008c6c <_free_r>
 800988a:	463c      	mov	r4, r7
 800988c:	e7e0      	b.n	8009850 <_realloc_r+0x1e>

0800988e <_raise_r>:
 800988e:	291f      	cmp	r1, #31
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4605      	mov	r5, r0
 8009894:	460c      	mov	r4, r1
 8009896:	d904      	bls.n	80098a2 <_raise_r+0x14>
 8009898:	2316      	movs	r3, #22
 800989a:	6003      	str	r3, [r0, #0]
 800989c:	f04f 30ff 	mov.w	r0, #4294967295
 80098a0:	bd38      	pop	{r3, r4, r5, pc}
 80098a2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098a4:	b112      	cbz	r2, 80098ac <_raise_r+0x1e>
 80098a6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098aa:	b94b      	cbnz	r3, 80098c0 <_raise_r+0x32>
 80098ac:	4628      	mov	r0, r5
 80098ae:	f000 f831 	bl	8009914 <_getpid_r>
 80098b2:	4622      	mov	r2, r4
 80098b4:	4601      	mov	r1, r0
 80098b6:	4628      	mov	r0, r5
 80098b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098bc:	f000 b818 	b.w	80098f0 <_kill_r>
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d00a      	beq.n	80098da <_raise_r+0x4c>
 80098c4:	1c59      	adds	r1, r3, #1
 80098c6:	d103      	bne.n	80098d0 <_raise_r+0x42>
 80098c8:	2316      	movs	r3, #22
 80098ca:	6003      	str	r3, [r0, #0]
 80098cc:	2001      	movs	r0, #1
 80098ce:	e7e7      	b.n	80098a0 <_raise_r+0x12>
 80098d0:	2100      	movs	r1, #0
 80098d2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80098d6:	4620      	mov	r0, r4
 80098d8:	4798      	blx	r3
 80098da:	2000      	movs	r0, #0
 80098dc:	e7e0      	b.n	80098a0 <_raise_r+0x12>
	...

080098e0 <raise>:
 80098e0:	4b02      	ldr	r3, [pc, #8]	@ (80098ec <raise+0xc>)
 80098e2:	4601      	mov	r1, r0
 80098e4:	6818      	ldr	r0, [r3, #0]
 80098e6:	f7ff bfd2 	b.w	800988e <_raise_r>
 80098ea:	bf00      	nop
 80098ec:	20000064 	.word	0x20000064

080098f0 <_kill_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4d07      	ldr	r5, [pc, #28]	@ (8009910 <_kill_r+0x20>)
 80098f4:	2300      	movs	r3, #0
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	4611      	mov	r1, r2
 80098fc:	602b      	str	r3, [r5, #0]
 80098fe:	f7fa f975 	bl	8003bec <_kill>
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	d102      	bne.n	800990c <_kill_r+0x1c>
 8009906:	682b      	ldr	r3, [r5, #0]
 8009908:	b103      	cbz	r3, 800990c <_kill_r+0x1c>
 800990a:	6023      	str	r3, [r4, #0]
 800990c:	bd38      	pop	{r3, r4, r5, pc}
 800990e:	bf00      	nop
 8009910:	20001480 	.word	0x20001480

08009914 <_getpid_r>:
 8009914:	f7fa b968 	b.w	8003be8 <_getpid>

08009918 <_malloc_usable_size_r>:
 8009918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800991c:	1f18      	subs	r0, r3, #4
 800991e:	2b00      	cmp	r3, #0
 8009920:	bfbc      	itt	lt
 8009922:	580b      	ldrlt	r3, [r1, r0]
 8009924:	18c0      	addlt	r0, r0, r3
 8009926:	4770      	bx	lr

08009928 <_init>:
 8009928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800992a:	bf00      	nop
 800992c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800992e:	bc08      	pop	{r3}
 8009930:	469e      	mov	lr, r3
 8009932:	4770      	bx	lr

08009934 <_fini>:
 8009934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009936:	bf00      	nop
 8009938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800993a:	bc08      	pop	{r3}
 800993c:	469e      	mov	lr, r3
 800993e:	4770      	bx	lr
>>>>>>> 765b1739670b731dca74105c26c25a9f3a503acc
