

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 18:26:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.338 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         5|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%buffer_V = alloca i64 1" [mmWaveBramWriter.cpp:17]   --->   Operation 17 'alloca' 'buffer_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln29 = br void" [mmWaveBramWriter.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln29, void %.split5, i6 0, void" [mmWaveBramWriter.cpp:29]   --->   Operation 19 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%n_points_1 = phi i32 %n_points, void %.split5, i32 32, void"   --->   Operation 20 'phi' 'n_points_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %i_2, i6 1" [mmWaveBramWriter.cpp:29]   --->   Operation 21 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_2, i6 32" [mmWaveBramWriter.cpp:29]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split5, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:29]   --->   Operation 25 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [mmWaveBramWriter.cpp:29]   --->   Operation 26 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast"   --->   Operation 27 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 28 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:27]   --->   Operation 29 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 30 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 31 [1/1] (1.46ns)   --->   "%icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0"   --->   Operation 31 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln29)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32" [mmWaveBramWriter.cpp:31]   --->   Operation 32 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 33 'and' 'and_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%trunc_ln31 = trunc i6 %i_2" [mmWaveBramWriter.cpp:31]   --->   Operation 34 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%zext_ln31 = zext i5 %trunc_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 35 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.52ns) (out node of the LUT)   --->   "%n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1" [mmWaveBramWriter.cpp:31]   --->   Operation 36 'select' 'n_points' <Predicate = (!icmp_ln29)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr i128 %buffer_V, i64 0, i64 %i_2_cast" [mmWaveBramWriter.cpp:37]   --->   Operation 37 'getelementptr' 'buffer_V_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "%store_ln37 = store i128 %buffer_in_load, i5 %buffer_V_addr" [mmWaveBramWriter.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0" [mmWaveBramWriter.cpp:46]   --->   Operation 40 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.35ns)   --->   "%store_ln46 = store i32 %n_points_1, i8 %buffer_out_addr" [mmWaveBramWriter.cpp:46]   --->   Operation 41 'store' 'store_ln46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_4 : Operation 42 [1/1] (0.48ns)   --->   "%br_ln48 = br void" [mmWaveBramWriter.cpp:48]   --->   Operation 42 'br' 'br_ln48' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln48, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:48]   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln48 = add i32 %i, i32 1" [mmWaveBramWriter.cpp:48]   --->   Operation 44 'add' 'add_ln48' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %i" [mmWaveBramWriter.cpp:48]   --->   Operation 45 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.11ns)   --->   "%icmp_ln48 = icmp_eq  i32 %i, i32 %n_points_1" [mmWaveBramWriter.cpp:48]   --->   Operation 46 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit" [mmWaveBramWriter.cpp:48]   --->   Operation 47 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%buffer_V_addr_1 = getelementptr i128 %buffer_V, i64 0, i64 %zext_ln48"   --->   Operation 48 'getelementptr' 'buffer_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (1.35ns)   --->   "%p_Val2_s = load i5 %buffer_V_addr_1"   --->   Operation 49 'load' 'p_Val2_s' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %i" [mmWaveBramWriter.cpp:54]   --->   Operation 50 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [mmWaveBramWriter.cpp:23]   --->   Operation 51 'ret' 'ret_ln23' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.70>
ST_6 : Operation 52 [1/2] (1.35ns)   --->   "%p_Val2_s = load i5 %buffer_V_addr_1"   --->   Operation 52 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 127"   --->   Operation 53 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln54, i2 0" [mmWaveBramWriter.cpp:54]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln51 = or i8 %shl_ln, i8 1" [mmWaveBramWriter.cpp:51]   --->   Operation 55 'or' 'or_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %or_ln51" [mmWaveBramWriter.cpp:51]   --->   Operation 56 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln51" [mmWaveBramWriter.cpp:51]   --->   Operation 57 'getelementptr' 'buffer_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln51 = store i32 %p_Result_s, i8 %buffer_out_addr_1" [mmWaveBramWriter.cpp:51]   --->   Operation 58 'store' 'store_ln51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 95"   --->   Operation 59 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 63"   --->   Operation 60 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i128 %p_Val2_s"   --->   Operation 61 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln52 = or i8 %shl_ln, i8 2" [mmWaveBramWriter.cpp:52]   --->   Operation 62 'or' 'or_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %or_ln52" [mmWaveBramWriter.cpp:52]   --->   Operation 63 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln52" [mmWaveBramWriter.cpp:52]   --->   Operation 64 'getelementptr' 'buffer_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln52 = store i32 %p_Result_1, i8 %buffer_out_addr_2" [mmWaveBramWriter.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln53 = or i8 %shl_ln, i8 3" [mmWaveBramWriter.cpp:53]   --->   Operation 66 'or' 'or_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %or_ln53" [mmWaveBramWriter.cpp:53]   --->   Operation 67 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln53" [mmWaveBramWriter.cpp:53]   --->   Operation 68 'getelementptr' 'buffer_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln53 = store i32 %p_Result_2, i8 %buffer_out_addr_3" [mmWaveBramWriter.cpp:53]   --->   Operation 69 'store' 'store_ln53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>

State 9 <SV = 7> <Delay = 2.25>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:48]   --->   Operation 70 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.90ns)   --->   "%add_ln54 = add i8 %shl_ln, i8 4" [mmWaveBramWriter.cpp:54]   --->   Operation 71 'add' 'add_ln54' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %add_ln54" [mmWaveBramWriter.cpp:54]   --->   Operation 72 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln54" [mmWaveBramWriter.cpp:54]   --->   Operation 73 'getelementptr' 'buffer_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln54 = store i32 %trunc_ln708, i8 %buffer_out_addr_4" [mmWaveBramWriter.cpp:54]   --->   Operation 74 'store' 'store_ln54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
buffer_V          (alloca           ) [ 0011111111]
br_ln29           (br               ) [ 0111000000]
i_2               (phi              ) [ 0011000000]
n_points_1        (phi              ) [ 0011111111]
add_ln29          (add              ) [ 0111000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000]
icmp_ln29         (icmp             ) [ 0011000000]
empty             (speclooptripcount) [ 0000000000]
br_ln29           (br               ) [ 0000000000]
i_2_cast          (zext             ) [ 0011000000]
buffer_in_addr    (getelementptr    ) [ 0011000000]
specloopname_ln27 (specloopname     ) [ 0000000000]
buffer_in_load    (load             ) [ 0000000000]
icmp_ln870        (icmp             ) [ 0000000000]
icmp_ln31         (icmp             ) [ 0000000000]
and_ln31          (and              ) [ 0000000000]
trunc_ln31        (trunc            ) [ 0000000000]
zext_ln31         (zext             ) [ 0000000000]
n_points          (select           ) [ 0111000000]
buffer_V_addr     (getelementptr    ) [ 0000000000]
store_ln37        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0111000000]
buffer_out_addr   (getelementptr    ) [ 0000000000]
store_ln46        (store            ) [ 0000000000]
br_ln48           (br               ) [ 0000111111]
i                 (phi              ) [ 0000010000]
add_ln48          (add              ) [ 0000111111]
zext_ln48         (zext             ) [ 0000000000]
icmp_ln48         (icmp             ) [ 0000011111]
br_ln48           (br               ) [ 0000000000]
buffer_V_addr_1   (getelementptr    ) [ 0000001000]
trunc_ln54        (trunc            ) [ 0000001000]
ret_ln23          (ret              ) [ 0000000000]
p_Val2_s          (load             ) [ 0000000000]
p_Result_s        (partselect       ) [ 0000000000]
shl_ln            (bitconcatenate   ) [ 0000000111]
or_ln51           (or               ) [ 0000000000]
zext_ln51         (zext             ) [ 0000000000]
buffer_out_addr_1 (getelementptr    ) [ 0000000000]
store_ln51        (store            ) [ 0000000000]
p_Result_1        (partselect       ) [ 0000000100]
p_Result_2        (partselect       ) [ 0000000110]
trunc_ln708       (trunc            ) [ 0000000111]
or_ln52           (or               ) [ 0000000000]
zext_ln52         (zext             ) [ 0000000000]
buffer_out_addr_2 (getelementptr    ) [ 0000000000]
store_ln52        (store            ) [ 0000000000]
or_ln53           (or               ) [ 0000000000]
zext_ln53         (zext             ) [ 0000000000]
buffer_out_addr_3 (getelementptr    ) [ 0000000000]
store_ln53        (store            ) [ 0000000000]
specloopname_ln48 (specloopname     ) [ 0000000000]
add_ln54          (add              ) [ 0000000000]
zext_ln54         (zext             ) [ 0000000000]
buffer_out_addr_4 (getelementptr    ) [ 0000000000]
store_ln54        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="buffer_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buffer_in_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_in_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buffer_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="1"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="128" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/3 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buffer_out_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/4 store_ln51/6 store_ln52/7 store_ln53/8 store_ln54/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buffer_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_V_addr_1/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buffer_out_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_1/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buffer_out_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_2/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer_out_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_3/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buffer_out_addr_4_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_4/9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="1"/>
<pin id="171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="n_points_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points_1 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="n_points_1_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="7" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_points_1/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln29_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln29_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_2_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln870_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln31_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="7" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln31_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln31_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln31_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="n_points_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_points/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln48_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln48_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln48_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln54_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="128" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln51_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln51_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Result_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="0" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Result_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="128" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln708_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="128" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln52_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln52_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln53_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln53_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln54_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln54_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/9 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_ln29_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln29_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i_2_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="buffer_in_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="n_points_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln48_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="392" class="1005" name="buffer_V_addr_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="trunc_ln54_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="402" class="1005" name="shl_ln_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_Result_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_Result_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="2"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln708_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="3"/>
<pin id="421" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="97" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="173" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="173" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="173" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="226"><net_src comp="97" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="181" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="169" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="234" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="181" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="198" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="198" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="271"><net_src comp="198" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="181" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="198" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="109" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="287"><net_src comp="277" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="293"><net_src comp="66" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="109" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="109" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="109" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="363"><net_src comp="205" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="368"><net_src comp="211" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="217" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="377"><net_src comp="90" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="382"><net_src comp="248" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="387"><net_src comp="256" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="395"><net_src comp="130" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="400"><net_src comp="273" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="405"><net_src comp="288" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="412"><net_src comp="306" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="417"><net_src comp="316" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="422"><net_src comp="326" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {4 6 7 8 9 }
 - Input state : 
	Port: mmWBramWriter : buffer_in | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		i_2_cast : 1
		buffer_in_addr : 2
		buffer_in_load : 3
	State 3
		icmp_ln870 : 1
		and_ln31 : 2
		zext_ln31 : 1
		n_points : 2
		store_ln37 : 1
	State 4
		store_ln46 : 1
	State 5
		add_ln48 : 1
		zext_ln48 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		buffer_V_addr_1 : 2
		p_Val2_s : 3
		trunc_ln54 : 1
	State 6
		p_Result_s : 1
		or_ln51 : 1
		zext_ln51 : 1
		buffer_out_addr_1 : 2
		store_ln51 : 3
		p_Result_1 : 1
		p_Result_2 : 1
		trunc_ln708 : 1
	State 7
		buffer_out_addr_2 : 1
		store_ln52 : 2
	State 8
		buffer_out_addr_3 : 1
		store_ln53 : 2
	State 9
		zext_ln54 : 1
		buffer_out_addr_4 : 2
		store_ln54 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln29_fu_211  |    0    |    10   |
|   icmp   |  icmp_ln870_fu_222 |    0    |    50   |
|          |  icmp_ln31_fu_228  |    0    |    20   |
|          |  icmp_ln48_fu_267  |    0    |    20   |
|----------|--------------------|---------|---------|
|          |   add_ln29_fu_205  |    0    |    13   |
|    add   |   add_ln48_fu_256  |    0    |    39   |
|          |   add_ln54_fu_350  |    0    |    15   |
|----------|--------------------|---------|---------|
|  select  |   n_points_fu_248  |    0    |    32   |
|----------|--------------------|---------|---------|
|    and   |   and_ln31_fu_234  |    0    |    2    |
|----------|--------------------|---------|---------|
|          |   i_2_cast_fu_217  |    0    |    0    |
|          |  zext_ln31_fu_244  |    0    |    0    |
|          |  zext_ln48_fu_262  |    0    |    0    |
|   zext   |  zext_ln51_fu_301  |    0    |    0    |
|          |  zext_ln52_fu_335  |    0    |    0    |
|          |  zext_ln53_fu_345  |    0    |    0    |
|          |  zext_ln54_fu_355  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  trunc_ln31_fu_240 |    0    |    0    |
|   trunc  |  trunc_ln54_fu_273 |    0    |    0    |
|          | trunc_ln708_fu_326 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  p_Result_s_fu_277 |    0    |    0    |
|partselect|  p_Result_1_fu_306 |    0    |    0    |
|          |  p_Result_2_fu_316 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_288   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   or_ln51_fu_295   |    0    |    0    |
|    or    |   or_ln52_fu_330   |    0    |    0    |
|          |   or_ln53_fu_340   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   201   |
|----------|--------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_V|    4   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    4   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln29_reg_360   |    6   |
|    add_ln48_reg_384   |   32   |
|buffer_V_addr_1_reg_392|    5   |
| buffer_in_addr_reg_374|    5   |
|    i_2_cast_reg_369   |   64   |
|      i_2_reg_169      |    6   |
|       i_reg_194       |   32   |
|   icmp_ln29_reg_365   |    1   |
|   n_points_1_reg_181  |   32   |
|    n_points_reg_379   |   32   |
|   p_Result_1_reg_409  |   32   |
|   p_Result_2_reg_414  |   32   |
|     shl_ln_reg_402    |    8   |
|   trunc_ln54_reg_397  |    6   |
|  trunc_ln708_reg_419  |   32   |
+-----------------------+--------+
|         Total         |   325  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_109 |  p0  |   3  |   5  |   15   ||    14   |
|  grp_access_fu_124 |  p0  |   5  |   8  |   40   ||    26   |
|  grp_access_fu_124 |  p1  |   5  |  32  |   160  ||    26   |
|     i_2_reg_169    |  p0  |   2  |   6  |   12   ||    9    |
| n_points_1_reg_181 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   301  ||   3.34  ||    93   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   201  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   93   |
|  Register |    -   |    -   |   325  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   325  |   294  |
+-----------+--------+--------+--------+--------+
