	component ed_synth is
		port (
			ddr3_pll_ref_clk_clk          : in    std_logic                     := 'X';             -- clk
			ddr3_oct_oct_rzqin            : in    std_logic                     := 'X';             -- oct_rzqin
			ddr3_mem_mem_ck               : out   std_logic_vector(0 downto 0);                     -- mem_ck
			ddr3_mem_mem_ck_n             : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			ddr3_mem_mem_a                : out   std_logic_vector(14 downto 0);                    -- mem_a
			ddr3_mem_mem_ba               : out   std_logic_vector(2 downto 0);                     -- mem_ba
			ddr3_mem_mem_cke              : out   std_logic_vector(0 downto 0);                     -- mem_cke
			ddr3_mem_mem_cs_n             : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			ddr3_mem_mem_odt              : out   std_logic_vector(0 downto 0);                     -- mem_odt
			ddr3_mem_mem_reset_n          : out   std_logic_vector(0 downto 0);                     -- mem_reset_n
			ddr3_mem_mem_we_n             : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			ddr3_mem_mem_ras_n            : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			ddr3_mem_mem_cas_n            : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			ddr3_mem_mem_dqs              : inout std_logic_vector(4 downto 0)  := (others => 'X'); -- mem_dqs
			ddr3_mem_mem_dqs_n            : inout std_logic_vector(4 downto 0)  := (others => 'X'); -- mem_dqs_n
			ddr3_mem_mem_dq               : inout std_logic_vector(39 downto 0) := (others => 'X'); -- mem_dq
			ddr3_mem_mem_dm               : out   std_logic_vector(4 downto 0);                     -- mem_dm
			ddr3_status_local_cal_success : out   std_logic;                                        -- local_cal_success
			ddr3_status_local_cal_fail    : out   std_logic;                                        -- local_cal_fail
			global_reset_reset_n          : in    std_logic                     := 'X';             -- reset_n
			ddr3_tg_0_traffic_gen_pass    : out   std_logic;                                        -- traffic_gen_pass
			ddr3_tg_0_traffic_gen_fail    : out   std_logic;                                        -- traffic_gen_fail
			ddr3_tg_0_traffic_gen_timeout : out   std_logic                                         -- traffic_gen_timeout
		);
	end component ed_synth;

