{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754037520231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754037520232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 17:38:39 2025 " "Processing started: Fri Aug  1 17:38:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754037520232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1754037520232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA -c FPGA " "Command: quartus_sta FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1754037520232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1754037520354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1754037521172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1754037521172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037521214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037521214 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1754037522461 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA.sdc " "Reading SDC File: 'FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1754037523229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 4 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at FPGA.sdc(4): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at FPGA.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_RISC_V -period   60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_clock -name CLK_RISC_V -period   60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037523377 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523377 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1754037523378 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1754037523378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1754037523378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 67 altera_reserved_* port " "Ignored filter at FPGA.sdc(67): altera_reserved_* could not be matched with a port" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 67 altera_reserved_tck clock " "Ignored filter at FPGA.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA.sdc 67 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\] " "set_input_delay  -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037523381 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA.sdc 67 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA.sdc(67): Argument -clock is not an object ID" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\] " "set_output_delay -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037523382 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA.sdc(68): Argument -clock is not an object ID" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1754037523382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037523771 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037523777 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037523777 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037523777 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1754037523778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1754037523834 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1754037524178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.471 " "Worst-case setup slack is 4.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.471               0.000 CLK_RISC_V  " "    4.471               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.955               0.000 CLK50  " "   16.955               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.599               0.000 POR  " "   33.599               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.512               0.000 TCK  " "   35.512               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.032               0.000 CLK_MCS4_S  " "  159.032               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  806.430               0.000 CLK_MCS4_C  " "  806.430               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037524377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 CLK_RISC_V  " "    0.281               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLK_MCS4_S  " "    0.340               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLK_MCS4_C  " "    0.348               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLK50  " "    0.356               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 TCK  " "    0.378               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.994               0.000 POR  " "   14.994               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037524571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 39.882 " "Worst-case recovery slack is 39.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.882               0.000 CLK_RISC_V  " "   39.882               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.913               0.000 TCK  " "   39.913               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1327.692               0.000 CLK_MCS4_S  " " 1327.692               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037524731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.092 " "Worst-case removal slack is 1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 CLK_RISC_V  " "    1.092               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.341               0.000 TCK  " "    4.341               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.922               0.000 CLK_MCS4_S  " "    4.922               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037524876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.700 " "Worst-case minimum pulse width slack is 9.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.700               0.000 CLK50  " "    9.700               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.668               0.000 CLK_RISC_V  " "   24.668               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.641               0.000 TCK  " "   49.641               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  666.213               0.000 CLK_MCS4_C  " "  666.213               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  666.330               0.000 CLK_MCS4_S  " "  666.330               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.926               0.000 POR  " " 2499.926               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037524898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037524898 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 91.791 ns " "Worst Case Available Settling Time: 91.791 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037525197 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037525197 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754037525217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1754037525343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1754037546484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037547748 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037547754 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037547754 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037547754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.076 " "Worst-case setup slack is 8.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.076               0.000 CLK_RISC_V  " "    8.076               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.195               0.000 CLK50  " "   17.195               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.174               0.000 POR  " "   34.174               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.348               0.000 TCK  " "   36.348               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  159.771               0.000 CLK_MCS4_S  " "  159.771               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  808.404               0.000 CLK_MCS4_C  " "  808.404               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037548251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 CLK_RISC_V  " "    0.277               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLK_MCS4_S  " "    0.305               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLK_MCS4_C  " "    0.311               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK50  " "    0.322               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 TCK  " "    0.339               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.636               0.000 POR  " "   14.636               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037548447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 40.413 " "Worst-case recovery slack is 40.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.413               0.000 TCK  " "   40.413               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.702               0.000 CLK_RISC_V  " "   40.702               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1328.147               0.000 CLK_MCS4_S  " " 1328.147               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037548527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.988 " "Worst-case removal slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 CLK_RISC_V  " "    0.988               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.944               0.000 TCK  " "    3.944               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.436               0.000 CLK_MCS4_S  " "    4.436               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037548615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.724 " "Worst-case minimum pulse width slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 CLK50  " "    9.724               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.686               0.000 CLK_RISC_V  " "   24.686               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.736               0.000 TCK  " "   49.736               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  666.350               0.000 CLK_MCS4_S  " "  666.350               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  666.393               0.000 CLK_MCS4_C  " "  666.393               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.935               0.000 POR  " " 2499.935               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037548634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037548634 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 92.346 ns " "Worst Case Available Settling Time: 92.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037548878 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037548878 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1754037548887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037549833 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037549838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037549838 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037549838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.715 " "Worst-case setup slack is 18.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.715               0.000 CLK50  " "   18.715               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.018               0.000 CLK_RISC_V  " "   21.018               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.789               0.000 POR  " "   36.789               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.387               0.000 TCK  " "   39.387               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  162.663               0.000 CLK_MCS4_S  " "  162.663               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  820.795               0.000 CLK_MCS4_C  " "  820.795               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037550024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 CLK_RISC_V  " "    0.114               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK_MCS4_S  " "    0.148               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK50  " "    0.152               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLK_MCS4_C  " "    0.152               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 TCK  " "    0.153               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.213               0.000 POR  " "   12.213               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037550216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 42.553 " "Worst-case recovery slack is 42.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.553               0.000 TCK  " "   42.553               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.157               0.000 CLK_RISC_V  " "   45.157               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1330.569               0.000 CLK_MCS4_S  " " 1330.569               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037550302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.465 " "Worst-case removal slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 CLK_RISC_V  " "    0.465               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.074               0.000 TCK  " "    2.074               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.293               0.000 CLK_MCS4_S  " "    2.293               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037550390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.464 " "Worst-case minimum pulse width slack is 9.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.464               0.000 CLK50  " "    9.464               0.000 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.710               0.000 CLK_RISC_V  " "   24.710               0.000 CLK_RISC_V " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336               0.000 TCK  " "   49.336               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  665.851               0.000 CLK_MCS4_C  " "  665.851               0.000 CLK_MCS4_C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  666.362               0.000 CLK_MCS4_S  " "  666.362               0.000 CLK_MCS4_S " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 2499.965               0.000 POR  " " 2499.965               0.000 POR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1754037550408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1754037550408 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 96.278 ns " "Worst Case Available Settling Time: 96.278 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1754037550653 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1754037550653 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754037552047 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1754037552048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5261 " "Peak virtual memory: 5261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754037552363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 17:39:12 2025 " "Processing ended: Fri Aug  1 17:39:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754037552363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754037552363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754037552363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1754037552363 ""}
