// Seed: 3514087272
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri0  id_3,
    output wor   id_4
);
  assign id_4 = 1;
  assign id_4 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_16 = 32'd86,
    parameter id_4  = 32'd20,
    parameter id_5  = 32'd68,
    parameter id_9  = 32'd86
) (
    input wand id_0,
    input supply0 id_1
    , id_14,
    input wand id_2,
    input uwire id_3,
    input uwire _id_4,
    output tri _id_5,
    output tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    output supply0 _id_9,
    output tri id_10
    , id_15,
    input supply1 id_11,
    input tri0 id_12
);
  wire _id_16, id_17[{  -1  {  !  -1  }  } : id_16];
  module_0 modCall_1 (
      id_11,
      id_2
  );
  assign modCall_1.id_0 = 0;
  parameter id_18 = -1 == -1 == 1;
  logic [id_9  ==  id_5 : id_4] id_19;
  ;
  assign id_5 = id_11;
endmodule
