Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 31 23:21:25 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.187        0.000                      0                 2111        0.064        0.000                      0                 2111        4.500        0.000                       0                   820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.187        0.000                      0                 2110        0.064        0.000                      0                 2110        8.750        0.000                       0                   818  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 4.917ns (26.826%)  route 13.412ns (73.174%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.612    26.453    uart_instance/tx_register
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X11Y111        FDRE (Setup_fdre_C_R)       -0.429    27.640    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.640    
                         arrival time                         -26.453    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 4.917ns (26.826%)  route 13.412ns (73.174%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.612    26.453    uart_instance/tx_register
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X11Y111        FDRE (Setup_fdre_C_R)       -0.429    27.640    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.640    
                         arrival time                         -26.453    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 4.917ns (26.826%)  route 13.412ns (73.174%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.612    26.453    uart_instance/tx_register
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X11Y111        FDRE (Setup_fdre_C_R)       -0.429    27.640    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.640    
                         arrival time                         -26.453    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.329ns  (logic 4.917ns (26.826%)  route 13.412ns (73.174%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns = ( 27.542 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.612    26.453    uart_instance/tx_register
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.612    27.542    uart_instance/internal_clock_BUFG
    SLICE_X11Y111        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.105    
                         clock uncertainty           -0.035    28.069    
    SLICE_X11Y111        FDRE (Setup_fdre_C_R)       -0.429    27.640    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.640    
                         arrival time                         -26.453    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.243ns  (logic 4.917ns (26.952%)  route 13.326ns (73.047%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns = ( 27.540 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.526    26.367    uart_instance/tx_register
    SLICE_X11Y114        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.610    27.540    uart_instance/internal_clock_BUFG
    SLICE_X11Y114        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.103    
                         clock uncertainty           -0.035    28.067    
    SLICE_X11Y114        FDRE (Setup_fdre_C_R)       -0.429    27.638    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -26.367    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.239ns  (logic 4.917ns (26.958%)  route 13.322ns (73.042%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns = ( 27.540 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.522    26.363    uart_instance/tx_register
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.610    27.540    uart_instance/internal_clock_BUFG
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.103    
                         clock uncertainty           -0.035    28.067    
    SLICE_X11Y113        FDRE (Setup_fdre_C_R)       -0.429    27.638    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -26.363    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.239ns  (logic 4.917ns (26.958%)  route 13.322ns (73.042%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns = ( 27.540 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.522    26.363    uart_instance/tx_register
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.610    27.540    uart_instance/internal_clock_BUFG
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.103    
                         clock uncertainty           -0.035    28.067    
    SLICE_X11Y113        FDRE (Setup_fdre_C_R)       -0.429    27.638    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -26.363    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.239ns  (logic 4.917ns (26.958%)  route 13.322ns (73.042%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns = ( 27.540 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.522    26.363    uart_instance/tx_register
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.610    27.540    uart_instance/internal_clock_BUFG
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.562    28.103    
                         clock uncertainty           -0.035    28.067    
    SLICE_X11Y113        FDRE (Setup_fdre_C_R)       -0.429    27.638    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -26.363    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.239ns  (logic 4.917ns (26.958%)  route 13.322ns (73.042%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns = ( 27.540 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.522    26.363    uart_instance/tx_register
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.610    27.540    uart_instance/internal_clock_BUFG
    SLICE_X11Y113        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism              0.562    28.103    
                         clock uncertainty           -0.035    28.067    
    SLICE_X11Y113        FDRE (Setup_fdre_C_R)       -0.429    27.638    uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         27.638    
                         arrival time                         -26.363    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.101ns  (logic 4.917ns (27.164%)  route 13.184ns (72.836%))
  Logic Levels:           22  (CARRY4=4 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.541ns = ( 27.541 - 20.000 ) 
    Source Clock Delay      (SCD):    8.124ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.718     8.124    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X27Y124        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_fdre_C_Q)         0.456     8.580 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.061     9.641    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X29Y123        LUT2 (Prop_lut2_I1_O)        0.152     9.793 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.771    10.564    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.332    10.896 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.455    11.350    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.474 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.114    12.588    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X26Y119        LUT2 (Prop_lut2_I0_O)        0.150    12.738 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.953    13.691    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X21Y115        LUT4 (Prop_lut4_I0_O)        0.326    14.017 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6/O
                         net (fo=1, routed)           0.154    14.172    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_6_n_0
    SLICE_X21Y115        LUT6 (Prop_lut6_I0_O)        0.124    14.296 f  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5/O
                         net (fo=1, routed)           0.631    14.927    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_5_n_0
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.051 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3/O
                         net (fo=1, routed)           0.294    15.345    riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_3_n_0
    SLICE_X23Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.469 r  riscv_steel_core_instance/csr_file_instance/mtvec[15]_i_2/O
                         net (fo=3, routed)           0.750    16.219    riscv_steel_core_instance/csr_file_instance/csr_data_out[15]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.124    16.343 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12/O
                         net (fo=2, routed)           0.000    16.343    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X9Y126         MUXF7 (Prop_muxf7_I1_O)      0.217    16.560 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_12_17_i_3/O
                         net (fo=3, routed)           0.949    17.510    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[15]
    SLICE_X7Y125         LUT4 (Prop_lut4_I0_O)        0.325    17.835 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[15]_i_1/O
                         net (fo=5, routed)           0.656    18.491    riscv_steel_core_instance/csr_file_instance/rs1_data[15]
    SLICE_X11Y125        LUT4 (Prop_lut4_I3_O)        0.326    18.817 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2/O
                         net (fo=1, routed)           0.000    18.817    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[15]_i_2_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.218 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.332 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.332    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.446 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.681 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[0]
                         net (fo=3, routed)           1.006    20.687    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[22]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.299    20.986 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[24]_i_1/O
                         net (fo=3, routed)           1.006    21.991    riscv_steel_core_instance/data_fetch_store_unit_instance/D[8]
    SLICE_X5Y126         LUT6 (Prop_lut6_I2_O)        0.124    22.115 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.688    22.803    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.124    22.927 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.141    24.068    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    24.192 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464    24.656    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150    24.806 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.707    25.513    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X10Y111        LUT5 (Prop_lut5_I1_O)        0.328    25.841 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.384    26.225    uart_instance/tx_register
    SLICE_X11Y112        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.611    27.541    uart_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.104    
                         clock uncertainty           -0.035    28.068    
    SLICE_X11Y112        FDRE (Setup_fdre_C_R)       -0.429    27.639    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.639    
                         arrival time                         -26.225    
  -------------------------------------------------------------------
                         slack                                  1.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.408%)  route 0.246ns (63.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.246     2.979    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X6Y119         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.915    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.028%)  route 0.153ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.153     2.885    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.805    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.028%)  route 0.153ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.153     2.885    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.938     3.447    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y119         RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.843     2.605    
    SLICE_X6Y119         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.805    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y117   dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y119   riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.827ns  (logic 5.346ns (33.780%)  route 10.480ns (66.220%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         5.647     7.114    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.152     7.266 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.834    12.099    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.727    15.827 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    15.827    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.879ns  (logic 1.567ns (26.655%)  route 4.312ns (73.345%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.514     2.749    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X28Y115        LUT5 (Prop_lut5_I0_O)        0.044     2.793 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.799     4.591    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.288     5.879 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.879    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.147ns  (logic 4.335ns (32.976%)  route 8.812ns (67.024%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.799     8.205    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X4Y117         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     8.661 r  riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/Q
                         net (fo=135, routed)         3.978    12.639    riscv_steel_core_instance/csr_file_instance/current_state_reg[3]_0[3]
    SLICE_X28Y115        LUT5 (Prop_lut5_I1_O)        0.152    12.791 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.834    17.625    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.727    21.352 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    21.352    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 4.039ns (67.747%)  route 1.923ns (32.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.737     8.143    uart_instance/internal_clock_BUFG
    SLICE_X8Y111         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     8.661 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.923    10.584    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.105 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.105    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.386ns (74.357%)  route 0.478ns (25.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.644     2.570    uart_instance/internal_clock_BUFG
    SLICE_X8Y111         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.478     3.212    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.434 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.434    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/csr_file_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.499ns  (logic 1.475ns (32.796%)  route 3.023ns (67.204%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.670     2.596    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X5Y115         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     2.737 r  riscv_steel_core_instance/csr_file_instance/current_state_reg[2]/Q
                         net (fo=135, routed)         1.225     3.962    riscv_steel_core_instance/csr_file_instance/current_state_reg[3]_0[2]
    SLICE_X28Y115        LUT5 (Prop_lut5_I4_O)        0.046     4.008 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.799     5.806    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.288     7.094 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.094    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1027 Endpoints
Min Delay          1027 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.157ns  (logic 1.715ns (15.370%)  route 9.442ns (84.630%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        7.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 f  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.645    11.033    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I5_O)        0.124    11.157 r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_i_1/O
                         net (fo=1, routed)           0.000    11.157    riscv_steel_core_instance/csr_file_instance/mstatus_mie_i_1_n_0
    SLICE_X28Y117        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.603     7.533    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y117        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mstatus_mie_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.890ns  (logic 1.591ns (14.608%)  route 9.299ns (85.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.502    10.890    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y118        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.601     7.531    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y118        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.890ns  (logic 1.591ns (14.608%)  route 9.299ns (85.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.502    10.890    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y118        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.601     7.531    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y118        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.600ns  (logic 1.591ns (15.008%)  route 9.009ns (84.992%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.212    10.600    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X28Y119        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.600     7.530    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X28Y119        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.575ns  (logic 1.591ns (15.044%)  route 8.984ns (84.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.187    10.575    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X27Y120        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.601     7.531    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X27Y120        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.575ns  (logic 1.591ns (15.044%)  route 8.984ns (84.956%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.187    10.575    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X27Y120        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.601     7.531    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X27Y120        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.515ns  (logic 1.591ns (15.129%)  route 8.924ns (84.871%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.127    10.515    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X23Y122        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.599     7.529    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X23Y122        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.515ns  (logic 1.591ns (15.129%)  route 8.924ns (84.871%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.127    10.515    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X23Y122        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.599     7.529    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X23Y122        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.435ns  (logic 1.591ns (15.245%)  route 8.844ns (84.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         6.797     8.264    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X14Y131        LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1/O
                         net (fo=28, routed)          2.047    10.435    riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0
    SLICE_X27Y119        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.601     7.531    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X27Y119        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mcause_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 2.801ns (26.877%)  route 7.620ns (73.123%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         1.864     3.331    riscv_steel_core_instance/reset_IBUF
    SLICE_X2Y124         LUT2 (Prop_lut2_I0_O)        0.153     3.484 f  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=66, routed)          2.539     6.023    riscv_steel_core_instance/csr_file_instance/uart_rw_valid_reg
    SLICE_X11Y110        LUT6 (Prop_lut6_I2_O)        0.331     6.354 f  riscv_steel_core_instance/csr_file_instance/uart_rdata[7]_i_7/O
                         net (fo=1, routed)           0.907     7.260    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_1
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_5/O
                         net (fo=1, routed)           0.591     7.975    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_5_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I4_O)        0.124     8.099 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.464     8.563    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.150     8.713 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.751     9.464    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X8Y115         LUT6 (Prop_lut6_I0_O)        0.328     9.792 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[1]_i_2/O
                         net (fo=2, routed)           0.505    10.297    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I5_O)        0.124    10.421 r  uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.421    uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.612     7.542    uart_instance/internal_clock_BUFG
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_bit_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            riscv_steel_core_instance/halt_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.294ns (34.424%)  route 0.561ns (65.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  halt_IBUF_inst/O
                         net (fo=1, routed)           0.561     0.855    riscv_steel_core_instance/halt_IBUF
    SLICE_X4Y116         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.941     3.450    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y116         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.590%)  route 0.648ns (73.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.648     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.934     3.443    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.590%)  route 0.648ns (73.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.648     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.934     3.443    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.590%)  route 0.648ns (73.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.648     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.934     3.443    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.590%)  route 0.648ns (73.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.648     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.934     3.443    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.590%)  route 0.648ns (73.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.648     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.934     3.443    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X2Y124         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.578%)  route 0.649ns (73.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.649     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.932     3.441    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.578%)  route 0.649ns (73.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.649     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.932     3.441    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.235ns (26.578%)  route 0.649ns (73.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.649     0.883    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.932     3.441    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X5Y125         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/immediate_stage3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.235ns (24.312%)  route 0.731ns (75.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.731     0.966    riscv_steel_core_instance/reset_IBUF
    SLICE_X11Y130        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.911     3.420    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y130        FDRE                                         r  riscv_steel_core_instance/immediate_stage3_reg[25]/C





