

================================================================
== Vivado HLS Report for 'floydWarshall'
================================================================
* Date:           Mon Apr  6 17:37:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        floyd
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.210|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  274|  274|  274|  274|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1      |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 2         |  232|  232|        58|          -|          -|     4|    no    |
        | + Loop 2.1      |   56|   56|        14|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     222|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      64|       8|    0|
|Multiplexer      |        -|      -|       -|     143|    -|
|Register         |        -|      -|      97|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     161|     373|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U    |floydWarshall_A  |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_174_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_1_fu_236_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_262_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_272_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_282_p2    |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_218_p2         |     +    |      0|  0|  12|           3|           1|
    |i_fu_140_p2           |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_252_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_164_p2           |     +    |      0|  0|  12|           3|           1|
    |k_fu_190_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln16_fu_134_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln17_fu_158_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln20_fu_184_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln22_fu_212_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln24_fu_246_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln26_fu_288_p2   |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 222|         118|         113|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_address0   |  21|          4|    4|         16|
    |A_address1   |  15|          3|    4|         12|
    |A_d0         |  15|          3|   32|         96|
    |ap_NS_fsm    |  47|         10|    1|         10|
    |i_0_reg_79   |   9|          2|    3|          6|
    |i_1_reg_112  |   9|          2|    3|          6|
    |j_0_reg_90   |   9|          2|    3|          6|
    |j_1_reg_123  |   9|          2|    3|          6|
    |k_0_reg_101  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        | 143|         30|   56|        164|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_addr_1_reg_355     |   4|   0|    4|          0|
    |A_addr_3_reg_373     |   4|   0|    4|          0|
    |add_ln26_reg_379     |  32|   0|   32|          0|
    |ap_CS_fsm            |   9|   0|    9|          0|
    |i_0_reg_79           |   3|   0|    3|          0|
    |i_1_reg_112          |   3|   0|    3|          0|
    |i_2_reg_345          |   3|   0|    3|          0|
    |i_reg_296            |   3|   0|    3|          0|
    |j_0_reg_90           |   3|   0|    3|          0|
    |j_1_reg_123          |   3|   0|    3|          0|
    |j_2_reg_363          |   3|   0|    3|          0|
    |j_reg_309            |   3|   0|    3|          0|
    |k_0_reg_101          |   3|   0|    3|          0|
    |k_reg_327            |   3|   0|    3|          0|
    |zext_ln17_reg_301    |   3|   0|    6|          3|
    |zext_ln18_1_reg_314  |   6|   0|   64|         58|
    |zext_ln22_reg_337    |   3|   0|    6|          3|
    |zext_ln26_1_reg_350  |   3|   0|    6|          3|
    |zext_ln26_reg_332    |   3|   0|    6|          3|
    +---------------------+----+----+-----+-----------+
    |Total                |  97|   0|  167|         70|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | floydWarshall | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | floydWarshall | return value |
|ap_start        |  in |    1| ap_ctrl_hs | floydWarshall | return value |
|ap_done         | out |    1| ap_ctrl_hs | floydWarshall | return value |
|ap_idle         | out |    1| ap_ctrl_hs | floydWarshall | return value |
|ap_ready        | out |    1| ap_ctrl_hs | floydWarshall | return value |
|graph_address0  | out |    4|  ap_memory |     graph     |     array    |
|graph_ce0       | out |    1|  ap_memory |     graph     |     array    |
|graph_q0        |  in |   32|  ap_memory |     graph     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

