# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 0.000256 512 11 410 92928 2.92218 2.20003 27.7479 65.591 98.5788 98.6747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 0.000256 512 11 410 92736 2.92982 2.2015 32.2349 65.545 103.022 103.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 0.000256 512 11 410 92800 2.91226 2.19568 34.0729 65.4556 104.751 104.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 0.000256 512 11 410 92928 2.91523 2.19584 31.4595 65.6742 102.361 102.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 0.000256 512 11 410 92400 2.94541 2.1975 31.6493 65.4165 102.322 102.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 0.000256 512 11 410 92736 2.90906 2.1943 32.5012 65.4879 103.201 103.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 0.000256 512 11 410 92640 2.93485 2.20557 32.9111 65.6331 103.798 103.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 0.000256 512 11 410 92672 2.91821 2.19258 32.136 65.5419 102.901 102.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 0.000256 512 11 410 92160 2.90131 2.18298 31.8182 65.1597 102.172 102.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 0.000256 512 11 410 92000 2.91539 2.18515 34.0431 65.2102 104.468 104.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 0.000256 512 11 410 92160 2.92768 2.19955 39.2511 66.1916 110.68 110.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 0.000256 512 11 420 92928 2.90525 2.20102 29.7756 65.5946 100.588 100.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 0.000256 512 11 420 92960 2.93715 2.19955 28.0836 65.6769 99.0084 99.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 0.000256 512 11 420 92928 2.91133 2.2016 28.1832 65.6612 99.0682 99.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 0.000256 512 11 420 92736 2.92934 2.20166 28.3612 65.5387 99.1428 99.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 0.000256 512 11 420 92928 2.92454 2.19888 30.2617 65.6191 101.117 101.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 0.000256 512 11 420 92736 2.92698 2.19965 33.4701 65.5355 104.244 104.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 0.000256 512 11 420 92480 2.90874 2.19539 32.8988 65.4423 103.559 103.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 0.000256 512 11 420 92928 2.91075 2.19706 35.1132 65.6252 105.962 106.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 0.000256 512 11 420 92400 2.94182 2.19546 35.5122 65.4644 106.229 106.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 0.000256 512 11 420 92288 2.91386 2.1953 35.1456 65.4867 105.854 105.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 0.000256 512 11 420 92640 2.94106 2.20365 35.1034 65.5777 105.941 106.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 0.000256 512 11 420 92672 2.91462 2.19715 33.4213 65.537 104.184 104.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 0.000256 512 11 420 92160 2.90899 2.18112 36.5445 65.2289 106.975 107.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 0.000256 512 11 420 92000 2.91293 2.18931 38.098 65.2021 108.519 108.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 0.000256 512 11 420 92160 2.92339 2.19622 35.4958 65.5657 106.292 106.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 0.000256 512 11 420 92928 2.91053 2.2009 26.2377 65.6322 97.0927 97.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 0.000256 512 11 420 92960 2.93443 2.20653 29.6207 65.6409 100.517 100.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 0.000256 512 11 420 92928 2.90954 2.2 27.9131 65.6558 98.7931 98.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 0.000256 512 11 420 92736 2.93354 2.204 28.3963 65.5334 99.1812 99.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 0.000256 512 11 420 92928 2.9184 2.2016 28.7176 65.6037 99.5543 99.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 0.000256 512 11 420 92736 2.92826 2.20256 35.5714 65.4658 106.281 106.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 0.000256 512 11 420 92736 2.91123 2.19955 25.3537 65.5877 96.1622 96.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 0.000256 512 11 420 92480 2.90995 2.19526 35.2384 65.4424 105.901 105.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 0.000256 512 11 420 92160 2.9183 2.19869 24.5745 65.561 95.3638 95.4619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 0.000256 512 11 420 92928 2.9129 2.20288 32.6438 65.6331 103.505 103.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 0.000256 512 11 420 92160 2.90614 2.18317 23.054 65.2335 93.4897 93.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 0.000256 512 11 420 92400 2.93437 2.19546 33.4557 65.4122 104.113 104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 0.000256 512 11 420 92000 2.91206 2.18931 23.7717 65.204 94.1866 94.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 0.000256 512 11 420 92288 2.91091 2.19283 42.0216 65.4761 112.715 112.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 0.000256 512 11 420 91392 2.90246 2.18522 27.1409 65.1789 97.525 97.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 0.000256 512 11 420 92640 2.93642 2.20394 41.0315 65.5789 111.863 111.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 0.000256 512 11 420 92160 2.90282 2.19514 27.7205 65.3834 98.3184 98.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 0.000256 512 11 420 92672 2.92115 2.19731 39.5726 65.5365 110.341 110.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 0.000256 512 11 420 92160 2.92861 2.20659 27.1331 65.5624 97.9468 98.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 0.000256 512 11 420 92160 2.90611 2.18726 35.1249 65.2308 105.561 105.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 0.000256 512 11 420 92160 2.91421 2.18803 24.4953 65.3076 95.0171 95.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 0.000256 512 11 420 92000 2.916 2.18726 36.1721 65.2584 106.648 106.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 0.000256 512 11 420 91200 2.88746 2.17293 26.512 64.7879 96.4728 96.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 0.000256 512 11 432 92928 2.91226 2.20365 26.8447 65.6496 97.7204 97.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 0.000256 512 11 432 92960 2.93418 2.20605 28.324 65.6414 99.2174 99.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 0.000256 512 11 432 92928 2.91453 2.20314 28.0104 65.6024 98.8475 98.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 0.000256 512 11 432 92928 2.912 2.1975 18.7312 65.6192 89.5756 89.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 0.000256 512 11 432 92736 2.92694 2.19955 32.1406 65.5889 102.972 103.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 0.000256 512 11 432 92288 2.91139 2.19341 21.1785 65.4339 91.8286 91.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 0.000256 512 11 432 92928 2.92365 2.20211 31.5203 65.6052 102.365 102.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 0.000256 512 11 432 92672 2.9248 2.19616 21.4119 65.4799 92.123 92.2274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 0.000256 512 11 432 92736 2.92906 2.20198 34.8078 65.5427 105.594 105.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 0.000256 512 11 432 92736 2.8999 2.19738 24.8201 65.5891 95.6184 95.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 0.000256 512 11 432 92480 2.90835 2.19786 33.4502 65.4462 104.119 104.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 0.000256 512 11 432 92160 2.91898 2.19965 23.7843 65.5513 94.5737 94.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 0.000256 512 11 432 92928 2.9119 2.19821 41.4949 65.6089 112.328 112.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 0.000256 512 11 432 92160 2.90618 2.18317 26.9683 65.2301 97.402 97.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 0.000256 512 11 432 92400 2.93546 2.1975 41.1168 65.4607 111.822 111.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 0.000256 512 11 432 92000 2.90579 2.19136 27.5467 65.2058 97.9606 98.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 0.000256 512 11 432 92288 2.90989 2.19226 39.68 65.4817 110.374 110.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 0.000256 512 11 432 91392 2.89238 2.17968 26.1575 65.2522 96.5943 96.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 0.000256 512 11 432 92640 2.93571 2.20394 37.4694 65.6297 108.352 108.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 0.000256 512 11 432 92160 2.90512 2.18966 26.1748 65.3512 96.7356 96.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 0.000256 512 11 432 92672 2.92067 2.19472 36.4434 65.5334 107.206 107.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 0.000256 512 11 432 92160 2.92646 2.19952 25.5936 65.6187 96.4531 96.5521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 0.000256 512 11 425 92928 2.90995 2.20365 29.8229 65.5841 100.633 100.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 0.000256 512 11 425 92960 2.93565 2.20522 27.1113 65.6275 97.9957 98.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 0.000256 512 11 425 92480 2.90966 2.1975 17.7018 65.5106 88.4315 88.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 0.000256 512 11 425 92928 2.9105 2.20269 29.0404 65.644 99.9095 100.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 0.000256 512 11 425 92928 2.91558 2.20096 19.3178 65.6319 90.1782 90.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 0.000256 512 11 425 92736 2.93168 2.20144 30.6148 65.5497 101.411 101.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 0.000256 512 11 425 92288 2.91197 2.19411 20.1901 65.4785 90.8885 90.9847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 0.000256 512 11 425 92928 2.92506 2.19923 31.8227 65.6095 102.671 102.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 0.000256 512 11 425 92672 2.91549 2.19539 21.8104 65.4762 92.5114 92.6085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 0.000256 512 11 425 92736 2.92931 2.20349 35.1306 65.5454 105.925 106.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 0.000256 512 11 425 92736 2.90934 2.19613 24.9993 65.5319 95.7551 95.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 0.000256 512 11 425 92480 2.91325 2.19862 33.4891 65.4434 104.161 104.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 0.000256 512 11 425 92160 2.91702 2.19674 23.8114 65.5538 94.595 94.6944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 0.000256 512 11 425 92928 2.91088 2.20022 40.7176 65.6137 111.554 111.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 0.000256 512 11 425 92160 2.90611 2.18317 26.7208 65.335 97.256 97.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 0.000256 512 11 425 92400 2.9375 2.1976 40.6095 66.0325 111.889 111.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 0.000256 512 11 425 92000 2.91555 2.18749 27.8278 65.2644 98.3084 98.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 0.000256 512 11 425 92288 2.91306 2.19341 37.9502 65.4768 108.647 108.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 0.000256 512 11 425 91392 2.90205 2.18109 25.4134 65.2502 95.8622 95.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 0.000256 512 11 425 92640 2.9367 2.20256 36.7292 65.6328 107.612 107.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 0.000256 512 11 425 92160 2.90173 2.18922 25.7745 65.3991 96.3805 96.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 0.000256 512 11 425 92672 2.92307 2.19526 37.14 65.4808 107.857 107.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 0.000256 512 11 425 92160 2.93066 2.19574 25.5908 65.5512 96.3808 96.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 0.000256 512 11 416 93056 2.91021 2.20109 25.7413 65.5821 96.5509 96.6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 0.000256 512 11 416 92928 2.9257 2.20093 19.5125 65.6598 90.4146 90.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 0.000256 512 11 416 93120 2.93482 2.20493 26.5436 65.6198 97.4154 97.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 0.000256 512 11 416 92800 2.91091 2.19546 17.5931 65.4506 88.2643 88.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 0.000256 512 11 416 92928 2.89971 2.20349 29.2438 65.6402 100.1 100.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 0.000256 512 11 416 92928 2.90979 2.19981 18.6104 65.6928 89.5251 89.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 0.000256 512 11 416 92960 2.92944 2.2023 27.8766 65.598 98.7207 98.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 0.000256 512 11 416 92736 2.89379 2.19181 18.2316 65.4245 88.8537 88.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 0.000256 512 11 416 92736 2.93062 2.20618 15.5756 65.6737 86.4964 86.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 0.000256 512 11 416 92928 2.91926 2.20218 29.2245 65.611 100.07 100.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 0.000256 512 11 416 92672 2.92221 2.1975 19.8324 65.4639 90.5274 90.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 0.000256 512 11 416 92160 2.91101 2.1848 16.7408 65.2384 87.1884 87.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 0.000256 512 11 416 92736 2.9344 2.2016 40.01 65.4902 110.754 110.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 0.000256 512 11 416 92736 2.89936 2.20352 26.1812 65.5137 96.9097 97.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 0.000256 512 11 416 91584 2.92454 2.1864 21.6964 65.2531 92.1748 92.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 0.000256 512 11 416 92800 2.9009 2.19725 38.1215 65.4455 108.775 108.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 0.000256 512 11 416 92800 2.90838 2.19379 26.476 65.5635 97.26 97.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 0.000256 512 11 416 92160 2.89872 2.19341 21.2905 65.3893 91.8871 91.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 0.000256 512 11 416 92928 2.90637 2.2016 34.4059 65.6743 105.299 105.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 0.000256 512 11 416 92160 2.89178 2.18349 24.0251 65.1839 94.3972 94.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 0.000256 512 11 416 92160 2.89802 2.18586 22.003 65.2985 92.5014 92.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 0.000256 512 11 416 92400 2.93862 2.19574 36.18 65.4157 106.842 106.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 0.000256 512 11 416 92000 2.91811 2.18522 24.9472 65.1973 95.3661 95.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 0.000256 512 11 416 92400 2.94307 2.20365 21.7804 65.5431 92.5815 92.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 0.000256 512 11 416 92736 2.90659 2.19341 33.8531 65.426 104.489 104.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 0.000256 512 11 416 92288 2.89254 2.18445 24.3411 65.241 94.7759 94.8736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 0.000256 512 11 416 91392 2.90586 2.18931 20.5292 65.2564 90.9964 91.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 0.000256 512 11 416 92640 2.9369 2.20483 35.2397 65.6316 106.127 106.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 0.000256 512 11 416 92160 2.9073 2.18694 24.6398 65.3813 95.2242 95.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 0.000256 512 11 416 90720 2.91898 2.1848 20.6865 65.1049 91.0131 91.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 0.000256 512 11 416 92672 2.91027 2.19546 33.8218 65.5271 104.57 104.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 0.000256 512 11 416 92160 2.91149 2.19946 24.5519 65.6192 95.3938 95.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 0.000256 512 11 416 92160 2.90915 2.19075 21.1908 65.3683 91.7714 91.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 0.000256 512 11 440 92288 2.91334 2.20064 28.4867 65.6511 99.366 99.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 0.000256 512 11 440 92160 2.93072 2.20234 18.9199 65.5901 89.7581 89.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 0.000256 512 11 440 92320 2.93757 2.20675 31.7485 65.6793 102.688 102.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 0.000256 512 11 440 91840 2.91453 2.19904 20.9769 65.4431 91.65 91.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 0.000256 512 11 440 92160 2.9351 2.20518 17.6993 65.641 88.5948 88.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 0.000256 512 11 440 92352 2.9216 2.2057 30.0918 65.6546 100.988 101.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 0.000256 512 11 440 92160 2.92454 2.20003 19.6661 65.626 90.5377 90.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 0.000256 512 11 440 92160 2.91846 2.19955 16.51 65.5799 87.3195 87.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 0.000256 512 11 440 92064 2.93338 2.2016 40.3523 65.546 111.145 111.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 0.000256 512 11 440 91840 2.90096 2.19344 25.9668 65.4139 96.5892 96.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 0.000256 512 11 440 92064 2.94442 2.20752 22.359 65.6125 93.2342 93.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 0.000256 512 11 440 92160 2.92358 2.19802 38.64 65.6612 109.533 109.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 0.000256 512 11 440 91648 2.92458 2.19398 25.5292 65.4918 96.2532 96.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 0.000256 512 11 440 91392 2.92045 2.18576 21.0029 65.2339 91.4597 91.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 0.000256 512 11 440 92160 2.93776 2.20186 39.1961 65.5384 109.986 110.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 0.000256 512 11 440 92160 2.90282 2.20026 27.1037 65.6788 97.9991 98.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 0.000256 512 11 440 91584 2.92426 2.18726 23.7283 65.2541 94.2056 94.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 0.000256 512 11 440 91008 2.90765 2.18726 21.3337 65.2305 91.7715 91.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 0.000256 512 11 440 91840 2.91222 2.19744 38.3073 65.4946 109.024 109.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 0.000256 512 11 440 91520 2.92096 2.19341 26.4603 65.5073 97.1973 97.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 0.000256 512 11 440 91200 2.91379 2.18845 23.4906 65.3339 94.039 94.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 0.000256 512 11 440 90880 2.93178 2.2016 21.0883 65.6059 91.9403 92.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 0.000256 512 11 440 92160 2.92045 2.2016 36.9641 65.6398 107.838 107.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 0.000256 512 11 440 91392 2.91395 2.18189 25.7454 65.1873 96.1407 96.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 0.000256 512 11 440 91008 2.90483 2.18726 21.9603 65.2407 92.4044 92.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 0.000256 512 11 440 90624 2.92646 2.18726 20.4234 65.3525 91.0072 91.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 0.000256 512 11 440 92000 2.94627 2.19792 37.5453 65.4646 108.267 108.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 0.000256 512 11 440 91200 2.92614 2.18752 27.4079 65.2041 97.8358 97.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 0.000256 512 11 440 91200 2.9665 2.20387 22.9488 65.549 93.7821 93.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 0.000256 512 11 440 89600 2.8991 2.17235 21.2091 64.8515 91.2451 91.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 0.000256 512 11 432 92928 2.90592 2.20048 29.948 65.5923 100.759 100.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 0.000256 512 11 432 92928 2.92454 2.2016 19.0618 65.6041 89.9056 90.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 0.000256 512 11 432 92928 2.91514 2.20112 19.4521 65.6273 90.3077 90.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 0.000256 512 11 432 92960 2.93098 2.2057 28.6508 65.6976 99.5971 99.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 0.000256 512 11 432 92480 2.89789 2.19955 18.6351 65.5086 89.3531 89.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 0.000256 512 11 432 92640 2.94131 2.20733 15.7185 65.5664 86.546 86.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 0.000256 512 11 432 92928 2.90934 2.20387 37.4664 65.6342 108.326 108.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 0.000256 512 11 432 92928 2.91142 2.19955 24.3397 65.6816 95.246 95.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 0.000256 512 11 432 92736 2.90099 2.19795 20.6547 65.5842 91.45 91.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 0.000256 512 11 432 92160 2.90784 2.18512 17.6249 65.2214 88.0562 88.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 0.000256 512 11 432 92736 2.93578 2.19898 35.9281 65.596 106.772 106.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 0.000256 512 11 432 92288 2.90934 2.19155 23.6667 65.4707 94.3517 94.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 0.000256 512 11 432 92736 2.94317 2.20205 19.9804 65.6138 90.8517 90.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 0.000256 512 11 432 91392 2.91078 2.18112 17.0866 65.1959 87.49 87.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 0.000256 512 11 432 92928 2.92218 2.19955 34.7283 65.6579 105.621 105.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 0.000256 512 11 432 92672 2.90714 2.19315 23.2455 66.1181 94.5727 94.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 0.000256 512 11 432 92160 2.89862 2.18522 19.7531 65.1624 90.1116 90.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 0.000256 512 11 432 92160 2.91088 2.19955 17.8731 65.6151 88.7106 88.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 0.000256 512 11 432 92736 2.92416 2.20438 35.5945 65.5336 106.37 106.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 0.000256 512 11 432 92736 2.91078 2.19923 25.15 65.5308 95.9053 96.0041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 0.000256 512 11 432 91584 2.92419 2.18877 21.5425 65.2481 92.0183 92.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 0.000256 512 11 432 92160 2.88653 2.18522 20.2492 65.3008 90.7358 90.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 0.000256 512 11 432 92480 2.91075 2.19594 35.4228 65.4468 106.09 106.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 0.000256 512 11 432 92160 2.91837 2.19734 24.8643 65.5011 95.5931 95.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 0.000256 512 11 432 92160 2.89366 2.18909 21.1639 65.3382 91.6983 91.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 0.000256 512 11 432 92160 2.91725 2.20125 20.0577 65.6064 90.8972 90.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 0.000256 512 11 450 92800 2.91523 2.20128 31.4073 65.6477 102.28 102.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 0.000256 512 11 450 92672 2.92592 2.20365 20.9604 65.6046 91.8031 91.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 0.000256 512 11 450 92544 2.92032 2.2016 20.8265 65.6351 91.7001 91.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 0.000256 512 11 450 92800 2.94205 2.2079 29.7213 65.6867 100.669 100.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 0.000256 512 11 450 92480 2.91027 2.19955 19.5948 65.4452 90.2615 90.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 0.000256 512 11 450 92640 2.93728 2.20365 16.5049 65.6281 87.3861 87.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 0.000256 512 11 450 92160 2.89965 2.19731 14.5271 65.5112 85.2461 85.3463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 0.000256 512 11 450 92736 2.9151 2.20365 38.0271 65.589 108.846 108.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 0.000256 512 11 450 92544 2.90352 2.20365 24.7872 65.6748 95.68 95.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 0.000256 512 11 450 92160 2.91869 2.1992 20.7453 65.5903 91.5676 91.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 0.000256 512 11 450 91392 2.9184 2.18317 17.8579 65.2285 88.2966 88.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 0.000256 512 11 450 92512 2.93997 2.20365 36.4144 65.5435 107.217 107.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 0.000256 512 11 450 92288 2.91395 2.19366 24.3286 65.4774 95.0282 95.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 0.000256 512 11 450 92064 2.94378 2.20256 20.2326 65.7833 91.275 91.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 0.000256 512 11 450 91392 2.89811 2.18112 17.4665 65.2081 87.8693 87.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 0.000256 512 11 450 92672 2.93002 2.19955 35.6681 65.6629 106.573 106.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 0.000256 512 11 450 92160 2.92893 2.19562 24.4284 65.5311 95.2015 95.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 0.000256 512 11 450 91392 2.90547 2.18269 20.9009 65.1781 91.277 91.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 0.000256 512 11 450 92160 2.90979 2.19955 18.7918 65.5632 89.5761 89.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 0.000256 512 11 450 92448 2.93811 2.19821 37.8986 65.5414 108.69 108.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 0.000256 512 11 450 92160 2.90557 2.20243 26.6865 65.5822 97.4923 97.5913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 0.000256 512 11 450 91584 2.92442 2.18768 23.1609 65.253 93.6381 93.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 0.000256 512 11 450 91008 2.8921 2.18739 21.0834 65.2498 91.526 91.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 0.000256 512 11 450 90720 2.9095 2.18944 20.0292 65.1569 90.4013 90.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 0.000256 512 11 450 92480 2.91126 2.19546 37.0742 65.455 107.749 107.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 0.000256 512 11 450 92160 2.9199 2.19565 26.698 65.5618 97.4884 97.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 0.000256 512 11 450 92160 2.88973 2.18931 22.2239 65.3453 92.7623 92.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 0.000256 512 11 450 92160 2.92442 2.20138 21.4951 65.6548 92.3877 92.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 0.000256 512 11 450 91200 2.88781 2.17088 21.1822 64.8093 91.1647 91.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 0.000256 512 11 420 92416 2.92077 2.20035 28.5752 65.5711 99.381 99.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 0.000256 512 11 420 92416 2.93277 2.20192 18.8548 65.6611 89.765 89.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 0.000256 512 11 420 92160 2.90746 2.1959 15.7517 65.6355 86.6061 86.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 0.000256 512 11 420 92160 2.91786 2.19654 17.5921 65.4596 88.2805 88.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 0.000256 512 11 420 92480 2.94304 2.20611 36.8866 65.6879 107.837 107.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 0.000256 512 11 420 92160 2.90096 2.19379 23.8342 65.5087 94.5508 94.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 0.000256 512 11 420 92160 2.93923 2.20445 20.3387 65.6355 91.2299 91.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 0.000256 512 11 420 92160 2.90224 2.19549 17.5932 65.5424 88.349 88.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 0.000256 512 11 420 92352 2.91555 2.20083 34.884 65.6574 105.773 105.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 0.000256 512 11 420 92160 2.9231 2.20179 23.358 65.7824 94.3785 94.4783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 0.000256 512 11 420 92160 2.92032 2.19914 19.2536 65.5295 90.0193 90.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 0.000256 512 11 420 91392 2.91786 2.18266 16.942 65.1742 87.3289 87.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 0.000256 512 11 420 91200 2.90154 2.18931 15.2571 65.4016 85.8605 85.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 0.000256 512 11 420 92288 2.92922 2.20179 33.241 65.5365 104.025 104.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 0.000256 512 11 420 91840 2.9032 2.19955 22.4297 65.4249 93.0708 93.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 0.000256 512 11 420 92064 2.93149 2.20358 19.1596 65.6124 90.0183 90.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 0.000256 512 11 420 91392 2.90707 2.18496 16.3796 65.1796 86.7673 86.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 0.000256 512 11 420 90720 2.90781 2.17907 14.9414 64.9824 85.12 85.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 0.000256 512 11 420 92416 2.92906 2.20278 33.125 65.6072 103.977 104.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 0.000256 512 11 420 92160 2.9271 2.20019 23.0651 65.4847 93.7884 93.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 0.000256 512 11 420 91392 2.91571 2.18163 19.375 65.2233 89.8097 89.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 0.000256 512 11 420 92160 2.92947 2.19805 17.9718 65.618 88.8315 88.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 0.000256 512 11 420 92160 2.93315 2.19648 16.8917 65.6709 87.8032 87.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 0.000256 512 11 448 92032 2.9217 2.20234 29.769 65.6324 100.635 100.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 0.000256 512 11 448 91904 2.93424 2.20202 19.6324 65.6595 90.5422 90.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 0.000256 512 11 448 91776 2.91226 2.1993 16.5245 65.61 87.3596 87.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 0.000256 512 11 448 91648 2.92211 2.1969 18.2781 65.4774 88.9887 89.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 0.000256 512 11 448 92160 2.93725 2.20566 38.0413 65.688 108.984 109.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 0.000256 512 11 448 91840 2.91226 2.19763 24.8836 65.4437 95.5551 95.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 0.000256 512 11 448 91680 2.9407 2.20774 20.3036 65.5647 91.1307 91.2257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 0.000256 512 11 448 91520 2.91027 2.19539 18.1552 65.4972 88.87 88.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 0.000256 512 11 448 91200 2.92026 2.18726 15.9913 65.2613 86.4755 86.5759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 0.000256 512 11 448 91968 2.92045 2.20278 36.3372 65.594 107.168 107.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 0.000256 512 11 448 91776 2.92394 2.1975 24.1928 65.6258 95.0538 95.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 0.000256 512 11 448 91584 2.91734 2.19933 19.7397 65.5824 90.5524 90.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 0.000256 512 11 448 90624 2.90893 2.18557 17.3257 65.1774 87.7097 87.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 0.000256 512 11 448 91200 2.8985 2.1919 15.364 65.3839 85.955 86.0529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 0.000256 512 11 448 91840 2.9369 2.2016 34.3755 65.5924 105.218 105.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 0.000256 512 11 448 91392 2.90454 2.19638 22.4262 65.4869 93.1268 93.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 0.000256 512 11 448 91392 2.94515 2.20195 18.7917 65.6094 89.6656 89.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 0.000256 512 11 448 90496 2.90422 2.1833 16.5791 65.197 86.9779 87.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 0.000256 512 11 448 90720 2.91181 2.1809 15.2344 64.9973 85.4363 85.5365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 0.000256 512 11 448 91904 2.93651 2.2016 34.9817 65.6151 105.845 105.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 0.000256 512 11 448 91648 2.91635 2.19312 23.7565 65.5278 94.5068 94.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 0.000256 512 11 448 90624 2.92214 2.18301 19.9366 65.2448 90.4028 90.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 0.000256 512 11 448 91136 2.94461 2.19987 18.4672 65.5723 89.3006 89.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 0.000256 512 11 448 90880 2.93901 2.19942 17.7418 65.6567 88.6501 88.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 0.000256 512 11 448 90624 2.92598 2.1879 16.6676 65.3169 87.2107 87.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1800 0.000256 512 11 512 91840 2.91901 2.20237 50.9971 65.6703 121.902 121.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 0.000256 512 11 512 91776 2.9209 2.19955 36.2327 65.5939 107.062 107.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 0.000256 512 11 512 91648 2.92454 2.20381 24.8875 65.67 95.8025 95.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 0.000256 512 11 512 91776 2.92509 2.20102 21.1075 65.6905 92.0393 92.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 0.000256 512 11 512 91136 2.94298 2.19546 18.3408 65.529 89.1208 89.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 0.000256 512 11 512 91520 2.91357 2.19955 17.0554 65.5526 87.838 87.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 0.000256 512 11 512 90624 2.91974 2.18496 15.6849 65.1661 86.0729 86.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 0.000256 512 11 512 90496 2.89683 2.18272 18.8028 65.1913 89.1884 89.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 0.000256 512 11 512 91136 2.93318 2.19824 18.3767 65.6238 89.2532 89.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1800 0.000256 512 11 420 91392 2.90598 2.1833 42.3381 65.1961 112.74 112.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1800 0.000256 512 11 448 90496 2.91248 2.18253 43.874 65.2585 114.347 114.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1800 0.000256 512 11 450 90720 2.91984 2.17907 45.2301 64.9959 115.441 115.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1800 0.000256 512 11 432 90720 2.92048 2.17962 43.501 64.9901 113.703 113.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1800 0.000256 512 11 416 92672 2.91869 2.19546 40.9423 65.5235 111.693 111.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 0.000256 512 11 416 90240 2.8953 2.16931 22.2812 64.9078 92.3694 92.4692
