<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'stream_head_V' is power-on initialization." projectName="estream_write" solutionName="circ_buff_write_128" date="2021-04-03T20:05:42.290-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'circ_buff_write_128' consists of the following:&#xA;&#x9;'icmp' operation ('tmp_7', estream_write/c_src/circ_buff_write_128.cpp:74) [41]  (1.46 ns)&#xA;&#x9;'select' operation ('p_neg1_pn_v_cast_cast', estream_write/c_src/circ_buff_write_128.cpp:74) [44]  (0.47 ns)&#xA;&#x9;'add' operation ('p_neg1_pn', estream_write/c_src/circ_buff_write_128.cpp:74) [45]  (0 ns)&#xA;&#x9;'sub' operation ('bytes_to_write', estream_write/c_src/circ_buff_write_128.cpp:76) [46]  (0.829 ns)&#xA;&#x9;blocking operation 0.394 ns on control path)" projectName="estream_write" solutionName="circ_buff_write_128" date="2021-04-03T20:05:42.112-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.15362ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.417ns, effective delay budget: 2.916ns)." projectName="estream_write" solutionName="circ_buff_write_128" date="2021-04-03T20:05:42.108-0400" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (estream_write/c_src/circ_buff_write_128.cpp:94) in function 'circ_buff_write_128'." projectName="estream_write" solutionName="circ_buff_write_128" date="2021-04-03T20:05:41.896-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
