Generating HDL for page 16.20.05.1 ADD OR SUBTRACT CONT-ACC at 10/2/2020 1:47:58 PM
Old test bench file ALD_16_20_05_1_ADD_OR_SUBTRACT_CONT_ACC_tb.vhdl 97 lines preserved and 35 declaration lines preserved
Removed 3 outputs from Gate at 2B to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_C, OUT_4A_C
	and inputs of PS_1ST_SCAN,PS_A_OR_S_DOT_B_CYCLE,PS_COMPLEMENT_LATCH
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_D, OUT_3A_D
	and inputs of OUT_4A_C
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_Q, OUT_4B_Q
	and inputs of OUT_4A_C
	and logic function of NOT
Generating Statement for block at 2B with output pin(s) of OUT_2B_A
	and inputs of OUT_4B_Q,PB_B_CH_WM_BIT,PB_ADDER_NO_CARRY
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_K
	and inputs of OUT_4B_Q,PB_B_CH_WM_BIT,PB_ADDER_CARRY
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_E
	and inputs of OUT_3A_D,PS_UNITS_LATCH,PS_1401_MODE_1
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_D
	and inputs of OUT_3A_D,PS_EXTENSION_LATCH
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_H, OUT_4F_H
	and inputs of PS_A_OR_S_DOT_B_CYCLE,PS_BODY_OR_EXTENSION
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_A, OUT_3F_A
	and inputs of OUT_4F_H
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_C
	and inputs of OUT_3F_A,MS_1401_MODE_1
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_A
	and inputs of PB_B_CH_NOT_WM_BIT,PB_COMPLEMENT_LATCH
	and logic function of NOR
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_3H_A
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of OUT_1H_B
	and inputs of OUT_2H_D,PB_1401_MODE,OUT_2I_E
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_A
	and inputs of OUT_3F_A
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_E
	and inputs of OUT_3I_A
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC
	from gate output OUT_2B_A
Generating output sheet edge signal assignment to 
	signal MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC
	from gate output OUT_2C_K
Generating output sheet edge signal assignment to 
	signal MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401
	from gate output OUT_2D_E
Generating output sheet edge signal assignment to 
	signal MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X
	from gate output OUT_2E_D
Generating output sheet edge signal assignment to 
	signal MS_A_OR_S_DOT_B_DOT_Y_OR_X
	from gate output OUT_4F_H
Generating output sheet edge signal assignment to 
	signal MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401
	from gate output OUT_2G_C
Generating output sheet edge signal assignment to 
	signal MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401
	from gate output OUT_1H_B
