#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May 16 08:49:51 2025
# Process ID         : 32536
# Current directory  : M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7360 M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.xpr
# Log file           : M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/vivado.log
# Journal file       : M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1\vivado.jou
# Running On         : Mohit
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 7886 MB
# Swap memory        : 24393 MB
# Total Virtual      : 32280 MB
# Available Virtual  : 7435 MB
#-----------------------------------------------------------
start_gui
open_project {M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'M:/College/BTP/Vivado_Simulations/RISC_V Core/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.078 ; gain = 76.703
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new
file mkdir {M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new}
close [ open {M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new/RISC-V_Sim_tb.v} w ]
add_files -fileset sim_1 {{M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new/RISC-V_Sim_tb.v}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  {{M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU_Top_tb.v}}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new/program1.mem} w ]
add_files -fileset sim_1 {{M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new/program1.mem}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\project_1\project_1.srcs\sim_1\new\RISC-V_Sim_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\Inst_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [M:\College\BTP\RISC-V_Pipelined\RISC_V Core\RISC-V_Top.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_RISC_V_Top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RISC_V_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim/program1.mem'
INFO: [SIM-utils-43] Exported 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim/program1.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RISC_V_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPU_Top
INFO: [VRFC 10-311] analyzing module PHT
INFO: [VRFC 10-311] analyzing module GHR_PC
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Branch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Decode_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Execute_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/FetchStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchStage
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnitWithMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/GPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPR
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Inst_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Mem_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/RISC-V_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/WriteBack_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.srcs/sim_1/new/RISC-V_Sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RISC_V_Top_behav xil_defaultlib.tb_RISC_V_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RISC_V_Top_behav xil_defaultlib.tb_RISC_V_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/RISC-V_Top.v" Line 1. Module RISC_V_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/FetchStage.v" Line 43. Module FetchStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 1. Module BPU_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 150. Module GHR_PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 175. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 92. Module PHT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Inst_Mem.v" Line 1. Module INST_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Decode_Stage.v" Line 1. Module Decode_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/GPR.v" Line 1. Module GPR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Imm_Gen.v" Line 1. Module Imm_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Execute_Stage.v" Line 2. Module Execution_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Mem_Stage.v" Line 1. Module Mem_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/WriteBack_Stage.v" Line 1. Module WriteBack_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/RISC-V_Top.v" Line 1. Module RISC_V_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/FetchStage.v" Line 43. Module FetchStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 1. Module BPU_Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 150. Module GHR_PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 175. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/BPU.v" Line 92. Module PHT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Inst_Mem.v" Line 1. Module INST_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Decode_Stage.v" Line 1. Module Decode_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/GPR.v" Line 1. Module GPR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Imm_Gen.v" Line 1. Module Imm_Gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Execute_Stage.v" Line 2. Module Execution_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/Mem_Stage.v" Line 1. Module Mem_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/RISC-V_Pipelined/RISC_V Core/WriteBack_Stage.v" Line 1. Module WriteBack_Stage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GHR_PC
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.PHT
Compiling module xil_defaultlib.BPU_Top
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.FetchStage
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.GPR
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Decode_Stage
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ForwardingUnitWithMUX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Unit
Compiling module xil_defaultlib.Execution_Stage
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mem_Stage
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WriteBack_Stage
Compiling module xil_defaultlib.RISC_V_Top
Compiling module xil_defaultlib.tb_RISC_V_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RISC_V_Top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'M:/College/BTP/RISC-V_Pipelined/RISC_V Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RISC_V_Top_behav -key {Behavioral:sim_1:Functional:tb_RISC_V_Top} -tclbatch {tb_RISC_V_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_RISC_V_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 5
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 7
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 8
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 9
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 10
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 12
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 13
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 14
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 15
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 17
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 18
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 19
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 5
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 7
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 8
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 9
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 10
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 12
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 13
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 14
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 15
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 17
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 18
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 19
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 5
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 6
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 7
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 8
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 9
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 10
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 11
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 12
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 13
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 14
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 15
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 16
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 17
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 18
WARNING: Data truncated while reading Datafile: program1.mem, while loading at index: 19
Time=30000 | PC=0x00000000 | Instr=0xb3339313 | rd_wb=0
Time=40000 | PC=0x00000004 | Instr=0xb3339313 | rd_wb=0
Time=50000 | PC=0x00000004 | Instr=0x9333b333 | rd_wb=0
Time=60000 | PC=0x00000008 | Instr=0x9333b333 | rd_wb=0
Time=70000 | PC=0x00000008 | Instr=0x6f936313 | rd_wb=6
Time=80000 | PC=0x0000000c | Instr=0x6f936313 | rd_wb=6
Time=90000 | PC=0x0000000c | Instr=0xb3b3b393 | rd_wb=6
Time=100000 | PC=0x00000010 | Instr=0xb3b3b393 | rd_wb=6
Time=110000 | PC=0x00000010 | Instr=0x6793b3b3 | rd_wb=6
Time=120000 | PC=0x00000014 | Instr=0x6793b3b3 | rd_wb=6
Time=130000 | PC=0x00000014 | Instr=0xxxxxxxxx | rd_wb=7
Time=140000 | PC=0x00000018 | Instr=0xxxxxxxxx | rd_wb=7
Time=150000 | PC=0x00000018 | Instr=0xxxxxxxxx | rd_wb=7
Time=160000 | PC=0x0000001c | Instr=0xxxxxxxxx | rd_wb=7
Time=170000 | PC=0x0000001c | Instr=0xxxxxxxxx | rd_wb=x
Time=180000 | PC=0x00000020 | Instr=0xxxxxxxxx | rd_wb=x
Time=190000 | PC=0x00000020 | Instr=0xxxxxxxxx | rd_wb=x
Time=200000 | PC=0x00000024 | Instr=0xxxxxxxxx | rd_wb=x
Time=210000 | PC=0x00000024 | Instr=0xxxxxxxxx | rd_wb=x
Time=220000 | PC=0x00000028 | Instr=0xxxxxxxxx | rd_wb=x
Time=230000 | PC=0x00000028 | Instr=0xxxxxxxxx | rd_wb=x
Time=240000 | PC=0x0000002c | Instr=0xxxxxxxxx | rd_wb=x
Time=250000 | PC=0x0000002c | Instr=0xxxxxxxxx | rd_wb=x
Time=260000 | PC=0x00000030 | Instr=0xxxxxxxxx | rd_wb=x
Time=270000 | PC=0x00000030 | Instr=0xxxxxxxxx | rd_wb=x
Time=280000 | PC=0x00000034 | Instr=0xxxxxxxxx | rd_wb=x
Time=290000 | PC=0x00000034 | Instr=0xxxxxxxxx | rd_wb=x
Time=300000 | PC=0x00000038 | Instr=0xxxxxxxxx | rd_wb=x
Time=310000 | PC=0x00000038 | Instr=0xxxxxxxxx | rd_wb=x
Time=320000 | PC=0x0000003c | Instr=0xxxxxxxxx | rd_wb=x
Time=330000 | PC=0x0000003c | Instr=0xxxxxxxxx | rd_wb=x
Time=340000 | PC=0x00000040 | Instr=0xxxxxxxxx | rd_wb=x
Time=350000 | PC=0x00000040 | Instr=0xxxxxxxxx | rd_wb=x
Time=360000 | PC=0x00000044 | Instr=0xxxxxxxxx | rd_wb=x
Time=370000 | PC=0x00000044 | Instr=0xxxxxxxxx | rd_wb=x
Time=380000 | PC=0x00000048 | Instr=0xxxxxxxxx | rd_wb=x
Time=390000 | PC=0x00000048 | Instr=0xxxxxxxxx | rd_wb=x
Time=400000 | PC=0x0000004c | Instr=0xxxxxxxxx | rd_wb=x
Time=410000 | PC=0x0000004c | Instr=0xxxxxxxxx | rd_wb=x
Time=420000 | PC=0x00000050 | Instr=0xxxxxxxxx | rd_wb=x
Time=430000 | PC=0x00000050 | Instr=0xxxxxxxxx | rd_wb=x
Time=440000 | PC=0x00000054 | Instr=0xxxxxxxxx | rd_wb=x
Time=450000 | PC=0x00000054 | Instr=0xxxxxxxxx | rd_wb=x
Time=460000 | PC=0x00000058 | Instr=0xxxxxxxxx | rd_wb=x
Time=470000 | PC=0x00000058 | Instr=0xxxxxxxxx | rd_wb=x
Time=480000 | PC=0x0000005c | Instr=0xxxxxxxxx | rd_wb=x
Time=490000 | PC=0x0000005c | Instr=0xxxxxxxxx | rd_wb=x
Time=500000 | PC=0x00000060 | Instr=0xxxxxxxxx | rd_wb=x
Time=510000 | PC=0x00000060 | Instr=0xxxxxxxxx | rd_wb=x
Time=520000 | PC=0x00000064 | Instr=0xxxxxxxxx | rd_wb=x
Time=530000 | PC=0x00000064 | Instr=0xxxxxxxxx | rd_wb=x
Time=540000 | PC=0x00000068 | Instr=0xxxxxxxxx | rd_wb=x
Time=550000 | PC=0x00000068 | Instr=0xxxxxxxxx | rd_wb=x
Time=560000 | PC=0x0000006c | Instr=0xxxxxxxxx | rd_wb=x
Time=570000 | PC=0x0000006c | Instr=0xxxxxxxxx | rd_wb=x
Time=580000 | PC=0x00000070 | Instr=0xxxxxxxxx | rd_wb=x
Time=590000 | PC=0x00000070 | Instr=0xxxxxxxxx | rd_wb=x
Time=600000 | PC=0x00000074 | Instr=0xxxxxxxxx | rd_wb=x
Time=610000 | PC=0x00000074 | Instr=0xxxxxxxxx | rd_wb=x
Time=620000 | PC=0x00000078 | Instr=0xxxxxxxxx | rd_wb=x
Time=630000 | PC=0x00000078 | Instr=0xxxxxxxxx | rd_wb=x
Time=640000 | PC=0x0000007c | Instr=0xxxxxxxxx | rd_wb=x
Time=650000 | PC=0x0000007c | Instr=0xxxxxxxxx | rd_wb=x
Time=660000 | PC=0x00000080 | Instr=0xxxxxxxxx | rd_wb=x
Time=670000 | PC=0x00000080 | Instr=0xxxxxxxxx | rd_wb=x
Time=680000 | PC=0x00000084 | Instr=0xxxxxxxxx | rd_wb=x
Time=690000 | PC=0x00000084 | Instr=0xxxxxxxxx | rd_wb=x
Time=700000 | PC=0x00000088 | Instr=0xxxxxxxxx | rd_wb=x
Time=710000 | PC=0x00000088 | Instr=0xxxxxxxxx | rd_wb=x
Time=720000 | PC=0x0000008c | Instr=0xxxxxxxxx | rd_wb=x
Time=730000 | PC=0x0000008c | Instr=0xxxxxxxxx | rd_wb=x
Time=740000 | PC=0x00000090 | Instr=0xxxxxxxxx | rd_wb=x
Time=750000 | PC=0x00000090 | Instr=0xxxxxxxxx | rd_wb=x
Time=760000 | PC=0x00000094 | Instr=0xxxxxxxxx | rd_wb=x
Time=770000 | PC=0x00000094 | Instr=0xxxxxxxxx | rd_wb=x
Time=780000 | PC=0x00000098 | Instr=0xxxxxxxxx | rd_wb=x
Time=790000 | PC=0x00000098 | Instr=0xxxxxxxxx | rd_wb=x
Time=800000 | PC=0x0000009c | Instr=0xxxxxxxxx | rd_wb=x
Time=810000 | PC=0x0000009c | Instr=0xxxxxxxxx | rd_wb=x
Time=820000 | PC=0x000000a0 | Instr=0xxxxxxxxx | rd_wb=x
Time=830000 | PC=0x000000a0 | Instr=0xxxxxxxxx | rd_wb=x
Time=840000 | PC=0x000000a4 | Instr=0xxxxxxxxx | rd_wb=x
Time=850000 | PC=0x000000a4 | Instr=0xxxxxxxxx | rd_wb=x
Time=860000 | PC=0x000000a8 | Instr=0xxxxxxxxx | rd_wb=x
Time=870000 | PC=0x000000a8 | Instr=0xxxxxxxxx | rd_wb=x
Time=880000 | PC=0x000000ac | Instr=0xxxxxxxxx | rd_wb=x
Time=890000 | PC=0x000000ac | Instr=0xxxxxxxxx | rd_wb=x
Time=900000 | PC=0x000000b0 | Instr=0xxxxxxxxx | rd_wb=x
Time=910000 | PC=0x000000b0 | Instr=0xxxxxxxxx | rd_wb=x
Time=920000 | PC=0x000000b4 | Instr=0xxxxxxxxx | rd_wb=x
Time=930000 | PC=0x000000b4 | Instr=0xxxxxxxxx | rd_wb=x
Time=940000 | PC=0x000000b8 | Instr=0xxxxxxxxx | rd_wb=x
Time=950000 | PC=0x000000b8 | Instr=0xxxxxxxxx | rd_wb=x
Time=960000 | PC=0x000000bc | Instr=0xxxxxxxxx | rd_wb=x
Time=970000 | PC=0x000000bc | Instr=0xxxxxxxxx | rd_wb=x
Time=980000 | PC=0x000000c0 | Instr=0xxxxxxxxx | rd_wb=x
Time=990000 | PC=0x000000c0 | Instr=0xxxxxxxxx | rd_wb=x
Time=1000000 | PC=0x000000c4 | Instr=0xxxxxxxxx | rd_wb=x
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.512 ; gain = 22.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RISC_V_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1210.512 ; gain = 41.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 11:19:35 2025...
