# RTL_to_GDSII_Adder
Tools Used: RTL Design and Simulation - Xilinx Vivado,  Synthesis Netlist - Yosys, Place and Route - Cadence Innovus.
Library used - GSCL45nm.
A 64 bit Carry Select Adder with blocks of 4 bits of Carry Lookahead adder was coded in Verilog.

