{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689293960808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689293961078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689293961138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689293961140 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689293961805 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689293961820 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689293962489 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689293962489 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689293962610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689293962610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689293962610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689293962610 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1689293962610 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1689293962610 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689293962636 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1689293975782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689293975850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689293975851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~18  from: dataa  to: combout " "Cell: INST\|inst_ram~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~21  from: datac  to: combout " "Cell: INST\|inst_ram~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~28  from: datac  to: combout " "Cell: INST\|inst_ram~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~31  from: datab  to: combout " "Cell: INST\|inst_ram~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~32  from: datad  to: combout " "Cell: INST\|inst_ram~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~34  from: dataa  to: combout " "Cell: INST\|inst_ram~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST\|inst_ram~38  from: dataa  to: combout " "Cell: INST\|inst_ram~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector1~0  from: dataa  to: combout " "Cell: UC\|Selector1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector1~0  from: datac  to: combout " "Cell: UC\|Selector1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector1~1  from: datab  to: combout " "Cell: UC\|Selector1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector1~1  from: datac  to: combout " "Cell: UC\|Selector1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~3  from: dataa  to: combout " "Cell: UC\|Selector2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~3  from: datac  to: combout " "Cell: UC\|Selector2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~5  from: datab  to: combout " "Cell: UC\|Selector2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~5  from: datac  to: combout " "Cell: UC\|Selector2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~6  from: datab  to: combout " "Cell: UC\|Selector2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|Selector2~6  from: datac  to: combout " "Cell: UC\|Selector2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr2~0  from: dataa  to: combout " "Cell: UC\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr2~0  from: datab  to: combout " "Cell: UC\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr2~0  from: datac  to: combout " "Cell: UC\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr2~0  from: datad  to: combout " "Cell: UC\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr3~0  from: dataa  to: combout " "Cell: UC\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr3~0  from: datab  to: combout " "Cell: UC\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr3~0  from: datac  to: combout " "Cell: UC\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr3~0  from: datad  to: combout " "Cell: UC\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr6~0  from: dataa  to: combout " "Cell: UC\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr6~0  from: datab  to: combout " "Cell: UC\|WideOr6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr6~0  from: datac  to: combout " "Cell: UC\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UC\|WideOr6~0  from: datad  to: combout " "Cell: UC\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689293976301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1689293976301 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689293976885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689293976886 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1689293976899 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1689293976899 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689293976899 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689293976899 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689293976899 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contato1:C1\|count\[5\] " "   1.000 contato1:C1\|count\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689293976899 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 PC:PC\|endereco\[0\] " "   1.000 PC:PC\|endereco\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689293976899 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1689293976899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689293981061 ""}  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/teste.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689293981061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contato1:C1\|count\[5\]  " "Automatically promoted node contato1:C1\|count\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contato1:C1\|count\[5\]~35 " "Destination node contato1:C1\|count\[5\]~35" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/contato1.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 58386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[3\] " "Destination node PC:PC\|endereco\[3\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[4\] " "Destination node PC:PC\|endereco\[4\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[1\] " "Destination node PC:PC\|endereco\[1\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[5\] " "Destination node PC:PC\|endereco\[5\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[2\] " "Destination node PC:PC\|endereco\[2\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[10\] " "Destination node PC:PC\|endereco\[10\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[6\] " "Destination node PC:PC\|endereco\[6\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[7\] " "Destination node PC:PC\|endereco\[7\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:PC\|endereco\[8\] " "Destination node PC:PC\|endereco\[8\]" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/PC.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689293981061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1689293981061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689293981061 ""}  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/contato1.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689293981061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:ULA\|result\[31\]~7  " "Automatically promoted node ULA:ULA\|result\[31\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689293981062 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/ULA.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 61174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689293981062 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "extensor_Bit:BIT\|Mux26~4  " "Automatically promoted node extensor_Bit:BIT\|Mux26~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689293981062 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/extensor_Bit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 0 { 0 ""} 0 63592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689293981062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689293985409 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689293985506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689293985510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689293985623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689293985789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689293985979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689293990627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1689293990728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689293990728 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689293999542 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689293999604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689294004978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689294022538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689294022921 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689294107870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:25 " "Fitter placement operations ending: elapsed time is 00:01:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689294107870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689294115147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689294240460 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689294240460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:37 " "Fitter routing operations ending: elapsed time is 00:11:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689294816701 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 82.66 " "Total time spent on timing analysis during the Fitter is 82.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689294818496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689294818813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689294823029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689294823053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689294827197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689294837229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documentos/Workspace/Processador/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689294853410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6409 " "Peak virtual memory: 6409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689294861142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 13 21:34:21 2023 " "Processing ended: Thu Jul 13 21:34:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689294861142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:02 " "Elapsed time: 00:15:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689294861142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:07 " "Total CPU time (on all processors): 00:15:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689294861142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689294861142 ""}
