#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  7 12:56:08 2024
# Process ID: 7388
# Current directory: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25460 D:\01_my_document\desktop\01_contest_about\FPGACT137X\my_code\100_sim2WithE2prom\100_sim2.xpr
# Log file: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/vivado.log
# Journal file: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/02_SDK2/Vivado/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.xpr
INFO: [Project 1-313] Project file moved from 'D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2WithE2prom' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/02_SDK2/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 832.270 ; gain = 189.625
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 12:57:32 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 12:57:32 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_bench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_bench.v
file delete -force D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_bench.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Dec  7 15:09:00 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Dec  7 15:12:13 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Dec  7 15:13:08 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Dec  7 15:13:30 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Dec  7 15:14:04 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Dec  7 15:18:59 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 15:18:59 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Dec  7 15:21:29 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 15:21:29 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 15:22:38 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit
Writing file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Writing log file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF
Checksum           0xEFD3936A
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                           Checksum
0x00000000    0x000838DB    Dec  7 15:23:10 2024    D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit    0x0004368E
File Checksum Total                                                                                                                                                   0x0004368E
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
current_hw_device [get_hw_devices xc7s6_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s6_0] -mem_dev [lindex [get_cfgmem_parts {w25q128bv-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.FILES [list "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s6_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s6_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s6_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s6 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
Mfg ID : ef   Memory Type : 40   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2046.305 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtools 27-1435] Device xc7s6 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:09:43 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 16:09:43 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit
Writing file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Writing log file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF
Checksum           0xEFD3A5F5
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                           Checksum
0x00000000    0x000838DB    Dec  7 16:10:47 2024    D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit    0x00044919
File Checksum Total                                                                                                                                                   0x00044919
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.FILES [list "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s6_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s6_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s6_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s6 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
Mfg ID : ef   Memory Type : 40   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2046.305 ; gain = 0.000
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:17:11 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 16:17:11 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit
Writing file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Writing log file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF
Checksum           0xEFD3A5F5
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                           Checksum
0x00000000    0x000838DB    Dec  7 16:18:14 2024    D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit    0x00044919
File Checksum Total                                                                                                                                                   0x00044919
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.FILES [list "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s6_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s6_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s6_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s6 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
Mfg ID : ef   Memory Type : 40   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2048.098 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtools 27-1435] Device xc7s6 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:21:47 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 16:21:47 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit
Writing file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Writing log file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF
Checksum           0xEFD3A5F5
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                           Checksum
0x00000000    0x000838DB    Dec  7 16:22:52 2024    D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit    0x00044919
File Checksum Total                                                                                                                                                   0x00044919
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.FILES [list "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s6_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s6_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s6_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s6 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
Mfg ID : ef   Memory Type : 40   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2053.367 ; gain = 0.000
endgroup
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:54:31 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 16:54:31 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:56:29 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/synth_1/runme.log
[Sat Dec  7 16:56:29 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  7 16:59:02 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x00000000 "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit" } -checksum -force -disablebitswap -file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit
Writing file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs
Writing log file D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF
Checksum           0xEFD3A5F5
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                           Checksum
0x00000000    0x000838DB    Dec  7 16:59:34 2024    D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit    0x00044919
File Checksum Total                                                                                                                                                   0x00044919
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.FILES [list "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/sim2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s6_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s6_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s6_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7s6 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s6_0] 0]]
Mfg ID : ef   Memory Type : 40   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2060.609 ; gain = 0.000
endgroup
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v w ]
add_files -fileset sim_1 D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e2prom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/tim_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tim_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/02_SDK2/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06c0f64d1d5d4b399d3b006799fd5210 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'sda' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" Line 1. Module key_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" Line 1. Module key_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" Line 1. Module smg_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" Line 1. Module smg_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" Line 1. Module e2prom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" Line 1. Module i2c_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tim_proc
Compiling module xil_defaultlib.key_ctrl
Compiling module xil_defaultlib.key_proc
Compiling module xil_defaultlib.smg_ctrl
Compiling module xil_defaultlib.smg_proc
Compiling module xil_defaultlib.i2c_default
Compiling module xil_defaultlib.e2prom
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim/xsim.dir/test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  7 17:04:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_tb_behav -key {Behavioral:sim_1:Functional:test_tb} -tclbatch {test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, State: 100
Time: 15000, State: 101
Time: 25000, State: 110
Time: 35000, State: 000
$finish called at time : 280 ns : File "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e2prom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/tim_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tim_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/02_SDK2/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06c0f64d1d5d4b399d3b006799fd5210 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'sda' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" Line 1. Module key_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" Line 1. Module key_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" Line 1. Module smg_proc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" Line 1. Module smg_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" Line 1. Module e2prom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" Line 1. Module i2c_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tim_proc
Compiling module xil_defaultlib.key_ctrl
Compiling module xil_defaultlib.key_proc
Compiling module xil_defaultlib.smg_ctrl
Compiling module xil_defaultlib.smg_proc
Compiling module xil_defaultlib.i2c_default
Compiling module xil_defaultlib.e2prom
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_tb_behav -key {Behavioral:sim_1:Functional:test_tb} -tclbatch {test_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0, State: 100
Time: 0, wr_req: 0, wr_data: 00
Time: 15000, State: 101
Time: 25000, State: 110
Time: 35000, State: 000
$finish called at time : 280 ns : File "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v" Line 65
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
current_hw_device [get_hw_devices xc7s6_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s6_0] -mem_dev [lindex [get_cfgmem_parts {w25q128bv-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 19:41:24 2024...
