/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* UART */
.set UART_tx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__0__PORT, 3
.set UART_tx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__PORT, 3
.set UART_tx__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__SHIFT, 5

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_1__0__PORT, 1
.set Pin_1__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT1_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT1_PC
.set Pin_1__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_1__PORT, 1
.set Pin_1__PS, CYREG_GPIO_PRT1_PS
.set Pin_1__SHIFT, 0

/* Timer1 */
.set Timer1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* LED_Alarm */
.set LED_Alarm__0__DR, CYREG_GPIO_PRT3_DR
.set LED_Alarm__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_Alarm__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_Alarm__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_Alarm__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_Alarm__0__HSIOM_MASK, 0x0F000000
.set LED_Alarm__0__HSIOM_SHIFT, 24
.set LED_Alarm__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_Alarm__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_Alarm__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_Alarm__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_Alarm__0__MASK, 0x40
.set LED_Alarm__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_Alarm__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_Alarm__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_Alarm__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_Alarm__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_Alarm__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_Alarm__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_Alarm__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_Alarm__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_Alarm__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_Alarm__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_Alarm__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_Alarm__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_Alarm__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_Alarm__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_Alarm__0__PC, CYREG_GPIO_PRT3_PC
.set LED_Alarm__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_Alarm__0__PORT, 3
.set LED_Alarm__0__PS, CYREG_GPIO_PRT3_PS
.set LED_Alarm__0__SHIFT, 6
.set LED_Alarm__DR, CYREG_GPIO_PRT3_DR
.set LED_Alarm__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_Alarm__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_Alarm__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_Alarm__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_Alarm__INTR, CYREG_GPIO_PRT3_INTR
.set LED_Alarm__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_Alarm__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_Alarm__MASK, 0x40
.set LED_Alarm__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_Alarm__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_Alarm__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_Alarm__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_Alarm__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_Alarm__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_Alarm__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_Alarm__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_Alarm__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_Alarm__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_Alarm__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_Alarm__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_Alarm__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_Alarm__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_Alarm__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_Alarm__PC, CYREG_GPIO_PRT3_PC
.set LED_Alarm__PC2, CYREG_GPIO_PRT3_PC2
.set LED_Alarm__PORT, 3
.set LED_Alarm__PS, CYREG_GPIO_PRT3_PS
.set LED_Alarm__SHIFT, 6

/* LFCLK_Out */
.set LFCLK_Out__0__DR, CYREG_GPIO_PRT0_DR
.set LFCLK_Out__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LFCLK_Out__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LFCLK_Out__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LFCLK_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LFCLK_Out__0__HSIOM_MASK, 0x000F0000
.set LFCLK_Out__0__HSIOM_SHIFT, 16
.set LFCLK_Out__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LFCLK_Out__0__INTR, CYREG_GPIO_PRT0_INTR
.set LFCLK_Out__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LFCLK_Out__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LFCLK_Out__0__MASK, 0x10
.set LFCLK_Out__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LFCLK_Out__0__OUT_SEL_SHIFT, 8
.set LFCLK_Out__0__OUT_SEL_VAL, 2
.set LFCLK_Out__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LFCLK_Out__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LFCLK_Out__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LFCLK_Out__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LFCLK_Out__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LFCLK_Out__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LFCLK_Out__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LFCLK_Out__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LFCLK_Out__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LFCLK_Out__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LFCLK_Out__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LFCLK_Out__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LFCLK_Out__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LFCLK_Out__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LFCLK_Out__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LFCLK_Out__0__PC, CYREG_GPIO_PRT0_PC
.set LFCLK_Out__0__PC2, CYREG_GPIO_PRT0_PC2
.set LFCLK_Out__0__PORT, 0
.set LFCLK_Out__0__PS, CYREG_GPIO_PRT0_PS
.set LFCLK_Out__0__SHIFT, 4
.set LFCLK_Out__DR, CYREG_GPIO_PRT0_DR
.set LFCLK_Out__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set LFCLK_Out__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set LFCLK_Out__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set LFCLK_Out__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set LFCLK_Out__INTR, CYREG_GPIO_PRT0_INTR
.set LFCLK_Out__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set LFCLK_Out__INTSTAT, CYREG_GPIO_PRT0_INTR
.set LFCLK_Out__MASK, 0x10
.set LFCLK_Out__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LFCLK_Out__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LFCLK_Out__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LFCLK_Out__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LFCLK_Out__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LFCLK_Out__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LFCLK_Out__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LFCLK_Out__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LFCLK_Out__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LFCLK_Out__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LFCLK_Out__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LFCLK_Out__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LFCLK_Out__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LFCLK_Out__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LFCLK_Out__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LFCLK_Out__PC, CYREG_GPIO_PRT0_PC
.set LFCLK_Out__PC2, CYREG_GPIO_PRT0_PC2
.set LFCLK_Out__PORT, 0
.set LFCLK_Out__PS, CYREG_GPIO_PRT0_PS
.set LFCLK_Out__SHIFT, 4

/* isrTimer1 */
.set isrTimer1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isrTimer1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isrTimer1__INTC_MASK, 0x20000
.set isrTimer1__INTC_NUMBER, 17
.set isrTimer1__INTC_PRIOR_MASK, 0xC000
.set isrTimer1__INTC_PRIOR_NUM, 3
.set isrTimer1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isrTimer1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isrTimer1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED_WdtIsr */
.set LED_WdtIsr__0__DR, CYREG_GPIO_PRT3_DR
.set LED_WdtIsr__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_WdtIsr__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_WdtIsr__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_WdtIsr__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_WdtIsr__0__HSIOM_MASK, 0xF0000000
.set LED_WdtIsr__0__HSIOM_SHIFT, 28
.set LED_WdtIsr__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_WdtIsr__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_WdtIsr__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_WdtIsr__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_WdtIsr__0__MASK, 0x80
.set LED_WdtIsr__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_WdtIsr__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_WdtIsr__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_WdtIsr__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_WdtIsr__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_WdtIsr__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_WdtIsr__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_WdtIsr__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_WdtIsr__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_WdtIsr__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_WdtIsr__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_WdtIsr__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_WdtIsr__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_WdtIsr__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_WdtIsr__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_WdtIsr__0__PC, CYREG_GPIO_PRT3_PC
.set LED_WdtIsr__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_WdtIsr__0__PORT, 3
.set LED_WdtIsr__0__PS, CYREG_GPIO_PRT3_PS
.set LED_WdtIsr__0__SHIFT, 7
.set LED_WdtIsr__DR, CYREG_GPIO_PRT3_DR
.set LED_WdtIsr__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_WdtIsr__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_WdtIsr__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_WdtIsr__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_WdtIsr__INTR, CYREG_GPIO_PRT3_INTR
.set LED_WdtIsr__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_WdtIsr__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_WdtIsr__MASK, 0x80
.set LED_WdtIsr__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_WdtIsr__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_WdtIsr__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_WdtIsr__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_WdtIsr__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_WdtIsr__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_WdtIsr__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_WdtIsr__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_WdtIsr__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_WdtIsr__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_WdtIsr__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_WdtIsr__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_WdtIsr__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_WdtIsr__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_WdtIsr__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_WdtIsr__PC, CYREG_GPIO_PRT3_PC
.set LED_WdtIsr__PC2, CYREG_GPIO_PRT3_PC2
.set LED_WdtIsr__PORT, 3
.set LED_WdtIsr__PS, CYREG_GPIO_PRT3_PS
.set LED_WdtIsr__SHIFT, 7

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A6E11AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
