WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000002 cycles: 252805 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000002 cycles: 252805 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 4488515 cumulative IPC: 0.2228 (Simulation time: 00 hr 00 min 34 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 4488515 cumulative IPC: 0.2228 (Simulation time: 00 hr 00 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2228 instructions: 1000000 cycles: 4488515
CPU 0 Branch Prediction Accuracy: 90.41% MPKI: 23.59 Average ROB Occupancy at Mispredict: 23.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 23.6
BRANCH_DIRECT_CALL: 0.009
BRANCH_INDIRECT_CALL: 0.004
BRANCH_RETURN: 0.012

LLC TOTAL        ACCESS:      62788 HIT:      27765 MISS:      35023
LLC LOAD         ACCESS:      26274 HIT:       6172 MISS:      20102
LLC RFO          ACCESS:      16640 HIT:       1881 MISS:      14759
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      19681 HIT:      19679 MISS:          2
LLC TRANSLATION  ACCESS:        193 HIT:         33 MISS:        160
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 605.6 cycles
cpu0_DTLB TOTAL        ACCESS:     203208 HIT:     191992 MISS:      11216
cpu0_DTLB LOAD         ACCESS:     203208 HIT:     191992 MISS:      11216
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.73 cycles
cpu0_ITLB TOTAL        ACCESS:         68 HIT:         61 MISS:          7
cpu0_ITLB LOAD         ACCESS:         68 HIT:         61 MISS:          7
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 230.3 cycles
cpu0_L1D TOTAL        ACCESS:     225502 HIT:      74020 MISS:     151482
cpu0_L1D LOAD         ACCESS:     179009 HIT:      62384 MISS:     116625
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      45655 HIT:      11132 MISS:      34523
cpu0_L1D TRANSLATION  ACCESS:        838 HIT:        504 MISS:        334
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 145.9 cycles
cpu0_L1I TOTAL        ACCESS:         78 HIT:         25 MISS:         53
cpu0_L1I LOAD         ACCESS:         78 HIT:         25 MISS:         53
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 317.9 cycles
cpu0_L2C TOTAL        ACCESS:      86284 HIT:      43177 MISS:      43107
cpu0_L2C LOAD         ACCESS:      46373 HIT:      20099 MISS:      26274
cpu0_L2C RFO          ACCESS:      16642 HIT:          2 MISS:      16640
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      22938 HIT:      22938 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        331 HIT:        138 MISS:        193
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 512.8 cycles
cpu0_STLB TOTAL        ACCESS:       3650 HIT:       2816 MISS:        834
cpu0_STLB LOAD         ACCESS:       3650 HIT:       2816 MISS:        834
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 469.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16531
  ROW_BUFFER_MISS:      18489
 AVG DBUS CONGESTED CYCLE: 3.952
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1171
  FULL:      11166
