// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inference_conv2d_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        W_address0,
        W_ce0,
        W_q0,
        b_address0,
        b_ce0,
        b_q0,
        out_feature_address0,
        out_feature_ce0,
        out_feature_we0,
        out_feature_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 20'b1;
parameter    ap_ST_st2_fsm_1 = 20'b10;
parameter    ap_ST_st3_fsm_2 = 20'b100;
parameter    ap_ST_st4_fsm_3 = 20'b1000;
parameter    ap_ST_st5_fsm_4 = 20'b10000;
parameter    ap_ST_st6_fsm_5 = 20'b100000;
parameter    ap_ST_st7_fsm_6 = 20'b1000000;
parameter    ap_ST_st8_fsm_7 = 20'b10000000;
parameter    ap_ST_st9_fsm_8 = 20'b100000000;
parameter    ap_ST_st10_fsm_9 = 20'b1000000000;
parameter    ap_ST_st11_fsm_10 = 20'b10000000000;
parameter    ap_ST_st12_fsm_11 = 20'b100000000000;
parameter    ap_ST_st13_fsm_12 = 20'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 20'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 20'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 20'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 20'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 20'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 20'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 20'b10000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [11:0] W_address0;
output   W_ce0;
input  [31:0] W_q0;
output  [3:0] b_address0;
output   b_ce0;
input  [31:0] b_q0;
output  [10:0] out_feature_address0;
output   out_feature_ce0;
output   out_feature_we0;
output  [31:0] out_feature_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_ce0;
reg W_ce0;
reg b_ce0;
reg out_feature_ce0;
reg out_feature_we0;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm = 20'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_38;
wire   [4:0] filter_idx_2_fu_256_p2;
reg   [4:0] filter_idx_2_reg_634;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_75;
wire   [12:0] tmp_cast9_fu_267_p1;
reg   [12:0] tmp_cast9_reg_639;
wire   [0:0] exitcond3_fu_250_p2;
wire   [11:0] tmp_cast_fu_271_p1;
reg   [11:0] tmp_cast_reg_644;
reg   [3:0] b_addr_reg_649;
wire   [3:0] in_r_idx_fu_281_p2;
reg   [3:0] in_r_idx_reg_657;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_94;
wire   [7:0] tmp_80_fu_311_p2;
reg   [7:0] tmp_80_reg_662;
wire   [0:0] exitcond12_fu_275_p2;
wire   [3:0] in_c_idx_fu_323_p2;
reg   [3:0] in_c_idx_reg_670;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_108;
wire   [2:0] in_ch_idx_2_fu_335_p2;
reg   [2:0] in_ch_idx_2_reg_678;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_117;
wire   [8:0] tmp_43_fu_341_p1;
reg   [8:0] tmp_43_reg_683;
wire   [0:0] exitcond2_fu_329_p2;
wire   [11:0] tmp_43_cast_fu_345_p1;
reg   [11:0] tmp_43_cast_reg_688;
wire   [11:0] tmp_82_fu_366_p2;
reg   [11:0] tmp_82_reg_693;
wire   [2:0] r_idx_3_fu_381_p2;
reg   [2:0] r_idx_3_reg_701;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_137;
wire   [5:0] tmp_84_fu_409_p2;
reg   [5:0] tmp_84_reg_706;
wire   [0:0] exitcond1_fu_375_p2;
wire  signed [9:0] tmp_114_cast_fu_445_p1;
reg  signed [9:0] tmp_114_cast_reg_711;
wire   [2:0] c_idx_3_fu_459_p2;
reg   [2:0] c_idx_3_reg_719;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_153;
wire   [0:0] exitcond_fu_453_p2;
reg   [31:0] in_val_reg_734;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_168;
reg   [31:0] W_load_reg_739;
wire   [31:0] grp_fu_241_p2;
reg   [31:0] tmp_47_reg_744;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_178;
wire   [31:0] grp_fu_235_p2;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_187;
reg   [31:0] b_load_reg_754;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_195;
reg   [31:0] x_assign_reg_759;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_203;
reg   [4:0] filter_idx_reg_131;
reg   [3:0] out_r_idx_reg_142;
wire   [0:0] exitcond11_fu_317_p2;
reg   [3:0] out_c_idx_reg_154;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_227;
reg   [31:0] out_reg_166;
reg   [2:0] in_ch_idx_reg_178;
reg   [31:0] out_1_reg_189;
reg   [2:0] r_idx_reg_201;
reg   [31:0] out_2_reg_212;
reg   [2:0] c_idx_reg_224;
wire   [63:0] tmp_fu_262_p1;
wire   [63:0] tmp_119_cast_fu_515_p1;
wire   [63:0] tmp_127_cast_fu_573_p1;
wire   [63:0] tmp_109_cast_fu_627_p1;
reg   [31:0] grp_fu_235_p0;
reg   [31:0] grp_fu_235_p1;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_261;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_268;
wire   [6:0] tmp_78_fu_287_p3;
wire   [4:0] tmp_79_fu_299_p3;
wire   [7:0] p_shl1_cast_fu_307_p1;
wire   [7:0] p_shl_cast_fu_295_p1;
wire   [7:0] tmp_42_cast_fu_349_p1;
wire   [7:0] tmp_81_fu_353_p2;
wire   [11:0] tmp_108_cast_fu_358_p3;
wire   [3:0] r_idx_cast_fu_371_p1;
wire   [4:0] tmp_83_fu_397_p3;
wire   [5:0] tmp_44_cast_fu_393_p1;
wire   [5:0] p_shl4_cast_fu_405_p1;
wire   [3:0] slide_in_r_idx_fu_387_p2;
wire   [7:0] tmp_85_fu_415_p3;
wire   [4:0] tmp_86_fu_427_p3;
wire   [8:0] p_shl2_cast_fu_423_p1;
wire   [8:0] p_shl3_cast_fu_435_p1;
wire   [8:0] tmp_87_fu_439_p2;
wire   [3:0] c_idx_cast_fu_449_p1;
wire   [3:0] slide_in_c_idx_fu_465_p2;
wire   [9:0] tmp_45_cast_fu_471_p1;
wire   [9:0] tmp_88_fu_475_p2;
wire   [8:0] tmp_65_fu_480_p1;
wire   [10:0] tmp_66_fu_492_p3;
wire   [11:0] p_shl7_cast_fu_484_p3;
wire  signed [11:0] p_shl8_cast_fu_500_p1;
wire   [11:0] tmp_89_fu_504_p2;
wire   [11:0] tmp_90_fu_510_p2;
wire   [5:0] tmp_46_cast_fu_520_p1;
wire   [5:0] tmp_91_fu_524_p2;
wire   [6:0] tmp_68_fu_537_p3;
wire   [8:0] tmp_67_fu_529_p3;
wire   [8:0] p_shl6_fu_545_p1;
wire   [8:0] tmp_92_fu_549_p2;
wire   [8:0] tmp_93_fu_555_p2;
wire   [12:0] tmp_126_cast_fu_560_p3;
wire   [12:0] tmp_94_fu_568_p2;
wire   [31:0] x_assign_to_int_fu_578_p1;
wire   [7:0] tmp_38_fu_581_p4;
wire   [22:0] tmp_64_fu_591_p1;
wire   [0:0] notrhs_fu_601_p2;
wire   [0:0] notlhs_fu_595_p2;
wire   [0:0] tmp_s_fu_607_p2;
wire   [0:0] tmp_40_fu_245_p2;
wire   [0:0] tmp_41_fu_613_p2;
wire    grp_fu_235_ce;
wire    grp_fu_241_ce;
wire   [4:0] tmp_40_fu_245_opcode;
reg   [19:0] ap_NS_fsm;


inference_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fadd_32ns_32ns_32_4_full_dsp_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_235_p0 ),
    .din1( grp_fu_235_p1 ),
    .ce( grp_fu_235_ce ),
    .dout( grp_fu_235_p2 )
);

inference_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
inference_fmul_32ns_32ns_32_2_max_dsp_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( in_val_reg_734 ),
    .din1( W_load_reg_739 ),
    .ce( grp_fu_241_ce ),
    .dout( grp_fu_241_p2 )
);

inference_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
inference_fcmp_32ns_32ns_1_1_U13(
    .din0( x_assign_reg_759 ),
    .din1( ap_const_lv32_0 ),
    .opcode( tmp_40_fu_245_opcode ),
    .dout( tmp_40_fu_245_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_375_p2))) begin
        c_idx_reg_224 <= ap_const_lv3_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        c_idx_reg_224 <= c_idx_3_reg_719;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond12_fu_275_p2))) begin
        filter_idx_reg_131 <= filter_idx_2_reg_634;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        filter_idx_reg_131 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_375_p2))) begin
        in_ch_idx_reg_178 <= in_ch_idx_2_reg_678;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond11_fu_317_p2))) begin
        in_ch_idx_reg_178 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond_fu_453_p2))) begin
        out_1_reg_189 <= out_2_reg_212;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond2_fu_329_p2))) begin
        out_1_reg_189 <= out_reg_166;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_375_p2))) begin
        out_2_reg_212 <= out_1_reg_189;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        out_2_reg_212 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond12_fu_275_p2))) begin
        out_c_idx_reg_154 <= ap_const_lv4_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_c_idx_reg_154 <= in_c_idx_reg_670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == exitcond11_fu_317_p2))) begin
        out_r_idx_reg_142 <= in_r_idx_reg_657;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_250_p2 == ap_const_lv1_0))) begin
        out_r_idx_reg_142 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == exitcond1_fu_375_p2))) begin
        out_reg_166 <= out_1_reg_189;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == exitcond11_fu_317_p2))) begin
        out_reg_166 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == exitcond_fu_453_p2))) begin
        r_idx_reg_201 <= r_idx_3_reg_701;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond2_fu_329_p2))) begin
        r_idx_reg_201 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        W_load_reg_739 <= W_q0;
        in_val_reg_734 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_250_p2 == ap_const_lv1_0))) begin
        b_addr_reg_649 <= tmp_fu_262_p1;
        tmp_cast9_reg_639[4 : 0] <= tmp_cast9_fu_267_p1[4 : 0];
        tmp_cast_reg_644[4 : 0] <= tmp_cast_fu_271_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        b_load_reg_754 <= b_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        c_idx_3_reg_719 <= c_idx_3_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        filter_idx_2_reg_634 <= filter_idx_2_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        in_c_idx_reg_670 <= in_c_idx_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        in_ch_idx_2_reg_678 <= in_ch_idx_2_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        in_r_idx_reg_657 <= in_r_idx_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        r_idx_3_reg_701 <= r_idx_3_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == exitcond1_fu_375_p2))) begin
        tmp_114_cast_reg_711[9 : 1] <= tmp_114_cast_fu_445_p1[9 : 1];
        tmp_84_reg_706 <= tmp_84_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == exitcond2_fu_329_p2))) begin
        tmp_43_cast_reg_688[2 : 0] <= tmp_43_cast_fu_345_p1[2 : 0];
        tmp_43_reg_683[2 : 0] <= tmp_43_fu_341_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_47_reg_744 <= grp_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond12_fu_275_p2))) begin
        tmp_80_reg_662[7 : 1] <= tmp_80_fu_311_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond2_fu_329_p2))) begin
        tmp_82_reg_693 <= tmp_82_fu_366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        x_assign_reg_759 <= grp_fu_235_p2;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        W_ce0 = ap_const_logic_1;
    end else begin
        W_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or exitcond3_fu_250_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_250_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond3_fu_250_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_250_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_178) begin
    if (ap_sig_bdd_178) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_261) begin
    if (ap_sig_bdd_261) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_187) begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_195) begin
    if (ap_sig_bdd_195) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_268) begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_203) begin
    if (ap_sig_bdd_203) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_38) begin
    if (ap_sig_bdd_38) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227) begin
    if (ap_sig_bdd_227) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_75) begin
    if (ap_sig_bdd_75) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_94) begin
    if (ap_sig_bdd_94) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_108) begin
    if (ap_sig_bdd_108) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_117) begin
    if (ap_sig_bdd_117) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_137) begin
    if (ap_sig_bdd_137) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_153) begin
    if (ap_sig_bdd_153) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_168) begin
    if (ap_sig_bdd_168) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_4) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        b_ce0 = ap_const_logic_1;
    end else begin
        b_ce0 = ap_const_logic_0;
    end
end

always @ (out_reg_166 or out_2_reg_212 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_235_p0 = out_reg_166;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_fu_235_p0 = out_2_reg_212;
    end else begin
        grp_fu_235_p0 = 'bx;
    end
end

always @ (tmp_47_reg_744 or b_load_reg_754 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st16_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_235_p1 = b_load_reg_754;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_fu_235_p1 = tmp_47_reg_744;
    end else begin
        grp_fu_235_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st20_fsm_19) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_feature_ce0 = ap_const_logic_1;
    end else begin
        out_feature_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st20_fsm_19) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        out_feature_we0 = ap_const_logic_1;
    end else begin
        out_feature_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        x_ce0 = ap_const_logic_1;
    end else begin
        x_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond3_fu_250_p2 or exitcond12_fu_275_p2 or exitcond2_fu_329_p2 or exitcond1_fu_375_p2 or exitcond_fu_453_p2 or exitcond11_fu_317_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond3_fu_250_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == exitcond12_fu_275_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == exitcond11_fu_317_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == exitcond2_fu_329_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if ((ap_const_lv1_0 == exitcond1_fu_375_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_453_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign W_address0 = tmp_127_cast_fu_573_p1;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_108 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_117 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_137 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_153 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_168 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_178 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_195 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_203 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_227 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_261 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_38 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_75 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_94 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign b_address0 = b_addr_reg_649;

assign c_idx_3_fu_459_p2 = (c_idx_reg_224 + ap_const_lv3_1);

assign c_idx_cast_fu_449_p1 = c_idx_reg_224;

assign exitcond11_fu_317_p2 = (out_c_idx_reg_154 == ap_const_lv4_A? 1'b1: 1'b0);

assign exitcond12_fu_275_p2 = (out_r_idx_reg_142 == ap_const_lv4_A? 1'b1: 1'b0);

assign exitcond1_fu_375_p2 = (r_idx_reg_201 == ap_const_lv3_5? 1'b1: 1'b0);

assign exitcond2_fu_329_p2 = (in_ch_idx_reg_178 == ap_const_lv3_6? 1'b1: 1'b0);

assign exitcond3_fu_250_p2 = (filter_idx_reg_131 == ap_const_lv5_10? 1'b1: 1'b0);

assign exitcond_fu_453_p2 = (c_idx_reg_224 == ap_const_lv3_5? 1'b1: 1'b0);

assign filter_idx_2_fu_256_p2 = (filter_idx_reg_131 + ap_const_lv5_1);

assign grp_fu_235_ce = ap_const_logic_1;

assign grp_fu_241_ce = ap_const_logic_1;

assign in_c_idx_fu_323_p2 = (out_c_idx_reg_154 + ap_const_lv4_1);

assign in_ch_idx_2_fu_335_p2 = (in_ch_idx_reg_178 + ap_const_lv3_1);

assign in_r_idx_fu_281_p2 = (out_r_idx_reg_142 + ap_const_lv4_1);

assign notlhs_fu_595_p2 = (tmp_38_fu_581_p4 != ap_const_lv8_FF? 1'b1: 1'b0);

assign notrhs_fu_601_p2 = (tmp_64_fu_591_p1 == ap_const_lv23_0? 1'b1: 1'b0);

assign out_feature_address0 = tmp_109_cast_fu_627_p1;

assign out_feature_d0 = ((tmp_41_fu_613_p2[0:0] === 1'b1) ? x_assign_reg_759 : ap_const_lv32_0);

assign p_shl1_cast_fu_307_p1 = tmp_79_fu_299_p3;

assign p_shl2_cast_fu_423_p1 = tmp_85_fu_415_p3;

assign p_shl3_cast_fu_435_p1 = tmp_86_fu_427_p3;

assign p_shl4_cast_fu_405_p1 = tmp_83_fu_397_p3;

assign p_shl6_fu_545_p1 = tmp_68_fu_537_p3;

assign p_shl7_cast_fu_484_p3 = {{tmp_65_fu_480_p1}, {ap_const_lv3_0}};

assign p_shl8_cast_fu_500_p1 = $signed(tmp_66_fu_492_p3);

assign p_shl_cast_fu_295_p1 = tmp_78_fu_287_p3;

assign r_idx_3_fu_381_p2 = (r_idx_reg_201 + ap_const_lv3_1);

assign r_idx_cast_fu_371_p1 = r_idx_reg_201;

assign slide_in_c_idx_fu_465_p2 = (c_idx_cast_fu_449_p1 + out_c_idx_reg_154);

assign slide_in_r_idx_fu_387_p2 = (r_idx_cast_fu_371_p1 + out_r_idx_reg_142);

assign tmp_108_cast_fu_358_p3 = {{tmp_81_fu_353_p2}, {ap_const_lv4_0}};

assign tmp_109_cast_fu_627_p1 = tmp_82_reg_693;

assign tmp_114_cast_fu_445_p1 = $signed(tmp_87_fu_439_p2);

assign tmp_119_cast_fu_515_p1 = tmp_90_fu_510_p2;

assign tmp_126_cast_fu_560_p3 = {{tmp_93_fu_555_p2}, {ap_const_lv4_0}};

assign tmp_127_cast_fu_573_p1 = tmp_94_fu_568_p2;

assign tmp_38_fu_581_p4 = {{x_assign_to_int_fu_578_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_40_fu_245_opcode = ap_const_lv5_2;

assign tmp_41_fu_613_p2 = (tmp_s_fu_607_p2 & tmp_40_fu_245_p2);

assign tmp_42_cast_fu_349_p1 = out_c_idx_reg_154;

assign tmp_43_cast_fu_345_p1 = in_ch_idx_reg_178;

assign tmp_43_fu_341_p1 = in_ch_idx_reg_178;

assign tmp_44_cast_fu_393_p1 = r_idx_reg_201;

assign tmp_45_cast_fu_471_p1 = slide_in_c_idx_fu_465_p2;

assign tmp_46_cast_fu_520_p1 = c_idx_reg_224;

assign tmp_64_fu_591_p1 = x_assign_to_int_fu_578_p1[22:0];

assign tmp_65_fu_480_p1 = tmp_88_fu_475_p2[8:0];

assign tmp_66_fu_492_p3 = {{tmp_88_fu_475_p2}, {ap_const_lv1_0}};

assign tmp_67_fu_529_p3 = {{tmp_91_fu_524_p2}, {ap_const_lv3_0}};

assign tmp_68_fu_537_p3 = {{tmp_91_fu_524_p2}, {ap_const_lv1_0}};

assign tmp_78_fu_287_p3 = {{out_r_idx_reg_142}, {ap_const_lv3_0}};

assign tmp_79_fu_299_p3 = {{out_r_idx_reg_142}, {ap_const_lv1_0}};

assign tmp_80_fu_311_p2 = (p_shl1_cast_fu_307_p1 + p_shl_cast_fu_295_p1);

assign tmp_81_fu_353_p2 = (tmp_80_reg_662 + tmp_42_cast_fu_349_p1);

assign tmp_82_fu_366_p2 = (tmp_108_cast_fu_358_p3 + tmp_cast_reg_644);

assign tmp_83_fu_397_p3 = {{r_idx_reg_201}, {ap_const_lv2_0}};

assign tmp_84_fu_409_p2 = (tmp_44_cast_fu_393_p1 + p_shl4_cast_fu_405_p1);

assign tmp_85_fu_415_p3 = {{slide_in_r_idx_fu_387_p2}, {ap_const_lv4_0}};

assign tmp_86_fu_427_p3 = {{slide_in_r_idx_fu_387_p2}, {ap_const_lv1_0}};

assign tmp_87_fu_439_p2 = (p_shl2_cast_fu_423_p1 - p_shl3_cast_fu_435_p1);

assign tmp_88_fu_475_p2 = ($signed(tmp_114_cast_reg_711) + $signed(tmp_45_cast_fu_471_p1));

assign tmp_89_fu_504_p2 = ($signed(p_shl7_cast_fu_484_p3) - $signed(p_shl8_cast_fu_500_p1));

assign tmp_90_fu_510_p2 = (tmp_89_fu_504_p2 + tmp_43_cast_reg_688);

assign tmp_91_fu_524_p2 = (tmp_84_reg_706 + tmp_46_cast_fu_520_p1);

assign tmp_92_fu_549_p2 = (tmp_67_fu_529_p3 - p_shl6_fu_545_p1);

assign tmp_93_fu_555_p2 = (tmp_92_fu_549_p2 + tmp_43_reg_683);

assign tmp_94_fu_568_p2 = (tmp_126_cast_fu_560_p3 + tmp_cast9_reg_639);

assign tmp_cast9_fu_267_p1 = filter_idx_reg_131;

assign tmp_cast_fu_271_p1 = filter_idx_reg_131;

assign tmp_fu_262_p1 = filter_idx_reg_131;

assign tmp_s_fu_607_p2 = (notrhs_fu_601_p2 | notlhs_fu_595_p2);

assign x_address0 = tmp_119_cast_fu_515_p1;

assign x_assign_to_int_fu_578_p1 = x_assign_reg_759;
always @ (posedge ap_clk) begin
    tmp_cast9_reg_639[12:5] <= 8'b00000000;
    tmp_cast_reg_644[11:5] <= 7'b0000000;
    tmp_80_reg_662[0] <= 1'b0;
    tmp_43_reg_683[8:3] <= 6'b000000;
    tmp_43_cast_reg_688[11:3] <= 9'b000000000;
    tmp_114_cast_reg_711[0] <= 1'b0;
end



endmodule //inference_conv2d_1

