Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 14 15:57:18 2020
| Host         : PC-AP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |           12 |
|      9 |            1 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             151 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | o_address[3]_i_1_n_0          |                  |                3 |              4 |
|  i_clk_IBUF_BUFG | address                       |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | coded_address[7]_i_1_n_0      |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | ram[1][7]_i_1_n_0             |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | temp_o_data[7]_i_1_n_0        |                  |                3 |              8 |
|  i_clk_IBUF_BUFG | ram[0][7]_i_1_n_0             |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | ram[2][7]_i_1_n_0             |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | ram[3][7]_i_1_n_0             |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | ram[4][7]_i_1_n_0             |                  |                1 |              8 |
|  i_clk_IBUF_BUFG | ram[5][7]_i_1_n_0             |                  |                1 |              8 |
|  i_clk_IBUF_BUFG | ram[6][7]_i_1_n_0             |                  |                1 |              8 |
|  i_clk_IBUF_BUFG | ram[7][7]_i_1_n_0             |                  |                2 |              8 |
|  i_clk_IBUF_BUFG | wz_offset[3]_i_1_n_0          |                  |                3 |              8 |
|  i_clk_IBUF_BUFG |                               |                  |                4 |              9 |
|  i_clk_IBUF_BUFG | FSM_onehot_counter[9]_i_1_n_0 |                  |                3 |             10 |
|  i_clk_IBUF_BUFG | p_0_in                        | i_rst_IBUF       |                6 |             11 |
|  i_clk_IBUF_BUFG | i                             |                  |               11 |             41 |
+------------------+-------------------------------+------------------+------------------+----------------+


