vhdl xil_defaultlib  \
"../../../bd/block_design/ip/block_design_axi_gpio_0_0/sim/block_design_axi_gpio_0_0.vhd" \
"../../../bd/block_design/ip/block_design_axi_gpio_1_0/sim/block_design_axi_gpio_1_0.vhd" \
"../../../bd/block_design/ip/block_design_axi_bram_ctrl_0_0/sim/block_design_axi_bram_ctrl_0_0.vhd" \
"../../../bd/block_design/ip/block_design_axi_timer_0_0/sim/block_design_axi_timer_0_0.vhd" \
"../../../bd/block_design/ip/block_design_rst_ps7_0_50M_0/sim/block_design_rst_ps7_0_50M_0.vhd" \
"../../../bd/block_design/sim/block_design.vhd" \

nosort
