/**
 ********************************************************************
 * @file    bkreg.h
 * @brief   Register File for BEKEN's Chip
 *
 * @author  Auto Generated by RGEN tool
 * @version V1.0.0
 *
 * &copy; 2019 BEKEN Corporation Ltd. All rights reserved.
 ********************************************************************
 */

#ifndef __BK_REG_H__
#define __BK_REG_H__

#ifdef  __cplusplus
extern "C" {
#endif//__cplusplus

/*
 ********************
 *     GLOSSARY     *
 * MDU: module      *
 * REG: register    *
 * SFT: shift       *
 * MSK: mask        *
 ********************
 */

#define MDU_GPIO_MAP_BASE_ADDR                                  

#define MDU_SYSTEM_BASE_ADDR                                    0x44010000
#define REG_SYSTEM_0x00                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x00 * 4))
#define REG_SYSTEM_0x01                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x01 * 4))
#define REG_SYSTEM_0x03                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x03 * 4))
#define SFT_SYSTEM_0x03_CPU1_PWR_DW_STATE                       (9)
#define MAX_SYSTEM_0x03_CPU1_PWR_DW_STATE                       (0x1)
#define MSK_SYSTEM_0x03_CPU1_PWR_DW_STATE                       (0x1 << SFT_SYSTEM_0x03_CPU1_PWR_DW_STATE)
#define SFT_SYSTEM_0x03_CPU0_PWR_DW_STATE                       (8)
#define MAX_SYSTEM_0x03_CPU0_PWR_DW_STATE                       (0x1)
#define MSK_SYSTEM_0x03_CPU0_PWR_DW_STATE                       (0x1 << SFT_SYSTEM_0x03_CPU0_PWR_DW_STATE)
#define SFT_SYSTEM_0x03_CPU1_SW_RESET                           (5)
#define MAX_SYSTEM_0x03_CPU1_SW_RESET                           (0x1)
#define MSK_SYSTEM_0x03_CPU1_SW_RESET                           (0x1 << SFT_SYSTEM_0x03_CPU1_SW_RESET)
#define SFT_SYSTEM_0x03_CPU0_SW_RESET                           (4)
#define MAX_SYSTEM_0x03_CPU0_SW_RESET                           (0x1)
#define MSK_SYSTEM_0x03_CPU0_SW_RESET                           (0x1 << SFT_SYSTEM_0x03_CPU0_SW_RESET)
#define SFT_SYSTEM_0x03_CORE1_HALTED                            (1)
#define MAX_SYSTEM_0x03_CORE1_HALTED                            (0x1)
#define MSK_SYSTEM_0x03_CORE1_HALTED                            (0x1 << SFT_SYSTEM_0x03_CORE1_HALTED)
#define SFT_SYSTEM_0x03_CORE0_HALTED                            (0)
#define MAX_SYSTEM_0x03_CORE0_HALTED                            (0x1)
#define MSK_SYSTEM_0x03_CORE0_HALTED                            (0x1 << SFT_SYSTEM_0x03_CORE0_HALTED)
#define REG_SYSTEM_0x02                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x02 * 4))
#define SFT_SYSTEM_0x02_FLASH_SEL                               (9)
#define MAX_SYSTEM_0x02_FLASH_SEL                               (0x1)
#define MSK_SYSTEM_0x02_FLASH_SEL                               (0x1 << SFT_SYSTEM_0x02_FLASH_SEL)
#define SFT_SYSTEM_0x02_JTAG_CORE_SEL                           (8)
#define MAX_SYSTEM_0x02_JTAG_CORE_SEL                           (0x1)
#define MSK_SYSTEM_0x02_JTAG_CORE_SEL                           (0x1 << SFT_SYSTEM_0x02_JTAG_CORE_SEL)
#define SFT_SYSTEM_0x02_BOOT_MODE                               (0)
#define MAX_SYSTEM_0x02_BOOT_MODE                               (0x1)
#define MSK_SYSTEM_0x02_BOOT_MODE                               (0x1 << SFT_SYSTEM_0x02_BOOT_MODE)
#define REG_SYSTEM_0x04                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x04 * 4))
#define SFT_SYSTEM_0x04_CPU0_OFFSET                             (8)
#define MAX_SYSTEM_0x04_CPU0_OFFSET                             (0xFFFFFF)
#define MSK_SYSTEM_0x04_CPU0_OFFSET                             (0xFFFFFF << SFT_SYSTEM_0x04_CPU0_OFFSET)
#define SFT_SYSTEM_0x04_CPU0_HALT                               (3)
#define MAX_SYSTEM_0x04_CPU0_HALT                               (0x1)
#define MSK_SYSTEM_0x04_CPU0_HALT                               (0x1 << SFT_SYSTEM_0x04_CPU0_HALT)
#define SFT_SYSTEM_0x04_CPU0_INT_MASK                           (2)
#define MAX_SYSTEM_0x04_CPU0_INT_MASK                           (0x1)
#define MSK_SYSTEM_0x04_CPU0_INT_MASK                           (0x1 << SFT_SYSTEM_0x04_CPU0_INT_MASK)
#define SFT_SYSTEM_0x04_CPU0_PWR_DW                             (1)
#define MAX_SYSTEM_0x04_CPU0_PWR_DW                             (0x1)
#define MSK_SYSTEM_0x04_CPU0_PWR_DW                             (0x1 << SFT_SYSTEM_0x04_CPU0_PWR_DW)
#define SFT_SYSTEM_0x04_CPU0_SW_RST                             (0)
#define MAX_SYSTEM_0x04_CPU0_SW_RST                             (0x1)
#define MSK_SYSTEM_0x04_CPU0_SW_RST                             (0x1 << SFT_SYSTEM_0x04_CPU0_SW_RST)
#define REG_SYSTEM_0x05                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x05 * 4))
#define SFT_SYSTEM_0x05_CPU1_OFFSET                             (8)
#define MAX_SYSTEM_0x05_CPU1_OFFSET                             (0xFFFFFF)
#define MSK_SYSTEM_0x05_CPU1_OFFSET                             (0xFFFFFF << SFT_SYSTEM_0x05_CPU1_OFFSET)
#define SFT_SYSTEM_0x05_CPU0_BUS_CLK_2DIV                       (4)
#define MAX_SYSTEM_0x05_CPU0_BUS_CLK_2DIV                       (0x1)
#define MSK_SYSTEM_0x05_CPU0_BUS_CLK_2DIV                       (0x1 << SFT_SYSTEM_0x05_CPU0_BUS_CLK_2DIV)
#define SFT_SYSTEM_0x05_CPU1_HALT                               (3)
#define MAX_SYSTEM_0x05_CPU1_HALT                               (0x1)
#define MSK_SYSTEM_0x05_CPU1_HALT                               (0x1 << SFT_SYSTEM_0x05_CPU1_HALT)
#define SFT_SYSTEM_0x05_CPU1_INT_MASK                           (2)
#define MAX_SYSTEM_0x05_CPU1_INT_MASK                           (0x1)
#define MSK_SYSTEM_0x05_CPU1_INT_MASK                           (0x1 << SFT_SYSTEM_0x05_CPU1_INT_MASK)
#define SFT_SYSTEM_0x05_CPU1_PWR_DW                             (1)
#define MAX_SYSTEM_0x05_CPU1_PWR_DW                             (0x1)
#define MSK_SYSTEM_0x05_CPU1_PWR_DW                             (0x1 << SFT_SYSTEM_0x05_CPU1_PWR_DW)
#define SFT_SYSTEM_0x05_CPU1_SW_RST                             (0)
#define MAX_SYSTEM_0x05_CPU1_SW_RST                             (0x1)
#define MSK_SYSTEM_0x05_CPU1_SW_RST                             (0x1 << SFT_SYSTEM_0x05_CPU1_SW_RST)
#define REG_SYSTEM_0x06                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x06 * 4))
#define REG_SYSTEM_0x07                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x07 * 4))
#define REG_SYSTEM_0x08                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x08 * 4))
#define SFT_SYSTEM_0x08_CLKDIV_DISP_L                           (31)
#define MAX_SYSTEM_0x08_CLKDIV_DISP_L                           (0x1)
#define MSK_SYSTEM_0x08_CLKDIV_DISP_L                           (0x1 << SFT_SYSTEM_0x08_CLKDIV_DISP_L)
#define SFT_SYSTEM_0x08_CKSEL_JPEG                              (30)
#define MAX_SYSTEM_0x08_CKSEL_JPEG                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_JPEG                              (0x1 << SFT_SYSTEM_0x08_CKSEL_JPEG)
#define SFT_SYSTEM_0x08_CLKDIV_JPEG                             (26)
#define MAX_SYSTEM_0x08_CLKDIV_JPEG                             (0xF)
#define MSK_SYSTEM_0x08_CLKDIV_JPEG                             (0xF << SFT_SYSTEM_0x08_CLKDIV_JPEG)
#define SFT_SYSTEM_0x08_CKSEL_AUD                               (25)
#define MAX_SYSTEM_0x08_CKSEL_AUD                               (0x1)
#define MSK_SYSTEM_0x08_CKSEL_AUD                               (0x1 << SFT_SYSTEM_0x08_CKSEL_AUD)
#define SFT_SYSTEM_0x08_CKSEL_I2S                               (24)
#define MAX_SYSTEM_0x08_CKSEL_I2S                               (0x1)
#define MSK_SYSTEM_0x08_CKSEL_I2S                               (0x1 << SFT_SYSTEM_0x08_CKSEL_I2S)
#define SFT_SYSTEM_0x08_CKSEL_TIM2                              (22)
#define MAX_SYSTEM_0x08_CKSEL_TIM2                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_TIM2                              (0x1 << SFT_SYSTEM_0x08_CKSEL_TIM2)
#define SFT_SYSTEM_0x08_CKSEL_TIM1                              (21)
#define MAX_SYSTEM_0x08_CKSEL_TIM1                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_TIM1                              (0x1 << SFT_SYSTEM_0x08_CKSEL_TIM1)
#define SFT_SYSTEM_0x08_CKSEL_TIM0                              (20)
#define MAX_SYSTEM_0x08_CKSEL_TIM0                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_TIM0                              (0x1 << SFT_SYSTEM_0x08_CKSEL_TIM0)
#define SFT_SYSTEM_0x08_CKSEL_PWM1                              (19)
#define MAX_SYSTEM_0x08_CKSEL_PWM1                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_PWM1                              (0x1 << SFT_SYSTEM_0x08_CKSEL_PWM1)
#define SFT_SYSTEM_0x08_CKSEL_PWM0                              (18)
#define MAX_SYSTEM_0x08_CKSEL_PWM0                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_PWM0                              (0x1 << SFT_SYSTEM_0x08_CKSEL_PWM0)
#define SFT_SYSTEM_0x08_CKSEL_SADC                              (17)
#define MAX_SYSTEM_0x08_CKSEL_SADC                              (0x1)
#define MSK_SYSTEM_0x08_CKSEL_SADC                              (0x1 << SFT_SYSTEM_0x08_CKSEL_SADC)
#define SFT_SYSTEM_0x08_CKSEL_UART2                             (16)
#define MAX_SYSTEM_0x08_CKSEL_UART2                             (0x1)
#define MSK_SYSTEM_0x08_CKSEL_UART2                             (0x1 << SFT_SYSTEM_0x08_CKSEL_UART2)
#define SFT_SYSTEM_0x08_CLKDIV_UART2                            (14)
#define MAX_SYSTEM_0x08_CLKDIV_UART2                            (0x3)
#define MSK_SYSTEM_0x08_CLKDIV_UART2                            (0x3 << SFT_SYSTEM_0x08_CLKDIV_UART2)
#define SFT_SYSTEM_0x08_CKSEL_UART1                             (13)
#define MAX_SYSTEM_0x08_CKSEL_UART1                             (0x1)
#define MSK_SYSTEM_0x08_CKSEL_UART1                             (0x1 << SFT_SYSTEM_0x08_CKSEL_UART1)
#define SFT_SYSTEM_0x08_CLKDIV_UART1                            (11)
#define MAX_SYSTEM_0x08_CLKDIV_UART1                            (0x3)
#define MSK_SYSTEM_0x08_CLKDIV_UART1                            (0x3 << SFT_SYSTEM_0x08_CLKDIV_UART1)
#define SFT_SYSTEM_0x08_CLKSEL_UART0                            (10)
#define MAX_SYSTEM_0x08_CLKSEL_UART0                            (0x1)
#define MSK_SYSTEM_0x08_CLKSEL_UART0                            (0x1 << SFT_SYSTEM_0x08_CLKSEL_UART0)
#define SFT_SYSTEM_0x08_CLKDIV_UART0                            (8)
#define MAX_SYSTEM_0x08_CLKDIV_UART0                            (0x3)
#define MSK_SYSTEM_0x08_CLKDIV_UART0                            (0x3 << SFT_SYSTEM_0x08_CLKDIV_UART0)
#define SFT_SYSTEM_0x08_CLKDIV_BUS                              (6)
#define MAX_SYSTEM_0x08_CLKDIV_BUS                              (0x1)
#define MSK_SYSTEM_0x08_CLKDIV_BUS                              (0x1 << SFT_SYSTEM_0x08_CLKDIV_BUS)
#define SFT_SYSTEM_0x08_CKSEL_CORE                              (4)
#define MAX_SYSTEM_0x08_CKSEL_CORE                              (0x3)
#define MSK_SYSTEM_0x08_CKSEL_CORE                              (0x3 << SFT_SYSTEM_0x08_CKSEL_CORE)
#define SFT_SYSTEM_0x08_CLKDIV_CORE                             (0)
#define MAX_SYSTEM_0x08_CLKDIV_CORE                             (0xF)
#define MSK_SYSTEM_0x08_CLKDIV_CORE                             (0xF << SFT_SYSTEM_0x08_CLKDIV_CORE)
#define REG_SYSTEM_0x09                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x09 * 4))
#define SFT_SYSTEM_0x09_CKDIV_I2S0                              (28)
#define MAX_SYSTEM_0x09_CKDIV_I2S0                              (0x7)
#define MSK_SYSTEM_0x09_CKDIV_I2S0                              (0x7 << SFT_SYSTEM_0x09_CKDIV_I2S0)
#define SFT_SYSTEM_0x09_CKDIV_FLASH                             (26)
#define MAX_SYSTEM_0x09_CKDIV_FLASH                             (0x3)
#define MSK_SYSTEM_0x09_CKDIV_FLASH                             (0x3 << SFT_SYSTEM_0x09_CKDIV_FLASH)
#define SFT_SYSTEM_0x09_CKSEL_FLASH                             (24)
#define MAX_SYSTEM_0x09_CKSEL_FLASH                             (0x3)
#define MSK_SYSTEM_0x09_CKSEL_FLASH                             (0x3 << SFT_SYSTEM_0x09_CKSEL_FLASH)
#define SFT_SYSTEM_0x09_CKSEL_AUXS                              (22)
#define MAX_SYSTEM_0x09_CKSEL_AUXS                              (0x3)
#define MSK_SYSTEM_0x09_CKSEL_AUXS                              (0x3 << SFT_SYSTEM_0x09_CKSEL_AUXS)
#define SFT_SYSTEM_0x09_CKDIV_AUXS                              (18)
#define MAX_SYSTEM_0x09_CKDIV_AUXS                              (0xF)
#define MSK_SYSTEM_0x09_CKDIV_AUXS                              (0xF << SFT_SYSTEM_0x09_CKDIV_AUXS)
#define SFT_SYSTEM_0x09_CKSEL_SDIO                              (17)
#define MAX_SYSTEM_0x09_CKSEL_SDIO                              (0x1)
#define MSK_SYSTEM_0x09_CKSEL_SDIO                              (0x1 << SFT_SYSTEM_0x09_CKSEL_SDIO)
#define SFT_SYSTEM_0x09_CKDIV_SDIO                              (14)
#define MAX_SYSTEM_0x09_CKDIV_SDIO                              (0x7)
#define MSK_SYSTEM_0x09_CKDIV_SDIO                              (0x7 << SFT_SYSTEM_0x09_CKDIV_SDIO)
#define SFT_SYSTEM_0x09_CKDIV_QSPI0                             (6)
#define MAX_SYSTEM_0x09_CKDIV_QSPI0                             (0xF)
#define MSK_SYSTEM_0x09_CKDIV_QSPI0                             (0xF << SFT_SYSTEM_0x09_CKDIV_QSPI0)
#define SFT_SYSTEM_0x09_CKSEL_PSRAM                             (5)
#define MAX_SYSTEM_0x09_CKSEL_PSRAM                             (0x1)
#define MSK_SYSTEM_0x09_CKSEL_PSRAM                             (0x1 << SFT_SYSTEM_0x09_CKSEL_PSRAM)
#define SFT_SYSTEM_0x09_CKDIV_PSRAM                             (4)
#define MAX_SYSTEM_0x09_CKDIV_PSRAM                             (0x1)
#define MSK_SYSTEM_0x09_CKDIV_PSRAM                             (0x1 << SFT_SYSTEM_0x09_CKDIV_PSRAM)
#define SFT_SYSTEM_0x09_CKSEL_DISP                              (3)
#define MAX_SYSTEM_0x09_CKSEL_DISP                              (0x1)
#define MSK_SYSTEM_0x09_CKSEL_DISP                              (0x1 << SFT_SYSTEM_0x09_CKSEL_DISP)
#define SFT_SYSTEM_0x09_CLKDIV_DISP_H                           (0)
#define MAX_SYSTEM_0x09_CLKDIV_DISP_H                           (0x7)
#define MSK_SYSTEM_0x09_CLKDIV_DISP_H                           (0x7 << SFT_SYSTEM_0x09_CLKDIV_DISP_H)
#define REG_SYSTEM_0x0A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0A * 4))
#define SFT_SYSTEM_0x0A_CLKSEL_SPI1                             (5)
#define MAX_SYSTEM_0x0A_CLKSEL_SPI1                             (0x1)
#define MSK_SYSTEM_0x0A_CLKSEL_SPI1                             (0x1 << SFT_SYSTEM_0x0A_CLKSEL_SPI1)
#define SFT_SYSTEM_0x0A_CLKSEL_SPI0                             (4)
#define MAX_SYSTEM_0x0A_CLKSEL_SPI0                             (0x1)
#define MSK_SYSTEM_0x0A_CLKSEL_SPI0                             (0x1 << SFT_SYSTEM_0x0A_CLKSEL_SPI0)
#define SFT_SYSTEM_0x0A_CKDIV_WDT                               (2)
#define MAX_SYSTEM_0x0A_CKDIV_WDT                               (0x3)
#define MSK_SYSTEM_0x0A_CKDIV_WDT                               (0x3 << SFT_SYSTEM_0x0A_CKDIV_WDT)
#define SFT_SYSTEM_0x0A_CKDIV_26M                               (0)
#define MAX_SYSTEM_0x0A_CKDIV_26M                               (0x3)
#define MSK_SYSTEM_0x0A_CKDIV_26M                               (0x3 << SFT_SYSTEM_0x0A_CKDIV_26M)
#define REG_SYSTEM_0x0B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0B * 4))
#define SFT_SYSTEM_0x0B_ANASPI_FREQ                             (0)
#define MAX_SYSTEM_0x0B_ANASPI_FREQ                             (0x3F)
#define MSK_SYSTEM_0x0B_ANASPI_FREQ                             (0x3F << SFT_SYSTEM_0x0B_ANASPI_FREQ)
#define REG_SYSTEM_0x0C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0C * 4))
#define SFT_SYSTEM_0x0C_WDT_CKEN                                (31)
#define MAX_SYSTEM_0x0C_WDT_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_WDT_CKEN                                (0x1 << SFT_SYSTEM_0x0C_WDT_CKEN)
#define SFT_SYSTEM_0x0C_AUD_CKEN                                (30)
#define MAX_SYSTEM_0x0C_AUD_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_AUD_CKEN                                (0x1 << SFT_SYSTEM_0x0C_AUD_CKEN)
#define SFT_SYSTEM_0x0C_DISP_CKEN                               (29)
#define MAX_SYSTEM_0x0C_DISP_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_DISP_CKEN                               (0x1 << SFT_SYSTEM_0x0C_DISP_CKEN)
#define SFT_SYSTEM_0x0C_JPEG_CKEN                               (28)
#define MAX_SYSTEM_0x0C_JPEG_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_JPEG_CKEN                               (0x1 << SFT_SYSTEM_0x0C_JPEG_CKEN)
#define SFT_SYSTEM_0x0C_PHY_CKEN                                (27)
#define MAX_SYSTEM_0x0C_PHY_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_PHY_CKEN                                (0x1 << SFT_SYSTEM_0x0C_PHY_CKEN)
#define SFT_SYSTEM_0x0C_MAC_CKEN                                (26)
#define MAX_SYSTEM_0x0C_MAC_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_MAC_CKEN                                (0x1 << SFT_SYSTEM_0x0C_MAC_CKEN)
#define SFT_SYSTEM_0x0C_XVR_CKEN                                (25)
#define MAX_SYSTEM_0x0C_XVR_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_XVR_CKEN                                (0x1 << SFT_SYSTEM_0x0C_XVR_CKEN)
#define SFT_SYSTEM_0x0C_BTDM_CKEN                               (24)
#define MAX_SYSTEM_0x0C_BTDM_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_BTDM_CKEN                               (0x1 << SFT_SYSTEM_0x0C_BTDM_CKEN)
#define SFT_SYSTEM_0x0C_AUXS_CKEN                               (23)
#define MAX_SYSTEM_0x0C_AUXS_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_AUXS_CKEN                               (0x1 << SFT_SYSTEM_0x0C_AUXS_CKEN)
#define SFT_SYSTEM_0x0C_SDIO_CKEN                               (22)
#define MAX_SYSTEM_0x0C_SDIO_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_SDIO_CKEN                               (0x1 << SFT_SYSTEM_0x0C_SDIO_CKEN)
#define SFT_SYSTEM_0x0C_QSPI1_CKEN                              (21)
#define MAX_SYSTEM_0x0C_QSPI1_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_QSPI1_CKEN                              (0x1 << SFT_SYSTEM_0x0C_QSPI1_CKEN)
#define SFT_SYSTEM_0x0C_QSPI0_CKEN                              (20)
#define MAX_SYSTEM_0x0C_QSPI0_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_QSPI0_CKEN                              (0x1 << SFT_SYSTEM_0x0C_QSPI0_CKEN)
#define SFT_SYSTEM_0x0C_PSRAM_CKEN                              (19)
#define MAX_SYSTEM_0x0C_PSRAM_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_PSRAM_CKEN                              (0x1 << SFT_SYSTEM_0x0C_PSRAM_CKEN)
#define SFT_SYSTEM_0x0C_CAN_CKEN                                (18)
#define MAX_SYSTEM_0x0C_CAN_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_CAN_CKEN                                (0x1 << SFT_SYSTEM_0x0C_CAN_CKEN)
#define SFT_SYSTEM_0x0C_USB_CKEN                                (17)
#define MAX_SYSTEM_0x0C_USB_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_USB_CKEN                                (0x1 << SFT_SYSTEM_0x0C_USB_CKEN)
#define SFT_SYSTEM_0x0C_I2S_CKEN                                (16)
#define MAX_SYSTEM_0x0C_I2S_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_I2S_CKEN                                (0x1 << SFT_SYSTEM_0x0C_I2S_CKEN)
#define SFT_SYSTEM_0x0C_OTP_CKEN                                (15)
#define MAX_SYSTEM_0x0C_OTP_CKEN                                (0x1)
#define MSK_SYSTEM_0x0C_OTP_CKEN                                (0x1 << SFT_SYSTEM_0x0C_OTP_CKEN)
#define SFT_SYSTEM_0x0C_TIM2_CKEN                               (14)
#define MAX_SYSTEM_0x0C_TIM2_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_TIM2_CKEN                               (0x1 << SFT_SYSTEM_0x0C_TIM2_CKEN)
#define SFT_SYSTEM_0x0C_TIM1_CKEN                               (13)
#define MAX_SYSTEM_0x0C_TIM1_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_TIM1_CKEN                               (0x1 << SFT_SYSTEM_0x0C_TIM1_CKEN)
#define SFT_SYSTEM_0x0C_PWM1_CKEN                               (12)
#define MAX_SYSTEM_0x0C_PWM1_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_PWM1_CKEN                               (0x1 << SFT_SYSTEM_0x0C_PWM1_CKEN)
#define SFT_SYSTEM_0x0C_UART2_CKEN                              (11)
#define MAX_SYSTEM_0x0C_UART2_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_UART2_CKEN                              (0x1 << SFT_SYSTEM_0x0C_UART2_CKEN)
#define SFT_SYSTEM_0x0C_UART1_CKEN                              (10)
#define MAX_SYSTEM_0x0C_UART1_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_UART1_CKEN                              (0x1 << SFT_SYSTEM_0x0C_UART1_CKEN)
#define SFT_SYSTEM_0x0C_SPI1_CKEN                               (9)
#define MAX_SYSTEM_0x0C_SPI1_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_SPI1_CKEN                               (0x1 << SFT_SYSTEM_0x0C_SPI1_CKEN)
#define SFT_SYSTEM_0x0C_I2C1_CKEN                               (8)
#define MAX_SYSTEM_0x0C_I2C1_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_I2C1_CKEN                               (0x1 << SFT_SYSTEM_0x0C_I2C1_CKEN)
#define SFT_SYSTEM_0x0C_EFUSE_CKEN                              (7)
#define MAX_SYSTEM_0x0C_EFUSE_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_EFUSE_CKEN                              (0x1 << SFT_SYSTEM_0x0C_EFUSE_CKEN)
#define SFT_SYSTEM_0x0C_IRDA_CKEN                               (6)
#define MAX_SYSTEM_0x0C_IRDA_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_IRDA_CKEN                               (0x1 << SFT_SYSTEM_0x0C_IRDA_CKEN)
#define SFT_SYSTEM_0x0C_SADC_CKEN                               (5)
#define MAX_SYSTEM_0x0C_SADC_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_SADC_CKEN                               (0x1 << SFT_SYSTEM_0x0C_SADC_CKEN)
#define SFT_SYSTEM_0x0C_TIM0_CKEN                               (4)
#define MAX_SYSTEM_0x0C_TIM0_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_TIM0_CKEN                               (0x1 << SFT_SYSTEM_0x0C_TIM0_CKEN)
#define SFT_SYSTEM_0x0C_PWM0_CKEN                               (3)
#define MAX_SYSTEM_0x0C_PWM0_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_PWM0_CKEN                               (0x1 << SFT_SYSTEM_0x0C_PWM0_CKEN)
#define SFT_SYSTEM_0x0C_UART0_CKEN                              (2)
#define MAX_SYSTEM_0x0C_UART0_CKEN                              (0x1)
#define MSK_SYSTEM_0x0C_UART0_CKEN                              (0x1 << SFT_SYSTEM_0x0C_UART0_CKEN)
#define SFT_SYSTEM_0x0C_SPI0_CKEN                               (1)
#define MAX_SYSTEM_0x0C_SPI0_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_SPI0_CKEN                               (0x1 << SFT_SYSTEM_0x0C_SPI0_CKEN)
#define SFT_SYSTEM_0x0C_I2C0_CKEN                               (0)
#define MAX_SYSTEM_0x0C_I2C0_CKEN                               (0x1)
#define MSK_SYSTEM_0x0C_I2C0_CKEN                               (0x1 << SFT_SYSTEM_0x0C_I2C0_CKEN)
#define REG_SYSTEM_0x0D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0D * 4))
#define SFT_SYSTEM_0x0D_SLCD_CKEN                               (4)
#define MAX_SYSTEM_0x0D_SLCD_CKEN                               (0x1)
#define MSK_SYSTEM_0x0D_SLCD_CKEN                               (0x1 << SFT_SYSTEM_0x0D_SLCD_CKEN)
#define SFT_SYSTEM_0x0D_YUV_CKEN                                (3)
#define MAX_SYSTEM_0x0D_YUV_CKEN                                (0x1)
#define MSK_SYSTEM_0x0D_YUV_CKEN                                (0x1 << SFT_SYSTEM_0x0D_YUV_CKEN)
#define SFT_SYSTEM_0x0D_I2S2_CKEN                               (2)
#define MAX_SYSTEM_0x0D_I2S2_CKEN                               (0x1)
#define MSK_SYSTEM_0x0D_I2S2_CKEN                               (0x1 << SFT_SYSTEM_0x0D_I2S2_CKEN)
#define SFT_SYSTEM_0x0D_I2S1_CKEN                               (1)
#define MAX_SYSTEM_0x0D_I2S1_CKEN                               (0x1)
#define MSK_SYSTEM_0x0D_I2S1_CKEN                               (0x1 << SFT_SYSTEM_0x0D_I2S1_CKEN)
#define SFT_SYSTEM_0x0D_H264_CKEN                               (0)
#define MAX_SYSTEM_0x0D_H264_CKEN                               (0x1)
#define MSK_SYSTEM_0x0D_H264_CKEN                               (0x1 << SFT_SYSTEM_0x0D_H264_CKEN)
#define REG_SYSTEM_0x0E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0E * 4))
#define SFT_SYSTEM_0x0E_DMA1                                    (31)
#define MAX_SYSTEM_0x0E_DMA1                                    (0x1)
#define MSK_SYSTEM_0x0E_DMA1                                    (0x1 << SFT_SYSTEM_0x0E_DMA1)
#define SFT_SYSTEM_0x0E_DMA0                                    (30)
#define MAX_SYSTEM_0x0E_DMA0                                    (0x1)
#define MSK_SYSTEM_0x0E_DMA0                                    (0x1 << SFT_SYSTEM_0x0E_DMA0)
#define SFT_SYSTEM_0x0E_ENC                                     (29)
#define MAX_SYSTEM_0x0E_ENC                                     (0x1)
#define MSK_SYSTEM_0x0E_ENC                                     (0x1 << SFT_SYSTEM_0x0E_ENC)
#define SFT_SYSTEM_0x0E_SPI0                                    (28)
#define MAX_SYSTEM_0x0E_SPI0                                    (0x1)
#define MSK_SYSTEM_0x0E_SPI0                                    (0x1 << SFT_SYSTEM_0x0E_SPI0)
#define SFT_SYSTEM_0x0E_UART                                    (27)
#define MAX_SYSTEM_0x0E_UART                                    (0x1)
#define MSK_SYSTEM_0x0E_UART                                    (0x1 << SFT_SYSTEM_0x0E_UART)
#define SFT_SYSTEM_0x0E_FLSH                                    (26)
#define MAX_SYSTEM_0x0E_FLSH                                    (0x1)
#define MSK_SYSTEM_0x0E_FLSH                                    (0x1 << SFT_SYSTEM_0x0E_FLSH)
#define SFT_SYSTEM_0x0E_LA                                      (25)
#define MAX_SYSTEM_0x0E_LA                                      (0x1)
#define MSK_SYSTEM_0x0E_LA                                      (0x1 << SFT_SYSTEM_0x0E_LA)
#define SFT_SYSTEM_0x0E_IRDA                                    (24)
#define MAX_SYSTEM_0x0E_IRDA                                    (0x1)
#define MSK_SYSTEM_0x0E_IRDA                                    (0x1 << SFT_SYSTEM_0x0E_IRDA)
#define SFT_SYSTEM_0x0E_XVR                                     (23)
#define MAX_SYSTEM_0x0E_XVR                                     (0x1)
#define MSK_SYSTEM_0x0E_XVR                                     (0x1 << SFT_SYSTEM_0x0E_XVR)
#define SFT_SYSTEM_0x0E_PHY                                     (22)
#define MAX_SYSTEM_0x0E_PHY                                     (0x1)
#define MSK_SYSTEM_0x0E_PHY                                     (0x1 << SFT_SYSTEM_0x0E_PHY)
#define SFT_SYSTEM_0x0E_MAC                                     (21)
#define MAX_SYSTEM_0x0E_MAC                                     (0x1)
#define MSK_SYSTEM_0x0E_MAC                                     (0x1 << SFT_SYSTEM_0x0E_MAC)
#define SFT_SYSTEM_0x0E_H26F                                    (20)
#define MAX_SYSTEM_0x0E_H26F                                    (0x1)
#define MSK_SYSTEM_0x0E_H26F                                    (0x1 << SFT_SYSTEM_0x0E_H26F)
#define SFT_SYSTEM_0x0E_DMAD                                    (19)
#define MAX_SYSTEM_0x0E_DMAD                                    (0x1)
#define MSK_SYSTEM_0x0E_DMAD                                    (0x1 << SFT_SYSTEM_0x0E_DMAD)
#define SFT_SYSTEM_0x0E_DISP                                    (18)
#define MAX_SYSTEM_0x0E_DISP                                    (0x1)
#define MSK_SYSTEM_0x0E_DISP                                    (0x1 << SFT_SYSTEM_0x0E_DISP)
#define SFT_SYSTEM_0x0E_JPGD                                    (17)
#define MAX_SYSTEM_0x0E_JPGD                                    (0x1)
#define MSK_SYSTEM_0x0E_JPGD                                    (0x1 << SFT_SYSTEM_0x0E_JPGD)
#define SFT_SYSTEM_0x0E_YUV                                     (16)
#define MAX_SYSTEM_0x0E_YUV                                     (0x1)
#define MSK_SYSTEM_0x0E_YUV                                     (0x1 << SFT_SYSTEM_0x0E_YUV)
#define SFT_SYSTEM_0x0E_JPGE                                    (15)
#define MAX_SYSTEM_0x0E_JPGE                                    (0x1)
#define MSK_SYSTEM_0x0E_JPGE                                    (0x1 << SFT_SYSTEM_0x0E_JPGE)
#define SFT_SYSTEM_0x0E_I2S2                                    (14)
#define MAX_SYSTEM_0x0E_I2S2                                    (0x1)
#define MSK_SYSTEM_0x0E_I2S2                                    (0x1 << SFT_SYSTEM_0x0E_I2S2)
#define SFT_SYSTEM_0x0E_I2S1                                    (13)
#define MAX_SYSTEM_0x0E_I2S1                                    (0x1)
#define MSK_SYSTEM_0x0E_I2S1                                    (0x1 << SFT_SYSTEM_0x0E_I2S1)
#define SFT_SYSTEM_0x0E_I2S0                                    (12)
#define MAX_SYSTEM_0x0E_I2S0                                    (0x1)
#define MSK_SYSTEM_0x0E_I2S0                                    (0x1 << SFT_SYSTEM_0x0E_I2S0)
#define SFT_SYSTEM_0x0E_AUD                                     (11)
#define MAX_SYSTEM_0x0E_AUD                                     (0x1)
#define MSK_SYSTEM_0x0E_AUD                                     (0x1 << SFT_SYSTEM_0x0E_AUD)
#define SFT_SYSTEM_0x0E_ABC                                     (10)
#define MAX_SYSTEM_0x0E_ABC                                     (0x1)
#define MSK_SYSTEM_0x0E_ABC                                     (0x1 << SFT_SYSTEM_0x0E_ABC)
#define SFT_SYSTEM_0x0E_FFT                                     (9)
#define MAX_SYSTEM_0x0E_FFT                                     (0x1)
#define MSK_SYSTEM_0x0E_FFT                                     (0x1 << SFT_SYSTEM_0x0E_FFT)
#define SFT_SYSTEM_0x0E_PRAM                                    (8)
#define MAX_SYSTEM_0x0E_PRAM                                    (0x1)
#define MSK_SYSTEM_0x0E_PRAM                                    (0x1 << SFT_SYSTEM_0x0E_PRAM)
#define SFT_SYSTEM_0x0E_QSPI1                                   (7)
#define MAX_SYSTEM_0x0E_QSPI1                                   (0x1)
#define MSK_SYSTEM_0x0E_QSPI1                                   (0x1 << SFT_SYSTEM_0x0E_QSPI1)
#define SFT_SYSTEM_0x0E_QSPI0                                   (6)
#define MAX_SYSTEM_0x0E_QSPI0                                   (0x1)
#define MSK_SYSTEM_0x0E_QSPI0                                   (0x1 << SFT_SYSTEM_0x0E_QSPI0)
#define SFT_SYSTEM_0x0E_CAN                                     (5)
#define MAX_SYSTEM_0x0E_CAN                                     (0x1)
#define MSK_SYSTEM_0x0E_CAN                                     (0x1 << SFT_SYSTEM_0x0E_CAN)
#define SFT_SYSTEM_0x0E_USB                                     (4)
#define MAX_SYSTEM_0x0E_USB                                     (0x1)
#define MSK_SYSTEM_0x0E_USB                                     (0x1 << SFT_SYSTEM_0x0E_USB)
#define SFT_SYSTEM_0x0E_SDIO                                    (3)
#define MAX_SYSTEM_0x0E_SDIO                                    (0x1)
#define MSK_SYSTEM_0x0E_SDIO                                    (0x1 << SFT_SYSTEM_0x0E_SDIO)
#define SFT_SYSTEM_0x0E_SPI1                                    (2)
#define MAX_SYSTEM_0x0E_SPI1                                    (0x1)
#define MSK_SYSTEM_0x0E_SPI1                                    (0x1 << SFT_SYSTEM_0x0E_SPI1)
#define SFT_SYSTEM_0x0E_UART2                                   (1)
#define MAX_SYSTEM_0x0E_UART2                                   (0x1)
#define MSK_SYSTEM_0x0E_UART2                                   (0x1 << SFT_SYSTEM_0x0E_UART2)
#define SFT_SYSTEM_0x0E_UART1_MEM_SD                            (0)
#define MAX_SYSTEM_0x0E_UART1_MEM_SD                            (0x1)
#define MSK_SYSTEM_0x0E_UART1_MEM_SD                            (0x1 << SFT_SYSTEM_0x0E_UART1_MEM_SD)
#define REG_SYSTEM_0x0F                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x0F * 4))
#define SFT_SYSTEM_0x0F_DMA1                                    (31)
#define MAX_SYSTEM_0x0F_DMA1                                    (0x1)
#define MSK_SYSTEM_0x0F_DMA1                                    (0x1 << SFT_SYSTEM_0x0F_DMA1)
#define SFT_SYSTEM_0x0F_DMA0                                    (30)
#define MAX_SYSTEM_0x0F_DMA0                                    (0x1)
#define MSK_SYSTEM_0x0F_DMA0                                    (0x1 << SFT_SYSTEM_0x0F_DMA0)
#define SFT_SYSTEM_0x0F_ENC                                     (29)
#define MAX_SYSTEM_0x0F_ENC                                     (0x1)
#define MSK_SYSTEM_0x0F_ENC                                     (0x1 << SFT_SYSTEM_0x0F_ENC)
#define SFT_SYSTEM_0x0F_SPI0                                    (28)
#define MAX_SYSTEM_0x0F_SPI0                                    (0x1)
#define MSK_SYSTEM_0x0F_SPI0                                    (0x1 << SFT_SYSTEM_0x0F_SPI0)
#define SFT_SYSTEM_0x0F_UART                                    (27)
#define MAX_SYSTEM_0x0F_UART                                    (0x1)
#define MSK_SYSTEM_0x0F_UART                                    (0x1 << SFT_SYSTEM_0x0F_UART)
#define SFT_SYSTEM_0x0F_FLSH                                    (26)
#define MAX_SYSTEM_0x0F_FLSH                                    (0x1)
#define MSK_SYSTEM_0x0F_FLSH                                    (0x1 << SFT_SYSTEM_0x0F_FLSH)
#define SFT_SYSTEM_0x0F_LA                                      (25)
#define MAX_SYSTEM_0x0F_LA                                      (0x1)
#define MSK_SYSTEM_0x0F_LA                                      (0x1 << SFT_SYSTEM_0x0F_LA)
#define SFT_SYSTEM_0x0F_IRDA                                    (24)
#define MAX_SYSTEM_0x0F_IRDA                                    (0x1)
#define MSK_SYSTEM_0x0F_IRDA                                    (0x1 << SFT_SYSTEM_0x0F_IRDA)
#define SFT_SYSTEM_0x0F_XVR                                     (23)
#define MAX_SYSTEM_0x0F_XVR                                     (0x1)
#define MSK_SYSTEM_0x0F_XVR                                     (0x1 << SFT_SYSTEM_0x0F_XVR)
#define SFT_SYSTEM_0x0F_PHY                                     (22)
#define MAX_SYSTEM_0x0F_PHY                                     (0x1)
#define MSK_SYSTEM_0x0F_PHY                                     (0x1 << SFT_SYSTEM_0x0F_PHY)
#define SFT_SYSTEM_0x0F_MAC                                     (21)
#define MAX_SYSTEM_0x0F_MAC                                     (0x1)
#define MSK_SYSTEM_0x0F_MAC                                     (0x1 << SFT_SYSTEM_0x0F_MAC)
#define SFT_SYSTEM_0x0F_H26F                                    (20)
#define MAX_SYSTEM_0x0F_H26F                                    (0x1)
#define MSK_SYSTEM_0x0F_H26F                                    (0x1 << SFT_SYSTEM_0x0F_H26F)
#define SFT_SYSTEM_0x0F_DMAD                                    (19)
#define MAX_SYSTEM_0x0F_DMAD                                    (0x1)
#define MSK_SYSTEM_0x0F_DMAD                                    (0x1 << SFT_SYSTEM_0x0F_DMAD)
#define SFT_SYSTEM_0x0F_DISP                                    (18)
#define MAX_SYSTEM_0x0F_DISP                                    (0x1)
#define MSK_SYSTEM_0x0F_DISP                                    (0x1 << SFT_SYSTEM_0x0F_DISP)
#define SFT_SYSTEM_0x0F_JPGD                                    (17)
#define MAX_SYSTEM_0x0F_JPGD                                    (0x1)
#define MSK_SYSTEM_0x0F_JPGD                                    (0x1 << SFT_SYSTEM_0x0F_JPGD)
#define SFT_SYSTEM_0x0F_YUV                                     (16)
#define MAX_SYSTEM_0x0F_YUV                                     (0x1)
#define MSK_SYSTEM_0x0F_YUV                                     (0x1 << SFT_SYSTEM_0x0F_YUV)
#define SFT_SYSTEM_0x0F_JPGE                                    (15)
#define MAX_SYSTEM_0x0F_JPGE                                    (0x1)
#define MSK_SYSTEM_0x0F_JPGE                                    (0x1 << SFT_SYSTEM_0x0F_JPGE)
#define SFT_SYSTEM_0x0F_I2S2                                    (14)
#define MAX_SYSTEM_0x0F_I2S2                                    (0x1)
#define MSK_SYSTEM_0x0F_I2S2                                    (0x1 << SFT_SYSTEM_0x0F_I2S2)
#define SFT_SYSTEM_0x0F_I2S1                                    (13)
#define MAX_SYSTEM_0x0F_I2S1                                    (0x1)
#define MSK_SYSTEM_0x0F_I2S1                                    (0x1 << SFT_SYSTEM_0x0F_I2S1)
#define SFT_SYSTEM_0x0F_I2S0                                    (12)
#define MAX_SYSTEM_0x0F_I2S0                                    (0x1)
#define MSK_SYSTEM_0x0F_I2S0                                    (0x1 << SFT_SYSTEM_0x0F_I2S0)
#define SFT_SYSTEM_0x0F_AUD                                     (11)
#define MAX_SYSTEM_0x0F_AUD                                     (0x1)
#define MSK_SYSTEM_0x0F_AUD                                     (0x1 << SFT_SYSTEM_0x0F_AUD)
#define SFT_SYSTEM_0x0F_ABC                                     (10)
#define MAX_SYSTEM_0x0F_ABC                                     (0x1)
#define MSK_SYSTEM_0x0F_ABC                                     (0x1 << SFT_SYSTEM_0x0F_ABC)
#define SFT_SYSTEM_0x0F_FFT                                     (9)
#define MAX_SYSTEM_0x0F_FFT                                     (0x1)
#define MSK_SYSTEM_0x0F_FFT                                     (0x1 << SFT_SYSTEM_0x0F_FFT)
#define SFT_SYSTEM_0x0F_PRAM                                    (8)
#define MAX_SYSTEM_0x0F_PRAM                                    (0x1)
#define MSK_SYSTEM_0x0F_PRAM                                    (0x1 << SFT_SYSTEM_0x0F_PRAM)
#define SFT_SYSTEM_0x0F_QSPI1                                   (7)
#define MAX_SYSTEM_0x0F_QSPI1                                   (0x1)
#define MSK_SYSTEM_0x0F_QSPI1                                   (0x1 << SFT_SYSTEM_0x0F_QSPI1)
#define SFT_SYSTEM_0x0F_QSPI0                                   (6)
#define MAX_SYSTEM_0x0F_QSPI0                                   (0x1)
#define MSK_SYSTEM_0x0F_QSPI0                                   (0x1 << SFT_SYSTEM_0x0F_QSPI0)
#define SFT_SYSTEM_0x0F_CAN                                     (5)
#define MAX_SYSTEM_0x0F_CAN                                     (0x1)
#define MSK_SYSTEM_0x0F_CAN                                     (0x1 << SFT_SYSTEM_0x0F_CAN)
#define SFT_SYSTEM_0x0F_USB                                     (4)
#define MAX_SYSTEM_0x0F_USB                                     (0x1)
#define MSK_SYSTEM_0x0F_USB                                     (0x1 << SFT_SYSTEM_0x0F_USB)
#define SFT_SYSTEM_0x0F_SDIO                                    (3)
#define MAX_SYSTEM_0x0F_SDIO                                    (0x1)
#define MSK_SYSTEM_0x0F_SDIO                                    (0x1 << SFT_SYSTEM_0x0F_SDIO)
#define SFT_SYSTEM_0x0F_SPI1                                    (2)
#define MAX_SYSTEM_0x0F_SPI1                                    (0x1)
#define MSK_SYSTEM_0x0F_SPI1                                    (0x1 << SFT_SYSTEM_0x0F_SPI1)
#define SFT_SYSTEM_0x0F_UART2                                   (1)
#define MAX_SYSTEM_0x0F_UART2                                   (0x1)
#define MSK_SYSTEM_0x0F_UART2                                   (0x1 << SFT_SYSTEM_0x0F_UART2)
#define SFT_SYSTEM_0x0F_UART1_MEM_DS                            (0)
#define MAX_SYSTEM_0x0F_UART1_MEM_DS                            (0x1)
#define MSK_SYSTEM_0x0F_UART1_MEM_DS                            (0x1 << SFT_SYSTEM_0x0F_UART1_MEM_DS)
#define REG_SYSTEM_0x10                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x10 * 4))
#define SFT_SYSTEM_0x10_CPU1_TICKTIMER_32K_ENABLE               (30)
#define MAX_SYSTEM_0x10_CPU1_TICKTIMER_32K_ENABLE               (0x1)
#define MSK_SYSTEM_0x10_CPU1_TICKTIMER_32K_ENABLE               (0x1 << SFT_SYSTEM_0x10_CPU1_TICKTIMER_32K_ENABLE)
#define SFT_SYSTEM_0x10_CPU0_TICKTIMER_32K_ENABLE               (29)
#define MAX_SYSTEM_0x10_CPU0_TICKTIMER_32K_ENABLE               (0x1)
#define MSK_SYSTEM_0x10_CPU0_TICKTIMER_32K_ENABLE               (0x1 << SFT_SYSTEM_0x10_CPU0_TICKTIMER_32K_ENABLE)
#define SFT_SYSTEM_0x10_SHARE_MEM_CLKGATING_DISABLE             (28)
#define MAX_SYSTEM_0x10_SHARE_MEM_CLKGATING_DISABLE             (0x1)
#define MSK_SYSTEM_0x10_SHARE_MEM_CLKGATING_DISABLE             (0x1 << SFT_SYSTEM_0x10_SHARE_MEM_CLKGATING_DISABLE)
#define SFT_SYSTEM_0x10_CPU1_SUBPWDM_EN                         (27)
#define MAX_SYSTEM_0x10_CPU1_SUBPWDM_EN                         (0x1)
#define MSK_SYSTEM_0x10_CPU1_SUBPWDM_EN                         (0x1 << SFT_SYSTEM_0x10_CPU1_SUBPWDM_EN)
#define SFT_SYSTEM_0x10_CPU0_SUBPWDM_EN                         (26)
#define MAX_SYSTEM_0x10_CPU0_SUBPWDM_EN                         (0x1)
#define MSK_SYSTEM_0x10_CPU0_SUBPWDM_EN                         (0x1 << SFT_SYSTEM_0x10_CPU0_SUBPWDM_EN)
#define SFT_SYSTEM_0x10_TCM1_PGEN                               (25)
#define MAX_SYSTEM_0x10_TCM1_PGEN                               (0x1)
#define MSK_SYSTEM_0x10_TCM1_PGEN                               (0x1 << SFT_SYSTEM_0x10_TCM1_PGEN)
#define SFT_SYSTEM_0x10_OTP_RD_DISABLE                          (24)
#define MAX_SYSTEM_0x10_OTP_RD_DISABLE                          (0x1)
#define MSK_SYSTEM_0x10_OTP_RD_DISABLE                          (0x1 << SFT_SYSTEM_0x10_OTP_RD_DISABLE)
#define SFT_SYSTEM_0x10_ROM_RD_DISABLE                          (23)
#define MAX_SYSTEM_0x10_ROM_RD_DISABLE                          (0x1)
#define MSK_SYSTEM_0x10_ROM_RD_DISABLE                          (0x1 << SFT_SYSTEM_0x10_ROM_RD_DISABLE)
#define SFT_SYSTEM_0x10_BTS_SOFT_WAKEUP_REQ                     (22)
#define MAX_SYSTEM_0x10_BTS_SOFT_WAKEUP_REQ                     (0x1)
#define MSK_SYSTEM_0x10_BTS_SOFT_WAKEUP_REQ                     (0x1 << SFT_SYSTEM_0x10_BTS_SOFT_WAKEUP_REQ)
#define SFT_SYSTEM_0x10_BTS_WAKEUP_PLATFORM_EN                  (21)
#define MAX_SYSTEM_0x10_BTS_WAKEUP_PLATFORM_EN                  (0x1)
#define MSK_SYSTEM_0x10_BTS_WAKEUP_PLATFORM_EN                  (0x1 << SFT_SYSTEM_0x10_BTS_WAKEUP_PLATFORM_EN)
#define SFT_SYSTEM_0x10_SLEEP_BUS_IDLE_BYPASS                   (20)
#define MAX_SYSTEM_0x10_SLEEP_BUS_IDLE_BYPASS                   (0x1)
#define MSK_SYSTEM_0x10_SLEEP_BUS_IDLE_BYPASS                   (0x1 << SFT_SYSTEM_0x10_SLEEP_BUS_IDLE_BYPASS)
#define SFT_SYSTEM_0x10_SLEEP_EN_GLOBAL                         (19)
#define MAX_SYSTEM_0x10_SLEEP_EN_GLOBAL                         (0x1)
#define MSK_SYSTEM_0x10_SLEEP_EN_GLOBAL                         (0x1 << SFT_SYSTEM_0x10_SLEEP_EN_GLOBAL)
#define SFT_SYSTEM_0x10_SLEEP_EN_NEED_CPU0_WFI                  (18)
#define MAX_SYSTEM_0x10_SLEEP_EN_NEED_CPU0_WFI                  (0x1)
#define MSK_SYSTEM_0x10_SLEEP_EN_NEED_CPU0_WFI                  (0x1 << SFT_SYSTEM_0x10_SLEEP_EN_NEED_CPU0_WFI)
#define SFT_SYSTEM_0x10_SLEEP_EN_NEED_CPU1_WFI                  (17)
#define MAX_SYSTEM_0x10_SLEEP_EN_NEED_CPU1_WFI                  (0x1)
#define MSK_SYSTEM_0x10_SLEEP_EN_NEED_CPU1_WFI                  (0x1 << SFT_SYSTEM_0x10_SLEEP_EN_NEED_CPU1_WFI)
#define SFT_SYSTEM_0x10_SLEEP_EN_NEED_FLASH_IDLE                (16)
#define MAX_SYSTEM_0x10_SLEEP_EN_NEED_FLASH_IDLE                (0x1)
#define MSK_SYSTEM_0x10_SLEEP_EN_NEED_FLASH_IDLE                (0x1 << SFT_SYSTEM_0x10_SLEEP_EN_NEED_FLASH_IDLE)
#define SFT_SYSTEM_0x10_ROM_PGEN                                (15)
#define MAX_SYSTEM_0x10_ROM_PGEN                                (0x1)
#define MSK_SYSTEM_0x10_ROM_PGEN                                (0x1 << SFT_SYSTEM_0x10_ROM_PGEN)
#define SFT_SYSTEM_0x10_TCM0_PGEN                               (14)
#define MAX_SYSTEM_0x10_TCM0_PGEN                               (0x1)
#define MSK_SYSTEM_0x10_TCM0_PGEN                               (0x1 << SFT_SYSTEM_0x10_TCM0_PGEN)
#define SFT_SYSTEM_0x10_PWD_OFDM                                (13)
#define MAX_SYSTEM_0x10_PWD_OFDM                                (0x1)
#define MSK_SYSTEM_0x10_PWD_OFDM                                (0x1 << SFT_SYSTEM_0x10_PWD_OFDM)
#define SFT_SYSTEM_0x10_PWD_MEM4                                (12)
#define MAX_SYSTEM_0x10_PWD_MEM4                                (0x1)
#define MSK_SYSTEM_0x10_PWD_MEM4                                (0x1 << SFT_SYSTEM_0x10_PWD_MEM4)
#define SFT_SYSTEM_0x10_PWD_MEM0                                (11)
#define MAX_SYSTEM_0x10_PWD_MEM0                                (0x1)
#define MSK_SYSTEM_0x10_PWD_MEM0                                (0x1 << SFT_SYSTEM_0x10_PWD_MEM0)
#define SFT_SYSTEM_0x10_PWD_WIFP_PHY                            (10)
#define MAX_SYSTEM_0x10_PWD_WIFP_PHY                            (0x1)
#define MSK_SYSTEM_0x10_PWD_WIFP_PHY                            (0x1 << SFT_SYSTEM_0x10_PWD_WIFP_PHY)
#define SFT_SYSTEM_0x10_PWD_WIFP_MAC                            (9)
#define MAX_SYSTEM_0x10_PWD_WIFP_MAC                            (0x1)
#define MSK_SYSTEM_0x10_PWD_WIFP_MAC                            (0x1 << SFT_SYSTEM_0x10_PWD_WIFP_MAC)
#define SFT_SYSTEM_0x10_PWD_BTSP                                (8)
#define MAX_SYSTEM_0x10_PWD_BTSP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_BTSP                                (0x1 << SFT_SYSTEM_0x10_PWD_BTSP)
#define SFT_SYSTEM_0x10_PWD_VIDP                                (7)
#define MAX_SYSTEM_0x10_PWD_VIDP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_VIDP                                (0x1 << SFT_SYSTEM_0x10_PWD_VIDP)
#define SFT_SYSTEM_0x10_PWD_AUDP                                (6)
#define MAX_SYSTEM_0x10_PWD_AUDP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_AUDP                                (0x1 << SFT_SYSTEM_0x10_PWD_AUDP)
#define SFT_SYSTEM_0x10_PWD_AHBP                                (5)
#define MAX_SYSTEM_0x10_PWD_AHBP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_AHBP                                (0x1 << SFT_SYSTEM_0x10_PWD_AHBP)
#define SFT_SYSTEM_0x10_PWD_BAKP                                (4)
#define MAX_SYSTEM_0x10_PWD_BAKP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_BAKP                                (0x1 << SFT_SYSTEM_0x10_PWD_BAKP)
#define SFT_SYSTEM_0x10_PWD_ENCP                                (3)
#define MAX_SYSTEM_0x10_PWD_ENCP                                (0x1)
#define MSK_SYSTEM_0x10_PWD_ENCP                                (0x1 << SFT_SYSTEM_0x10_PWD_ENCP)
#define SFT_SYSTEM_0x10_PWD_MEM3                                (2)
#define MAX_SYSTEM_0x10_PWD_MEM3                                (0x1)
#define MSK_SYSTEM_0x10_PWD_MEM3                                (0x1 << SFT_SYSTEM_0x10_PWD_MEM3)
#define SFT_SYSTEM_0x10_PWD_MEM2                                (1)
#define MAX_SYSTEM_0x10_PWD_MEM2                                (0x1)
#define MSK_SYSTEM_0x10_PWD_MEM2                                (0x1 << SFT_SYSTEM_0x10_PWD_MEM2)
#define SFT_SYSTEM_0x10_PWD_MEM1                                (0)
#define MAX_SYSTEM_0x10_PWD_MEM1                                (0x1)
#define MSK_SYSTEM_0x10_PWD_MEM1                                (0x1 << SFT_SYSTEM_0x10_PWD_MEM1)
#define REG_SYSTEM_0x11                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x11 * 4))
#define REG_SYSTEM_0x12                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x12 * 4))
#define SFT_SYSTEM_0x12_SD_ROTT                                 (29)
#define MAX_SYSTEM_0x12_SD_ROTT                                 (0x1)
#define MSK_SYSTEM_0x12_SD_ROTT                                 (0x1 << SFT_SYSTEM_0x12_SD_ROTT)
#define SFT_SYSTEM_0x12_SD_CPU1_DTCM                            (28)
#define MAX_SYSTEM_0x12_SD_CPU1_DTCM                            (0x1)
#define MSK_SYSTEM_0x12_SD_CPU1_DTCM                            (0x1 << SFT_SYSTEM_0x12_SD_CPU1_DTCM)
#define SFT_SYSTEM_0x12_SD_CPU1_ITCM                            (27)
#define MAX_SYSTEM_0x12_SD_CPU1_ITCM                            (0x1)
#define MSK_SYSTEM_0x12_SD_CPU1_ITCM                            (0x1 << SFT_SYSTEM_0x12_SD_CPU1_ITCM)
#define SFT_SYSTEM_0x12_SD_CPU0_DTCM                            (26)
#define MAX_SYSTEM_0x12_SD_CPU0_DTCM                            (0x1)
#define MSK_SYSTEM_0x12_SD_CPU0_DTCM                            (0x1 << SFT_SYSTEM_0x12_SD_CPU0_DTCM)
#define SFT_SYSTEM_0x12_SD_CPU0_ITCM                            (25)
#define MAX_SYSTEM_0x12_SD_CPU0_ITCM                            (0x1)
#define MSK_SYSTEM_0x12_SD_CPU0_ITCM                            (0x1 << SFT_SYSTEM_0x12_SD_CPU0_ITCM)
#define SFT_SYSTEM_0x12_SD_CPU1_DCACHE_DTAG                     (24)
#define MAX_SYSTEM_0x12_SD_CPU1_DCACHE_DTAG                     (0x1)
#define MSK_SYSTEM_0x12_SD_CPU1_DCACHE_DTAG                     (0x1 << SFT_SYSTEM_0x12_SD_CPU1_DCACHE_DTAG)
#define SFT_SYSTEM_0x12_SD_CPU1_ICACHE_ITAG                     (23)
#define MAX_SYSTEM_0x12_SD_CPU1_ICACHE_ITAG                     (0x1)
#define MSK_SYSTEM_0x12_SD_CPU1_ICACHE_ITAG                     (0x1 << SFT_SYSTEM_0x12_SD_CPU1_ICACHE_ITAG)
#define SFT_SYSTEM_0x12_SD_CPU0_DCACHE_DTAG                     (22)
#define MAX_SYSTEM_0x12_SD_CPU0_DCACHE_DTAG                     (0x1)
#define MSK_SYSTEM_0x12_SD_CPU0_DCACHE_DTAG                     (0x1 << SFT_SYSTEM_0x12_SD_CPU0_DCACHE_DTAG)
#define SFT_SYSTEM_0x12_SD_CPU0_ICACHE_ITAG                     (21)
#define MAX_SYSTEM_0x12_SD_CPU0_ICACHE_ITAG                     (0x1)
#define MSK_SYSTEM_0x12_SD_CPU0_ICACHE_ITAG                     (0x1 << SFT_SYSTEM_0x12_SD_CPU0_ICACHE_ITAG)
#define SFT_SYSTEM_0x12_SD_RAM4                                 (20)
#define MAX_SYSTEM_0x12_SD_RAM4                                 (0x1)
#define MSK_SYSTEM_0x12_SD_RAM4                                 (0x1 << SFT_SYSTEM_0x12_SD_RAM4)
#define SFT_SYSTEM_0x12_SD_RAM3                                 (19)
#define MAX_SYSTEM_0x12_SD_RAM3                                 (0x1)
#define MSK_SYSTEM_0x12_SD_RAM3                                 (0x1 << SFT_SYSTEM_0x12_SD_RAM3)
#define SFT_SYSTEM_0x12_SD_RAM2                                 (18)
#define MAX_SYSTEM_0x12_SD_RAM2                                 (0x1)
#define MSK_SYSTEM_0x12_SD_RAM2                                 (0x1 << SFT_SYSTEM_0x12_SD_RAM2)
#define SFT_SYSTEM_0x12_SD_RAM1                                 (17)
#define MAX_SYSTEM_0x12_SD_RAM1                                 (0x1)
#define MSK_SYSTEM_0x12_SD_RAM1                                 (0x1 << SFT_SYSTEM_0x12_SD_RAM1)
#define SFT_SYSTEM_0x12_SD_RAM0                                 (16)
#define MAX_SYSTEM_0x12_SD_RAM0                                 (0x1)
#define MSK_SYSTEM_0x12_SD_RAM0                                 (0x1 << SFT_SYSTEM_0x12_SD_RAM0)
#define SFT_SYSTEM_0x12_DS_ROTT                                 (13)
#define MAX_SYSTEM_0x12_DS_ROTT                                 (0x1)
#define MSK_SYSTEM_0x12_DS_ROTT                                 (0x1 << SFT_SYSTEM_0x12_DS_ROTT)
#define SFT_SYSTEM_0x12_DS_CPU1_DTCM                            (12)
#define MAX_SYSTEM_0x12_DS_CPU1_DTCM                            (0x1)
#define MSK_SYSTEM_0x12_DS_CPU1_DTCM                            (0x1 << SFT_SYSTEM_0x12_DS_CPU1_DTCM)
#define SFT_SYSTEM_0x12_DS_CPU1_ITCM                            (11)
#define MAX_SYSTEM_0x12_DS_CPU1_ITCM                            (0x1)
#define MSK_SYSTEM_0x12_DS_CPU1_ITCM                            (0x1 << SFT_SYSTEM_0x12_DS_CPU1_ITCM)
#define SFT_SYSTEM_0x12_DS_CPU0_DTCM                            (10)
#define MAX_SYSTEM_0x12_DS_CPU0_DTCM                            (0x1)
#define MSK_SYSTEM_0x12_DS_CPU0_DTCM                            (0x1 << SFT_SYSTEM_0x12_DS_CPU0_DTCM)
#define SFT_SYSTEM_0x12_DS_CPU0_ITCM                            (9)
#define MAX_SYSTEM_0x12_DS_CPU0_ITCM                            (0x1)
#define MSK_SYSTEM_0x12_DS_CPU0_ITCM                            (0x1 << SFT_SYSTEM_0x12_DS_CPU0_ITCM)
#define SFT_SYSTEM_0x12_DS_CPU1_DCACHE_DTAG                     (8)
#define MAX_SYSTEM_0x12_DS_CPU1_DCACHE_DTAG                     (0x1)
#define MSK_SYSTEM_0x12_DS_CPU1_DCACHE_DTAG                     (0x1 << SFT_SYSTEM_0x12_DS_CPU1_DCACHE_DTAG)
#define SFT_SYSTEM_0x12_DS_CPU1_ICACHE_ITAG                     (7)
#define MAX_SYSTEM_0x12_DS_CPU1_ICACHE_ITAG                     (0x1)
#define MSK_SYSTEM_0x12_DS_CPU1_ICACHE_ITAG                     (0x1 << SFT_SYSTEM_0x12_DS_CPU1_ICACHE_ITAG)
#define SFT_SYSTEM_0x12_DS_CPU0_DCACHE_DTAG                     (6)
#define MAX_SYSTEM_0x12_DS_CPU0_DCACHE_DTAG                     (0x1)
#define MSK_SYSTEM_0x12_DS_CPU0_DCACHE_DTAG                     (0x1 << SFT_SYSTEM_0x12_DS_CPU0_DCACHE_DTAG)
#define SFT_SYSTEM_0x12_DS_CPU0_ICACHE_ITAG                     (5)
#define MAX_SYSTEM_0x12_DS_CPU0_ICACHE_ITAG                     (0x1)
#define MSK_SYSTEM_0x12_DS_CPU0_ICACHE_ITAG                     (0x1 << SFT_SYSTEM_0x12_DS_CPU0_ICACHE_ITAG)
#define SFT_SYSTEM_0x12_DS_RAM4                                 (4)
#define MAX_SYSTEM_0x12_DS_RAM4                                 (0x1)
#define MSK_SYSTEM_0x12_DS_RAM4                                 (0x1 << SFT_SYSTEM_0x12_DS_RAM4)
#define SFT_SYSTEM_0x12_DS_RAM3                                 (3)
#define MAX_SYSTEM_0x12_DS_RAM3                                 (0x1)
#define MSK_SYSTEM_0x12_DS_RAM3                                 (0x1 << SFT_SYSTEM_0x12_DS_RAM3)
#define SFT_SYSTEM_0x12_DS_RAM2                                 (2)
#define MAX_SYSTEM_0x12_DS_RAM2                                 (0x1)
#define MSK_SYSTEM_0x12_DS_RAM2                                 (0x1 << SFT_SYSTEM_0x12_DS_RAM2)
#define SFT_SYSTEM_0x12_DS_RAM1                                 (1)
#define MAX_SYSTEM_0x12_DS_RAM1                                 (0x1)
#define MSK_SYSTEM_0x12_DS_RAM1                                 (0x1 << SFT_SYSTEM_0x12_DS_RAM1)
#define SFT_SYSTEM_0x12_DS_RAM0                                 (0)
#define MAX_SYSTEM_0x12_DS_RAM0                                 (0x1)
#define MSK_SYSTEM_0x12_DS_RAM0                                 (0x1 << SFT_SYSTEM_0x12_DS_RAM0)
#define REG_SYSTEM_0x20                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x20 * 4))
#define REG_SYSTEM_0x21                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x21 * 4))
#define REG_SYSTEM_0x22                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x22 * 4))
#define REG_SYSTEM_0x23                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x23 * 4))
#define REG_SYSTEM_0x28                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x28 * 4))
#define REG_SYSTEM_0x29                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x29 * 4))
#define REG_SYSTEM_0x2A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x2A * 4))
#define REG_SYSTEM_0x2B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x2B * 4))
#define REG_SYSTEM_0x30                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x30 * 4))
#define REG_SYSTEM_0x31                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x31 * 4))
#define REG_SYSTEM_0x32                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x32 * 4))
#define REG_SYSTEM_0x33                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x33 * 4))
#define REG_SYSTEM_0x34                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x34 * 4))
#define REG_SYSTEM_0x35                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x35 * 4))
#define REG_SYSTEM_0x38                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x38 * 4))
#define REG_SYSTEM_0x39                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x39 * 4))
#define REG_SYSTEM_0x40                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x40 * 4))
#define SFT_SYSTEM_0x40_VCTRL_DPLLLDO                           (31)
#define MAX_SYSTEM_0x40_VCTRL_DPLLLDO                           (0x1)
#define MSK_SYSTEM_0x40_VCTRL_DPLLLDO                           (0x1 << SFT_SYSTEM_0x40_VCTRL_DPLLLDO)
#define SFT_SYSTEM_0x40_LPEN_DPLL                               (27)
#define MAX_SYSTEM_0x40_LPEN_DPLL                               (0x1)
#define MSK_SYSTEM_0x40_LPEN_DPLL                               (0x1 << SFT_SYSTEM_0x40_LPEN_DPLL)
#define SFT_SYSTEM_0x40_DSPTRIG                                 (26)
#define MAX_SYSTEM_0x40_DSPTRIG                                 (0x1)
#define MSK_SYSTEM_0x40_DSPTRIG                                 (0x1 << SFT_SYSTEM_0x40_DSPTRIG)
#define SFT_SYSTEM_0x40_BANDMANUAL                              (25)
#define MAX_SYSTEM_0x40_BANDMANUAL                              (0x1)
#define MSK_SYSTEM_0x40_BANDMANUAL                              (0x1 << SFT_SYSTEM_0x40_BANDMANUAL)
#define SFT_SYSTEM_0x40_BAND2                                   (22)
#define MAX_SYSTEM_0x40_BAND2                                   (0x7)
#define MSK_SYSTEM_0x40_BAND2                                   (0x7 << SFT_SYSTEM_0x40_BAND2)
#define SFT_SYSTEM_0x40_BAND1                                   (21)
#define MAX_SYSTEM_0x40_BAND1                                   (0x1)
#define MSK_SYSTEM_0x40_BAND1                                   (0x1 << SFT_SYSTEM_0x40_BAND1)
#define SFT_SYSTEM_0x40_BAND0                                   (20)
#define MAX_SYSTEM_0x40_BAND0                                   (0x1)
#define MSK_SYSTEM_0x40_BAND0                                   (0x1 << SFT_SYSTEM_0x40_BAND0)
#define SFT_SYSTEM_0x40_SPITRIG                                 (19)
#define MAX_SYSTEM_0x40_SPITRIG                                 (0x1)
#define MSK_SYSTEM_0x40_SPITRIG                                 (0x1 << SFT_SYSTEM_0x40_SPITRIG)
#define SFT_SYSTEM_0x40_CKSEL                                   (17)
#define MAX_SYSTEM_0x40_CKSEL                                   (0x3)
#define MSK_SYSTEM_0x40_CKSEL                                   (0x3 << SFT_SYSTEM_0x40_CKSEL)
#define SFT_SYSTEM_0x40_OPENLOOP_EN                             (16)
#define MAX_SYSTEM_0x40_OPENLOOP_EN                             (0x1)
#define MSK_SYSTEM_0x40_OPENLOOP_EN                             (0x1 << SFT_SYSTEM_0x40_OPENLOOP_EN)
#define SFT_SYSTEM_0x40_RPC                                     (14)
#define MAX_SYSTEM_0x40_RPC                                     (0x3)
#define MSK_SYSTEM_0x40_RPC                                     (0x3 << SFT_SYSTEM_0x40_RPC)
#define SFT_SYSTEM_0x40_LOOPRZCTRL                              (10)
#define MAX_SYSTEM_0x40_LOOPRZCTRL                              (0xF)
#define MSK_SYSTEM_0x40_LOOPRZCTRL                              (0xF << SFT_SYSTEM_0x40_LOOPRZCTRL)
#define SFT_SYSTEM_0x40_RZCTRL26M                               (9)
#define MAX_SYSTEM_0x40_RZCTRL26M                               (0x1)
#define MSK_SYSTEM_0x40_RZCTRL26M                               (0x1 << SFT_SYSTEM_0x40_RZCTRL26M)
#define SFT_SYSTEM_0x40_LVREF                                   (7)
#define MAX_SYSTEM_0x40_LVREF                                   (0x3)
#define MSK_SYSTEM_0x40_LVREF                                   (0x3 << SFT_SYSTEM_0x40_LVREF)
#define SFT_SYSTEM_0x40_HVREF                                   (5)
#define MAX_SYSTEM_0x40_HVREF                                   (0x3)
#define MSK_SYSTEM_0x40_HVREF                                   (0x3 << SFT_SYSTEM_0x40_HVREF)
#define SFT_SYSTEM_0x40_SPIDETEN                                (4)
#define MAX_SYSTEM_0x40_SPIDETEN                                (0x1)
#define MSK_SYSTEM_0x40_SPIDETEN                                (0x1 << SFT_SYSTEM_0x40_SPIDETEN)
#define SFT_SYSTEM_0x40_CP                                      (1)
#define MAX_SYSTEM_0x40_CP                                      (0x7)
#define MSK_SYSTEM_0x40_CP                                      (0x7 << SFT_SYSTEM_0x40_CP)
#define SFT_SYSTEM_0x40_DPLL_TSTEN                              (0)
#define MAX_SYSTEM_0x40_DPLL_TSTEN                              (0x1)
#define MSK_SYSTEM_0x40_DPLL_TSTEN                              (0x1 << SFT_SYSTEM_0x40_DPLL_TSTEN)
#define REG_SYSTEM_0x41                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x41 * 4))
#define SFT_SYSTEM_0x41_DIVCTRL                                 (27)
#define MAX_SYSTEM_0x41_DIVCTRL                                 (0x7)
#define MSK_SYSTEM_0x41_DIVCTRL                                 (0x7 << SFT_SYSTEM_0x41_DIVCTRL)
#define SFT_SYSTEM_0x41_AMSEL                                   (26)
#define MAX_SYSTEM_0x41_AMSEL                                   (0x1)
#define MSK_SYSTEM_0x41_AMSEL                                   (0x1 << SFT_SYSTEM_0x41_AMSEL)
#define SFT_SYSTEM_0x41_SPI_RST                                 (25)
#define MAX_SYSTEM_0x41_SPI_RST                                 (0x1)
#define MSK_SYSTEM_0x41_SPI_RST                                 (0x1 << SFT_SYSTEM_0x41_SPI_RST)
#define SFT_SYSTEM_0x41_CNTI                                    (16)
#define MAX_SYSTEM_0x41_CNTI                                    (0x1FF)
#define MSK_SYSTEM_0x41_CNTI                                    (0x1FF << SFT_SYSTEM_0x41_CNTI)
#define SFT_SYSTEM_0x41_OSCCAL_TRIG                             (15)
#define MAX_SYSTEM_0x41_OSCCAL_TRIG                             (0x1)
#define MSK_SYSTEM_0x41_OSCCAL_TRIG                             (0x1 << SFT_SYSTEM_0x41_OSCCAL_TRIG)
#define SFT_SYSTEM_0x41_OSC_TRIG                                (14)
#define MAX_SYSTEM_0x41_OSC_TRIG                                (0x1)
#define MSK_SYSTEM_0x41_OSC_TRIG                                (0x1 << SFT_SYSTEM_0x41_OSC_TRIG)
#define SFT_SYSTEM_0x41_ICTRL                                   (11)
#define MAX_SYSTEM_0x41_ICTRL                                   (0x7)
#define MSK_SYSTEM_0x41_ICTRL                                   (0x7 << SFT_SYSTEM_0x41_ICTRL)
#define SFT_SYSTEM_0x41_MSW                                     (2)
#define MAX_SYSTEM_0x41_MSW                                     (0x1FF)
#define MSK_SYSTEM_0x41_MSW                                     (0x1FF << SFT_SYSTEM_0x41_MSW)
#define REG_SYSTEM_0x42                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x42 * 4))
#define SFT_SYSTEM_0x42_SP_NT_CTRL                              (25)
#define MAX_SYSTEM_0x42_SP_NT_CTRL                              (0x7F)
#define MSK_SYSTEM_0x42_SP_NT_CTRL                              (0x7F << SFT_SYSTEM_0x42_SP_NT_CTRL)
#define SFT_SYSTEM_0x42_GADC_CAPCAL                             (19)
#define MAX_SYSTEM_0x42_GADC_CAPCAL                             (0x3F)
#define MSK_SYSTEM_0x42_GADC_CAPCAL                             (0x3F << SFT_SYSTEM_0x42_GADC_CAPCAL)
#define SFT_SYSTEM_0x42_GADC_CAPCAL_EN                          (18)
#define MAX_SYSTEM_0x42_GADC_CAPCAL_EN                          (0x1)
#define MSK_SYSTEM_0x42_GADC_CAPCAL_EN                          (0x1 << SFT_SYSTEM_0x42_GADC_CAPCAL_EN)
#define SFT_SYSTEM_0x42_SCAL_EN                                 (17)
#define MAX_SYSTEM_0x42_SCAL_EN                                 (0x1)
#define MSK_SYSTEM_0x42_SCAL_EN                                 (0x1 << SFT_SYSTEM_0x42_SCAL_EN)
#define SFT_SYSTEM_0x42_VREF_SCALE                              (16)
#define MAX_SYSTEM_0x42_VREF_SCALE                              (0x1)
#define MSK_SYSTEM_0x42_VREF_SCALE                              (0x1 << SFT_SYSTEM_0x42_VREF_SCALE)
#define SFT_SYSTEM_0x42_GADC_NOBUF_ENABLE                       (15)
#define MAX_SYSTEM_0x42_GADC_NOBUF_ENABLE                       (0x1)
#define MSK_SYSTEM_0x42_GADC_NOBUF_ENABLE                       (0x1 << SFT_SYSTEM_0x42_GADC_NOBUF_ENABLE)
#define SFT_SYSTEM_0x42_GADC_REFBUF_ICTRL                       (13)
#define MAX_SYSTEM_0x42_GADC_REFBUF_ICTRL                       (0x3)
#define MSK_SYSTEM_0x42_GADC_REFBUF_ICTRL                       (0x3 << SFT_SYSTEM_0x42_GADC_REFBUF_ICTRL)
#define SFT_SYSTEM_0x42_GADC_INBUF_ICTRL                        (11)
#define MAX_SYSTEM_0x42_GADC_INBUF_ICTRL                        (0x3)
#define MSK_SYSTEM_0x42_GADC_INBUF_ICTRL                        (0x3 << SFT_SYSTEM_0x42_GADC_INBUF_ICTRL)
#define SFT_SYSTEM_0x42_GADC_CMP_ICTRL                          (9)
#define MAX_SYSTEM_0x42_GADC_CMP_ICTRL                          (0x3)
#define MSK_SYSTEM_0x42_GADC_CMP_ICTRL                          (0x3 << SFT_SYSTEM_0x42_GADC_CMP_ICTRL)
#define SFT_SYSTEM_0x42_FORCE_26MPLL                            (8)
#define MAX_SYSTEM_0x42_FORCE_26MPLL                            (0x1)
#define MSK_SYSTEM_0x42_FORCE_26MPLL                            (0x1 << SFT_SYSTEM_0x42_FORCE_26MPLL)
#define SFT_SYSTEM_0x42_XTALH_CTUNE                             (0)
#define MAX_SYSTEM_0x42_XTALH_CTUNE                             (0xFF)
#define MSK_SYSTEM_0x42_XTALH_CTUNE                             (0xFF << SFT_SYSTEM_0x42_XTALH_CTUNE)
#define REG_SYSTEM_0x43                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x43 * 4))
#define SFT_SYSTEM_0x43_ICORE_CTRL                              (30)
#define MAX_SYSTEM_0x43_ICORE_CTRL                              (0x3)
#define MSK_SYSTEM_0x43_ICORE_CTRL                              (0x3 << SFT_SYSTEM_0x43_ICORE_CTRL)
#define SFT_SYSTEM_0x43_IBIAS_CTRL                              (28)
#define MAX_SYSTEM_0x43_IBIAS_CTRL                              (0x3)
#define MSK_SYSTEM_0x43_IBIAS_CTRL                              (0x3 << SFT_SYSTEM_0x43_IBIAS_CTRL)
#define SFT_SYSTEM_0x43_BUFICTRL                                (27)
#define MAX_SYSTEM_0x43_BUFICTRL                                (0x1)
#define MSK_SYSTEM_0x43_BUFICTRL                                (0x1 << SFT_SYSTEM_0x43_BUFICTRL)
#define SFT_SYSTEM_0x43_XTAL40_EN                               (26)
#define MAX_SYSTEM_0x43_XTAL40_EN                               (0x1)
#define MSK_SYSTEM_0x43_XTAL40_EN                               (0x1 << SFT_SYSTEM_0x43_XTAL40_EN)
#define SFT_SYSTEM_0x43_EN_XTALH_SLEEP                          (25)
#define MAX_SYSTEM_0x43_EN_XTALH_SLEEP                          (0x1)
#define MSK_SYSTEM_0x43_EN_XTALH_SLEEP                          (0x1 << SFT_SYSTEM_0x43_EN_XTALH_SLEEP)
#define SFT_SYSTEM_0x43_VOSEL                                   (20)
#define MAX_SYSTEM_0x43_VOSEL                                   (0x1F)
#define MSK_SYSTEM_0x43_VOSEL                                   (0x1F << SFT_SYSTEM_0x43_VOSEL)
#define SFT_SYSTEM_0x43_XAMP                                    (14)
#define MAX_SYSTEM_0x43_XAMP                                    (0x3F)
#define MSK_SYSTEM_0x43_XAMP                                    (0x3F << SFT_SYSTEM_0x43_XAMP)
#define SFT_SYSTEM_0x43_VDDREN                                  (13)
#define MAX_SYSTEM_0x43_VDDREN                                  (0x1)
#define MSK_SYSTEM_0x43_VDDREN                                  (0x1 << SFT_SYSTEM_0x43_VDDREN)
#define SFT_SYSTEM_0x43_IAMP                                    (12)
#define MAX_SYSTEM_0x43_IAMP                                    (0x1)
#define MSK_SYSTEM_0x43_IAMP                                    (0x1 << SFT_SYSTEM_0x43_IAMP)
#define SFT_SYSTEM_0x43_PWD_XTALLDO                             (11)
#define MAX_SYSTEM_0x43_PWD_XTALLDO                             (0x1)
#define MSK_SYSTEM_0x43_PWD_XTALLDO                             (0x1 << SFT_SYSTEM_0x43_PWD_XTALLDO)
#define SFT_SYSTEM_0x43_ANABUF_SEL_RX                           (10)
#define MAX_SYSTEM_0x43_ANABUF_SEL_RX                           (0x1)
#define MSK_SYSTEM_0x43_ANABUF_SEL_RX                           (0x1 << SFT_SYSTEM_0x43_ANABUF_SEL_RX)
#define SFT_SYSTEM_0x43_CK_SEL                                  (9)
#define MAX_SYSTEM_0x43_CK_SEL                                  (0x1)
#define MSK_SYSTEM_0x43_CK_SEL                                  (0x1 << SFT_SYSTEM_0x43_CK_SEL)
#define SFT_SYSTEM_0x43_HPSSREN                                 (8)
#define MAX_SYSTEM_0x43_HPSSREN                                 (0x1)
#define MSK_SYSTEM_0x43_HPSSREN                                 (0x1 << SFT_SYSTEM_0x43_HPSSREN)
#define SFT_SYSTEM_0x43_USBNEN                                  (4)
#define MAX_SYSTEM_0x43_USBNEN                                  (0xF)
#define MSK_SYSTEM_0x43_USBNEN                                  (0xF << SFT_SYSTEM_0x43_USBNEN)
#define SFT_SYSTEM_0x43_USBPEN                                  (0)
#define MAX_SYSTEM_0x43_USBPEN                                  (0xF)
#define MSK_SYSTEM_0x43_USBPEN                                  (0xF << SFT_SYSTEM_0x43_USBPEN)
#define REG_SYSTEM_0x44                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x44 * 4))
#define SFT_SYSTEM_0x44_PORT_ENABLEL                            (28)
#define MAX_SYSTEM_0x44_PORT_ENABLEL                            (0xF)
#define MSK_SYSTEM_0x44_PORT_ENABLEL                            (0xF << SFT_SYSTEM_0x44_PORT_ENABLEL)
#define SFT_SYSTEM_0x44_CRB                                     (24)
#define MAX_SYSTEM_0x44_CRB                                     (0xF)
#define MSK_SYSTEM_0x44_CRB                                     (0xF << SFT_SYSTEM_0x44_CRB)
#define SFT_SYSTEM_0x44_SW_BIAS                                 (23)
#define MAX_SYSTEM_0x44_SW_BIAS                                 (0x1)
#define MSK_SYSTEM_0x44_SW_BIAS                                 (0x1 << SFT_SYSTEM_0x44_SW_BIAS)
#define SFT_SYSTEM_0x44_CK_TST_ENBALE                           (22)
#define MAX_SYSTEM_0x44_CK_TST_ENBALE                           (0x1)
#define MSK_SYSTEM_0x44_CK_TST_ENBALE                           (0x1 << SFT_SYSTEM_0x44_CK_TST_ENBALE)
#define SFT_SYSTEM_0x44_CKTST_SEL                               (20)
#define MAX_SYSTEM_0x44_CKTST_SEL                               (0x3)
#define MSK_SYSTEM_0x44_CKTST_SEL                               (0x3 << SFT_SYSTEM_0x44_CKTST_SEL)
#define SFT_SYSTEM_0x44_TRNG_TSTCK_SEL                          (19)
#define MAX_SYSTEM_0x44_TRNG_TSTCK_SEL                          (0x1)
#define MSK_SYSTEM_0x44_TRNG_TSTCK_SEL                          (0x1 << SFT_SYSTEM_0x44_TRNG_TSTCK_SEL)
#define SFT_SYSTEM_0x44_FFAST_SEL                               (15)
#define MAX_SYSTEM_0x44_FFAST_SEL                               (0xF)
#define MSK_SYSTEM_0x44_FFAST_SEL                               (0xF << SFT_SYSTEM_0x44_FFAST_SEL)
#define SFT_SYSTEM_0x44_FSLOW_SEL                               (12)
#define MAX_SYSTEM_0x44_FSLOW_SEL                               (0x7)
#define MSK_SYSTEM_0x44_FSLOW_SEL                               (0x7 << SFT_SYSTEM_0x44_FSLOW_SEL)
#define SFT_SYSTEM_0x44_RNOOISE_SEL                             (11)
#define MAX_SYSTEM_0x44_RNOOISE_SEL                             (0x1)
#define MSK_SYSTEM_0x44_RNOOISE_SEL                             (0x1 << SFT_SYSTEM_0x44_RNOOISE_SEL)
#define SFT_SYSTEM_0x44_ITUNE_CMP                               (8)
#define MAX_SYSTEM_0x44_ITUNE_CMP                               (0x7)
#define MSK_SYSTEM_0x44_ITUNE_CMP                               (0x7 << SFT_SYSTEM_0x44_ITUNE_CMP)
#define SFT_SYSTEM_0x44_ITUNE_OPA                               (5)
#define MAX_SYSTEM_0x44_ITUNE_OPA                               (0x7)
#define MSK_SYSTEM_0x44_ITUNE_OPA                               (0x7 << SFT_SYSTEM_0x44_ITUNE_OPA)
#define SFT_SYSTEM_0x44_ITUNE_REF                               (2)
#define MAX_SYSTEM_0x44_ITUNE_REF                               (0x7)
#define MSK_SYSTEM_0x44_ITUNE_REF                               (0x7 << SFT_SYSTEM_0x44_ITUNE_REF)
#define SFT_SYSTEM_0x44_TRNG_TSTEN                              (1)
#define MAX_SYSTEM_0x44_TRNG_TSTEN                              (0x1)
#define MSK_SYSTEM_0x44_TRNG_TSTEN                              (0x1 << SFT_SYSTEM_0x44_TRNG_TSTEN)
#define SFT_SYSTEM_0x44_ANABUF_SEL_TX                           (0)
#define MAX_SYSTEM_0x44_ANABUF_SEL_TX                           (0x1)
#define MSK_SYSTEM_0x44_ANABUF_SEL_TX                           (0x1 << SFT_SYSTEM_0x44_ANABUF_SEL_TX)
#define REG_SYSTEM_0x45                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x45 * 4))
#define SFT_SYSTEM_0x45_VBIAS                                   (27)
#define MAX_SYSTEM_0x45_VBIAS                                   (0x1F)
#define MSK_SYSTEM_0x45_VBIAS                                   (0x1F << SFT_SYSTEM_0x45_VBIAS)
#define SFT_SYSTEM_0x45_BCAL_SEL                                (24)
#define MAX_SYSTEM_0x45_BCAL_SEL                                (0x7)
#define MSK_SYSTEM_0x45_BCAL_SEL                                (0x7 << SFT_SYSTEM_0x45_BCAL_SEL)
#define SFT_SYSTEM_0x45_BCAL_EN                                 (23)
#define MAX_SYSTEM_0x45_BCAL_EN                                 (0x1)
#define MSK_SYSTEM_0x45_BCAL_EN                                 (0x1 << SFT_SYSTEM_0x45_BCAL_EN)
#define SFT_SYSTEM_0x45_BCAL_START                              (22)
#define MAX_SYSTEM_0x45_BCAL_START                              (0x1)
#define MSK_SYSTEM_0x45_BCAL_START                              (0x1 << SFT_SYSTEM_0x45_BCAL_START)
#define SFT_SYSTEM_0x45_ROSC_TSTEN                              (21)
#define MAX_SYSTEM_0x45_ROSC_TSTEN                              (0x1)
#define MSK_SYSTEM_0x45_ROSC_TSTEN                              (0x1 << SFT_SYSTEM_0x45_ROSC_TSTEN)
#define SFT_SYSTEM_0x45_XTALL_TEN                               (20)
#define MAX_SYSTEM_0x45_XTALL_TEN                               (0x1)
#define MSK_SYSTEM_0x45_XTALL_TEN                               (0x1 << SFT_SYSTEM_0x45_XTALL_TEN)
#define SFT_SYSTEM_0x45_ITUNE_XTALL                             (16)
#define MAX_SYSTEM_0x45_ITUNE_XTALL                             (0xF)
#define MSK_SYSTEM_0x45_ITUNE_XTALL                             (0xF << SFT_SYSTEM_0x45_ITUNE_XTALL)
#define SFT_SYSTEM_0x45_SWB                                     (15)
#define MAX_SYSTEM_0x45_SWB                                     (0x1)
#define MSK_SYSTEM_0x45_SWB                                     (0x1 << SFT_SYSTEM_0x45_SWB)
#define SFT_SYSTEM_0x45_VSEL                                    (14)
#define MAX_SYSTEM_0x45_VSEL                                    (0x1)
#define MSK_SYSTEM_0x45_VSEL                                    (0x1 << SFT_SYSTEM_0x45_VSEL)
#define SFT_SYSTEM_0x45_SPIDEEPSLEEP                            (13)
#define MAX_SYSTEM_0x45_SPIDEEPSLEEP                            (0x1)
#define MSK_SYSTEM_0x45_SPIDEEPSLEEP                            (0x1 << SFT_SYSTEM_0x45_SPIDEEPSLEEP)
#define SFT_SYSTEM_0x45_USB_SPEED                               (12)
#define MAX_SYSTEM_0x45_USB_SPEED                               (0x1)
#define MSK_SYSTEM_0x45_USB_SPEED                               (0x1 << SFT_SYSTEM_0x45_USB_SPEED)
#define SFT_SYSTEM_0x45_ADC_DIV                                 (10)
#define MAX_SYSTEM_0x45_ADC_DIV                                 (0x3)
#define MSK_SYSTEM_0x45_ADC_DIV                                 (0x3 << SFT_SYSTEM_0x45_ADC_DIV)
#define SFT_SYSTEM_0x45_TRXSPI_CTRL                             (8)
#define MAX_SYSTEM_0x45_TRXSPI_CTRL                             (0x3)
#define MSK_SYSTEM_0x45_TRXSPI_CTRL                             (0x3 << SFT_SYSTEM_0x45_TRXSPI_CTRL)
#define SFT_SYSTEM_0x45_EN_LCD                                  (7)
#define MAX_SYSTEM_0x45_EN_LCD                                  (0x1)
#define MSK_SYSTEM_0x45_EN_LCD                                  (0x1 << SFT_SYSTEM_0x45_EN_LCD)
#define SFT_SYSTEM_0x45_EN_CB                                   (6)
#define MAX_SYSTEM_0x45_EN_CB                                   (0x1)
#define MSK_SYSTEM_0x45_EN_CB                                   (0x1 << SFT_SYSTEM_0x45_EN_CB)
#define SFT_SYSTEM_0x45_EN_DPLL                                 (5)
#define MAX_SYSTEM_0x45_EN_DPLL                                 (0x1)
#define MSK_SYSTEM_0x45_EN_DPLL                                 (0x1 << SFT_SYSTEM_0x45_EN_DPLL)
#define SFT_SYSTEM_0x45_EN_TEMP                                 (4)
#define MAX_SYSTEM_0x45_EN_TEMP                                 (0x1)
#define MSK_SYSTEM_0x45_EN_TEMP                                 (0x1 << SFT_SYSTEM_0x45_EN_TEMP)
#define SFT_SYSTEM_0x45_EN_RAM                                  (3)
#define MAX_SYSTEM_0x45_EN_RAM                                  (0x1)
#define MSK_SYSTEM_0x45_EN_RAM                                  (0x1 << SFT_SYSTEM_0x45_EN_RAM)
#define SFT_SYSTEM_0x45_EN_DCO                                  (2)
#define MAX_SYSTEM_0x45_EN_DCO                                  (0x1)
#define MSK_SYSTEM_0x45_EN_DCO                                  (0x1 << SFT_SYSTEM_0x45_EN_DCO)
#define SFT_SYSTEM_0x45_EN_XTALL                                (1)
#define MAX_SYSTEM_0x45_EN_XTALL                                (0x1)
#define MSK_SYSTEM_0x45_EN_XTALL                                (0x1 << SFT_SYSTEM_0x45_EN_XTALL)
#define SFT_SYSTEM_0x45_EN_USB                                  (0)
#define MAX_SYSTEM_0x45_EN_USB                                  (0x1)
#define MSK_SYSTEM_0x45_EN_USB                                  (0x1 << SFT_SYSTEM_0x45_EN_USB)
#define REG_SYSTEM_0x46                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x46 * 4))
#define SFT_SYSTEM_0x46_MANU_CIN                                (25)
#define MAX_SYSTEM_0x46_MANU_CIN                                (0x7F)
#define MSK_SYSTEM_0x46_MANU_CIN                                (0x7F << SFT_SYSTEM_0x46_MANU_CIN)
#define SFT_SYSTEM_0x46_MANU_ENA                                (24)
#define MAX_SYSTEM_0x46_MANU_ENA                                (0x1)
#define MSK_SYSTEM_0x46_MANU_ENA                                (0x1 << SFT_SYSTEM_0x46_MANU_ENA)
#define SFT_SYSTEM_0x46_CAL_MODE                                (23)
#define MAX_SYSTEM_0x46_CAL_MODE                                (0x1)
#define MSK_SYSTEM_0x46_CAL_MODE                                (0x1 << SFT_SYSTEM_0x46_CAL_MODE)
#define SFT_SYSTEM_0x46_CALIB_AUTO                              (22)
#define MAX_SYSTEM_0x46_CALIB_AUTO                              (0x1)
#define MSK_SYSTEM_0x46_CALIB_AUTO                              (0x1 << SFT_SYSTEM_0x46_CALIB_AUTO)
#define SFT_SYSTEM_0x46_MODIFI_AUTO                             (21)
#define MAX_SYSTEM_0x46_MODIFI_AUTO                             (0x1)
#define MSK_SYSTEM_0x46_MODIFI_AUTO                             (0x1 << SFT_SYSTEM_0x46_MODIFI_AUTO)
#define SFT_SYSTEM_0x46_SPI_TRIG                                (20)
#define MAX_SYSTEM_0x46_SPI_TRIG                                (0x1)
#define MSK_SYSTEM_0x46_SPI_TRIG                                (0x1 << SFT_SYSTEM_0x46_SPI_TRIG)
#define SFT_SYSTEM_0x46_XTAL_WAKEUP_TIME                        (16)
#define MAX_SYSTEM_0x46_XTAL_WAKEUP_TIME                        (0xF)
#define MSK_SYSTEM_0x46_XTAL_WAKEUP_TIME                        (0xF << SFT_SYSTEM_0x46_XTAL_WAKEUP_TIME)
#define SFT_SYSTEM_0x46_MODIFY_INTERVAL                         (10)
#define MAX_SYSTEM_0x46_MODIFY_INTERVAL                         (0x3F)
#define MSK_SYSTEM_0x46_MODIFY_INTERVAL                         (0x3F << SFT_SYSTEM_0x46_MODIFY_INTERVAL)
#define SFT_SYSTEM_0x46_CALIB_INTERVAL                          (0)
#define MAX_SYSTEM_0x46_CALIB_INTERVAL                          (0x3FF)
#define MSK_SYSTEM_0x46_CALIB_INTERVAL                          (0x3FF << SFT_SYSTEM_0x46_CALIB_INTERVAL)
#define REG_SYSTEM_0x47                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x47 * 4))
#define REG_SYSTEM_0x48                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x48 * 4))
#define SFT_SYSTEM_0x48_SPI_ENVBG                               (31)
#define MAX_SYSTEM_0x48_SPI_ENVBG                               (0x1)
#define MSK_SYSTEM_0x48_SPI_ENVBG                               (0x1 << SFT_SYSTEM_0x48_SPI_ENVBG)
#define SFT_SYSTEM_0x48_PWD_BGCAL                               (30)
#define MAX_SYSTEM_0x48_PWD_BGCAL                               (0x1)
#define MSK_SYSTEM_0x48_PWD_BGCAL                               (0x1 << SFT_SYSTEM_0x48_PWD_BGCAL)
#define SFT_SYSTEM_0x48_VBGCALSTART                             (29)
#define MAX_SYSTEM_0x48_VBGCALSTART                             (0x1)
#define MSK_SYSTEM_0x48_VBGCALSTART                             (0x1 << SFT_SYSTEM_0x48_VBGCALSTART)
#define SFT_SYSTEM_0x48_VBGCALMODE                              (28)
#define MAX_SYSTEM_0x48_VBGCALMODE                              (0x1)
#define MSK_SYSTEM_0x48_VBGCALMODE                              (0x1 << SFT_SYSTEM_0x48_VBGCALMODE)
#define SFT_SYSTEM_0x48_BGCAL                                   (22)
#define MAX_SYSTEM_0x48_BGCAL                                   (0x3F)
#define MSK_SYSTEM_0x48_BGCAL                                   (0x3F << SFT_SYSTEM_0x48_BGCAL)
#define SFT_SYSTEM_0x48_ALOLDOHP                                (21)
#define MAX_SYSTEM_0x48_ALOLDOHP                                (0x1)
#define MSK_SYSTEM_0x48_ALOLDOHP                                (0x1 << SFT_SYSTEM_0x48_ALOLDOHP)
#define SFT_SYSTEM_0x48_EN_FAST_ALOLDO                          (20)
#define MAX_SYSTEM_0x48_EN_FAST_ALOLDO                          (0x1)
#define MSK_SYSTEM_0x48_EN_FAST_ALOLDO                          (0x1 << SFT_SYSTEM_0x48_EN_FAST_ALOLDO)
#define SFT_SYSTEM_0x48_ALOPOWSEL                               (19)
#define MAX_SYSTEM_0x48_ALOPOWSEL                               (0x1)
#define MSK_SYSTEM_0x48_ALOPOWSEL                               (0x1 << SFT_SYSTEM_0x48_ALOPOWSEL)
#define SFT_SYSTEM_0x48_VALOLDOSEL                              (16)
#define MAX_SYSTEM_0x48_VALOLDOSEL                              (0x7)
#define MSK_SYSTEM_0x48_VALOLDOSEL                              (0x7 << SFT_SYSTEM_0x48_VALOLDOSEL)
#define SFT_SYSTEM_0x48_IOCURLIM                                (15)
#define MAX_SYSTEM_0x48_IOCURLIM                                (0x1)
#define MSK_SYSTEM_0x48_IOCURLIM                                (0x1 << SFT_SYSTEM_0x48_IOCURLIM)
#define SFT_SYSTEM_0x48_VIOLDOSEL                               (12)
#define MAX_SYSTEM_0x48_VIOLDOSEL                               (0x7)
#define MSK_SYSTEM_0x48_VIOLDOSEL                               (0x7 << SFT_SYSTEM_0x48_VIOLDOSEL)
#define SFT_SYSTEM_0x48_ANACURLIM                               (11)
#define MAX_SYSTEM_0x48_ANACURLIM                               (0x1)
#define MSK_SYSTEM_0x48_ANACURLIM                               (0x1 << SFT_SYSTEM_0x48_ANACURLIM)
#define SFT_SYSTEM_0x48_ALDOHP                                  (10)
#define MAX_SYSTEM_0x48_ALDOHP                                  (0x1)
#define MSK_SYSTEM_0x48_ALDOHP                                  (0x1 << SFT_SYSTEM_0x48_ALDOHP)
#define SFT_SYSTEM_0x48_EN_TRSW                                 (9)
#define MAX_SYSTEM_0x48_EN_TRSW                                 (0x1)
#define MSK_SYSTEM_0x48_EN_TRSW                                 (0x1 << SFT_SYSTEM_0x48_EN_TRSW)
#define SFT_SYSTEM_0x48_R_VANALDOSEL                            (6)
#define MAX_SYSTEM_0x48_R_VANALDOSEL                            (0x7)
#define MSK_SYSTEM_0x48_R_VANALDOSEL                            (0x7 << SFT_SYSTEM_0x48_R_VANALDOSEL)
#define SFT_SYSTEM_0x48_T_VANALDOSEL                            (3)
#define MAX_SYSTEM_0x48_T_VANALDOSEL                            (0x7)
#define MSK_SYSTEM_0x48_T_VANALDOSEL                            (0x7 << SFT_SYSTEM_0x48_T_VANALDOSEL)
#define SFT_SYSTEM_0x48_DLDOHP                                  (2)
#define MAX_SYSTEM_0x48_DLDOHP                                  (0x1)
#define MSK_SYSTEM_0x48_DLDOHP                                  (0x1 << SFT_SYSTEM_0x48_DLDOHP)
#define SFT_SYSTEM_0x48_CORELDO_HP                              (1)
#define MAX_SYSTEM_0x48_CORELDO_HP                              (0x1)
#define MSK_SYSTEM_0x48_CORELDO_HP                              (0x1 << SFT_SYSTEM_0x48_CORELDO_HP)
#define SFT_SYSTEM_0x48_IOLDO_LP                                (0)
#define MAX_SYSTEM_0x48_IOLDO_LP                                (0x1)
#define MSK_SYSTEM_0x48_IOLDO_LP                                (0x1 << SFT_SYSTEM_0x48_IOLDO_LP)
#define REG_SYSTEM_0x49                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x49 * 4))
#define SFT_SYSTEM_0x49_VDD12LDEN                               (31)
#define MAX_SYSTEM_0x49_VDD12LDEN                               (0x1)
#define MSK_SYSTEM_0x49_VDD12LDEN                               (0x1 << SFT_SYSTEM_0x49_VDD12LDEN)
#define SFT_SYSTEM_0x49_VDIGSEL                                 (29)
#define MAX_SYSTEM_0x49_VDIGSEL                                 (0x3)
#define MSK_SYSTEM_0x49_VDIGSEL                                 (0x3 << SFT_SYSTEM_0x49_VDIGSEL)
#define SFT_SYSTEM_0x49_VDIGHSEL                                (26)
#define MAX_SYSTEM_0x49_VDIGHSEL                                (0x7)
#define MSK_SYSTEM_0x49_VDIGHSEL                                (0x7 << SFT_SYSTEM_0x49_VDIGHSEL)
#define SFT_SYSTEM_0x49_PWDCORELDO                              (25)
#define MAX_SYSTEM_0x49_PWDCORELDO                              (0x1)
#define MSK_SYSTEM_0x49_PWDCORELDO                              (0x1 << SFT_SYSTEM_0x49_PWDCORELDO)
#define SFT_SYSTEM_0x49_EN_FAST_CORELDO                         (24)
#define MAX_SYSTEM_0x49_EN_FAST_CORELDO                         (0x1)
#define MSK_SYSTEM_0x49_EN_FAST_CORELDO                         (0x1 << SFT_SYSTEM_0x49_EN_FAST_CORELDO)
#define SFT_SYSTEM_0x49_VLDEN                                   (23)
#define MAX_SYSTEM_0x49_VLDEN                                   (0x1)
#define MSK_SYSTEM_0x49_VLDEN                                   (0x1 << SFT_SYSTEM_0x49_VLDEN)
#define SFT_SYSTEM_0x49_VCORELSEL                               (20)
#define MAX_SYSTEM_0x49_VCORELSEL                               (0x7)
#define MSK_SYSTEM_0x49_VCORELSEL                               (0x7 << SFT_SYSTEM_0x49_VCORELSEL)
#define SFT_SYSTEM_0x49_VCOREHSEL                               (16)
#define MAX_SYSTEM_0x49_VCOREHSEL                               (0xF)
#define MSK_SYSTEM_0x49_VCOREHSEL                               (0xF << SFT_SYSTEM_0x49_VCOREHSEL)
#define SFT_SYSTEM_0x49_ENSFSDD                                 (15)
#define MAX_SYSTEM_0x49_ENSFSDD                                 (0x1)
#define MSK_SYSTEM_0x49_ENSFSDD                                 (0x1 << SFT_SYSTEM_0x49_ENSFSDD)
#define SFT_SYSTEM_0x49_D_VEASEL1V                              (13)
#define MAX_SYSTEM_0x49_D_VEASEL1V                              (0x3)
#define MSK_SYSTEM_0x49_D_VEASEL1V                              (0x3 << SFT_SYSTEM_0x49_D_VEASEL1V)
#define SFT_SYSTEM_0x49_PDNRES_EN1V                             (12)
#define MAX_SYSTEM_0x49_PDNRES_EN1V                             (0x1)
#define MSK_SYSTEM_0x49_PDNRES_EN1V                             (0x1 << SFT_SYSTEM_0x49_PDNRES_EN1V)
#define SFT_SYSTEM_0x49_PUPRES_ENB1V                            (11)
#define MAX_SYSTEM_0x49_PUPRES_ENB1V                            (0x1)
#define MSK_SYSTEM_0x49_PUPRES_ENB1V                            (0x1 << SFT_SYSTEM_0x49_PUPRES_ENB1V)
#define SFT_SYSTEM_0x49_DIGCURLIM                               (10)
#define MAX_SYSTEM_0x49_DIGCURLIM                               (0x1)
#define MSK_SYSTEM_0x49_DIGCURLIM                               (0x1 << SFT_SYSTEM_0x49_DIGCURLIM)
#define SFT_SYSTEM_0x49_SPI_LATCH1V                             (9)
#define MAX_SYSTEM_0x49_SPI_LATCH1V                             (0x1)
#define MSK_SYSTEM_0x49_SPI_LATCH1V                             (0x1 << SFT_SYSTEM_0x49_SPI_LATCH1V)
#define SFT_SYSTEM_0x49_WKGPIOSEL2                              (5)
#define MAX_SYSTEM_0x49_WKGPIOSEL2                              (0xF)
#define MSK_SYSTEM_0x49_WKGPIOSEL2                              (0xF << SFT_SYSTEM_0x49_WKGPIOSEL2)
#define SFT_SYSTEM_0x49_RST_WKS1V                               (4)
#define MAX_SYSTEM_0x49_RST_WKS1V                               (0x1)
#define MSK_SYSTEM_0x49_RST_WKS1V                               (0x1 << SFT_SYSTEM_0x49_RST_WKS1V)
#define SFT_SYSTEM_0x49_WKGPIOSEL1                              (0)
#define MAX_SYSTEM_0x49_WKGPIOSEL1                              (0xF)
#define MSK_SYSTEM_0x49_WKGPIOSEL1                              (0xF << SFT_SYSTEM_0x49_WKGPIOSEL1)
#define REG_SYSTEM_0x4A                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4A * 4))
#define SFT_SYSTEM_0x4A_MROSCCAP_CAL                            (28)
#define MAX_SYSTEM_0x4A_MROSCCAP_CAL                            (0xF)
#define MSK_SYSTEM_0x4A_MROSCCAP_CAL                            (0xF << SFT_SYSTEM_0x4A_MROSCCAP_CAL)
#define SFT_SYSTEM_0x4A_MROSCI_CAL                              (25)
#define MAX_SYSTEM_0x4A_MROSCI_CAL                              (0x7)
#define MSK_SYSTEM_0x4A_MROSCI_CAL                              (0x7 << SFT_SYSTEM_0x4A_MROSCI_CAL)
#define SFT_SYSTEM_0x4A_MROSCSEL                                (24)
#define MAX_SYSTEM_0x4A_MROSCSEL                                (0x1)
#define MSK_SYSTEM_0x4A_MROSCSEL                                (0x1 << SFT_SYSTEM_0x4A_MROSCSEL)
#define SFT_SYSTEM_0x4A_OSCCALTRIG                              (23)
#define MAX_SYSTEM_0x4A_OSCCALTRIG                              (0x1)
#define MSK_SYSTEM_0x4A_OSCCALTRIG                              (0x1 << SFT_SYSTEM_0x4A_OSCCALTRIG)
#define SFT_SYSTEM_0x4A_CKINTSEL                                (22)
#define MAX_SYSTEM_0x4A_CKINTSEL                                (0x1)
#define MSK_SYSTEM_0x4A_CKINTSEL                                (0x1 << SFT_SYSTEM_0x4A_CKINTSEL)
#define SFT_SYSTEM_0x4A_CKFS                                    (20)
#define MAX_SYSTEM_0x4A_CKFS                                    (0x3)
#define MSK_SYSTEM_0x4A_CKFS                                    (0x3 << SFT_SYSTEM_0x4A_CKFS)
#define SFT_SYSTEM_0x4A_IOBYAPSSEN                              (19)
#define MAX_SYSTEM_0x4A_IOBYAPSSEN                              (0x1)
#define MSK_SYSTEM_0x4A_IOBYAPSSEN                              (0x1 << SFT_SYSTEM_0x4A_IOBYAPSSEN)
#define SFT_SYSTEM_0x4A_IOLDOSEL                                (18)
#define MAX_SYSTEM_0x4A_IOLDOSEL                                (0x1)
#define MSK_SYSTEM_0x4A_IOLDOSEL                                (0x1 << SFT_SYSTEM_0x4A_IOLDOSEL)
#define SFT_SYSTEM_0x4A_SD                                      (17)
#define MAX_SYSTEM_0x4A_SD                                      (0x1)
#define MSK_SYSTEM_0x4A_SD                                      (0x1 << SFT_SYSTEM_0x4A_SD)
#define SFT_SYSTEM_0x4A_SPI_TIMERWKEN                           (15)
#define MAX_SYSTEM_0x4A_SPI_TIMERWKEN                           (0x1)
#define MSK_SYSTEM_0x4A_SPI_TIMERWKEN                           (0x1 << SFT_SYSTEM_0x4A_SPI_TIMERWKEN)
#define SFT_SYSTEM_0x4A_VPABUCKSEL                              (11)
#define MAX_SYSTEM_0x4A_VPABUCKSEL                              (0xF)
#define MSK_SYSTEM_0x4A_VPABUCKSEL                              (0xF << SFT_SYSTEM_0x4A_VPABUCKSEL)
#define SFT_SYSTEM_0x4A_TIMER_SEL                               (7)
#define MAX_SYSTEM_0x4A_TIMER_SEL                               (0xF)
#define MSK_SYSTEM_0x4A_TIMER_SEL                               (0xF << SFT_SYSTEM_0x4A_TIMER_SEL)
#define SFT_SYSTEM_0x4A_AZCDCNT_MANU                            (4)
#define MAX_SYSTEM_0x4A_AZCDCNT_MANU                            (0x7)
#define MSK_SYSTEM_0x4A_AZCDCNT_MANU                            (0x7 << SFT_SYSTEM_0x4A_AZCDCNT_MANU)
#define SFT_SYSTEM_0x4A_PASOFT_ST                               (0)
#define MAX_SYSTEM_0x4A_PASOFT_ST                               (0xF)
#define MSK_SYSTEM_0x4A_PASOFT_ST                               (0xF << SFT_SYSTEM_0x4A_PASOFT_ST)
#define REG_SYSTEM_0x4B                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4B * 4))
#define SFT_SYSTEM_0x4B_ALDOSEL                                 (31)
#define MAX_SYSTEM_0x4B_ALDOSEL                                 (0x1)
#define MSK_SYSTEM_0x4B_ALDOSEL                                 (0x1 << SFT_SYSTEM_0x4B_ALDOSEL)
#define SFT_SYSTEM_0x4B_APFMEN                                  (30)
#define MAX_SYSTEM_0x4B_APFMEN                                  (0x1)
#define MSK_SYSTEM_0x4B_APFMEN                                  (0x1 << SFT_SYSTEM_0x4B_APFMEN)
#define SFT_SYSTEM_0x4B_AENBURST                                (29)
#define MAX_SYSTEM_0x4B_AENBURST                                (0x1)
#define MSK_SYSTEM_0x4B_AENBURST                                (0x1 << SFT_SYSTEM_0x4B_AENBURST)
#define SFT_SYSTEM_0x4B_ARAMPCEN                                (28)
#define MAX_SYSTEM_0x4B_ARAMPCEN                                (0x1)
#define MSK_SYSTEM_0x4B_ARAMPCEN                                (0x1 << SFT_SYSTEM_0x4B_ARAMPCEN)
#define SFT_SYSTEM_0x4B_ARAMPC                                  (24)
#define MAX_SYSTEM_0x4B_ARAMPC                                  (0xF)
#define MSK_SYSTEM_0x4B_ARAMPC                                  (0xF << SFT_SYSTEM_0x4B_ARAMPC)
#define SFT_SYSTEM_0x4B_ARIPC                                   (21)
#define MAX_SYSTEM_0x4B_ARIPC                                   (0x7)
#define MSK_SYSTEM_0x4B_ARIPC                                   (0x7 << SFT_SYSTEM_0x4B_ARIPC)
#define SFT_SYSTEM_0x4B_ASWRSTEN                                (20)
#define MAX_SYSTEM_0x4B_ASWRSTEN                                (0x1)
#define MSK_SYSTEM_0x4B_ASWRSTEN                                (0x1 << SFT_SYSTEM_0x4B_ASWRSTEN)
#define SFT_SYSTEM_0x4B_ACLS                                    (17)
#define MAX_SYSTEM_0x4B_ACLS                                    (0x7)
#define MSK_SYSTEM_0x4B_ACLS                                    (0x7 << SFT_SYSTEM_0x4B_ACLS)
#define SFT_SYSTEM_0x4B_AFORCEPFM                               (16)
#define MAX_SYSTEM_0x4B_AFORCEPFM                               (0x1)
#define MSK_SYSTEM_0x4B_AFORCEPFM                               (0x1 << SFT_SYSTEM_0x4B_AFORCEPFM)
#define SFT_SYSTEM_0x4B_AVEA_SEL                                (14)
#define MAX_SYSTEM_0x4B_AVEA_SEL                                (0x3)
#define MSK_SYSTEM_0x4B_AVEA_SEL                                (0x3 << SFT_SYSTEM_0x4B_AVEA_SEL)
#define SFT_SYSTEM_0x4B_ENPOWA                                  (13)
#define MAX_SYSTEM_0x4B_ENPOWA                                  (0x1)
#define MSK_SYSTEM_0x4B_ENPOWA                                  (0x1 << SFT_SYSTEM_0x4B_ENPOWA)
#define SFT_SYSTEM_0x4B_AMPOEN                                  (12)
#define MAX_SYSTEM_0x4B_AMPOEN                                  (0x1)
#define MSK_SYSTEM_0x4B_AMPOEN                                  (0x1 << SFT_SYSTEM_0x4B_AMPOEN)
#define SFT_SYSTEM_0x4B_ATMPO_SEL                               (10)
#define MAX_SYSTEM_0x4B_ATMPO_SEL                               (0x3)
#define MSK_SYSTEM_0x4B_ATMPO_SEL                               (0x3 << SFT_SYSTEM_0x4B_ATMPO_SEL)
#define SFT_SYSTEM_0x4B_APFMS                                   (5)
#define MAX_SYSTEM_0x4B_APFMS                                   (0x1F)
#define MSK_SYSTEM_0x4B_APFMS                                   (0x1F << SFT_SYSTEM_0x4B_APFMS)
#define SFT_SYSTEM_0x4B_ENSFSAA                                 (4)
#define MAX_SYSTEM_0x4B_ENSFSAA                                 (0x1)
#define MSK_SYSTEM_0x4B_ENSFSAA                                 (0x1 << SFT_SYSTEM_0x4B_ENSFSAA)
#define SFT_SYSTEM_0x4B_SFSR                                    (0)
#define MAX_SYSTEM_0x4B_SFSR                                    (0xF)
#define MSK_SYSTEM_0x4B_SFSR                                    (0xF << SFT_SYSTEM_0x4B_SFSR)
#define REG_SYSTEM_0x4C                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4C * 4))
#define SFT_SYSTEM_0x4C_DLDOSEL                                 (31)
#define MAX_SYSTEM_0x4C_DLDOSEL                                 (0x1)
#define MSK_SYSTEM_0x4C_DLDOSEL                                 (0x1 << SFT_SYSTEM_0x4C_DLDOSEL)
#define SFT_SYSTEM_0x4C_DPFMEN                                  (30)
#define MAX_SYSTEM_0x4C_DPFMEN                                  (0x1)
#define MSK_SYSTEM_0x4C_DPFMEN                                  (0x1 << SFT_SYSTEM_0x4C_DPFMEN)
#define SFT_SYSTEM_0x4C_DENBURST                                (29)
#define MAX_SYSTEM_0x4C_DENBURST                                (0x1)
#define MSK_SYSTEM_0x4C_DENBURST                                (0x1 << SFT_SYSTEM_0x4C_DENBURST)
#define SFT_SYSTEM_0x4C_DRAMPCEN                                (28)
#define MAX_SYSTEM_0x4C_DRAMPCEN                                (0x1)
#define MSK_SYSTEM_0x4C_DRAMPCEN                                (0x1 << SFT_SYSTEM_0x4C_DRAMPCEN)
#define SFT_SYSTEM_0x4C_DRAMPC                                  (24)
#define MAX_SYSTEM_0x4C_DRAMPC                                  (0xF)
#define MSK_SYSTEM_0x4C_DRAMPC                                  (0xF << SFT_SYSTEM_0x4C_DRAMPC)
#define SFT_SYSTEM_0x4C_DRIPC                                   (21)
#define MAX_SYSTEM_0x4C_DRIPC                                   (0x7)
#define MSK_SYSTEM_0x4C_DRIPC                                   (0x7 << SFT_SYSTEM_0x4C_DRIPC)
#define SFT_SYSTEM_0x4C_DSWRSTEN                                (20)
#define MAX_SYSTEM_0x4C_DSWRSTEN                                (0x1)
#define MSK_SYSTEM_0x4C_DSWRSTEN                                (0x1 << SFT_SYSTEM_0x4C_DSWRSTEN)
#define SFT_SYSTEM_0x4C_DCLS                                    (17)
#define MAX_SYSTEM_0x4C_DCLS                                    (0x7)
#define MSK_SYSTEM_0x4C_DCLS                                    (0x7 << SFT_SYSTEM_0x4C_DCLS)
#define SFT_SYSTEM_0x4C_DFORCEPFM                               (16)
#define MAX_SYSTEM_0x4C_DFORCEPFM                               (0x1)
#define MSK_SYSTEM_0x4C_DFORCEPFM                               (0x1 << SFT_SYSTEM_0x4C_DFORCEPFM)
#define SFT_SYSTEM_0x4C_DMPOEN                                  (15)
#define MAX_SYSTEM_0x4C_DMPOEN                                  (0x1)
#define MSK_SYSTEM_0x4C_DMPOEN                                  (0x1 << SFT_SYSTEM_0x4C_DMPOEN)
#define SFT_SYSTEM_0x4C_DTMPO_SEL                               (13)
#define MAX_SYSTEM_0x4C_DTMPO_SEL                               (0x3)
#define MSK_SYSTEM_0x4C_DTMPO_SEL                               (0x3 << SFT_SYSTEM_0x4C_DTMPO_SEL)
#define SFT_SYSTEM_0x4C_DPFMS                                   (8)
#define MAX_SYSTEM_0x4C_DPFMS                                   (0x1F)
#define MSK_SYSTEM_0x4C_DPFMS                                   (0x1F << SFT_SYSTEM_0x4C_DPFMS)
#define SFT_SYSTEM_0x4C_CLK_SEL                                 (7)
#define MAX_SYSTEM_0x4C_CLK_SEL                                 (0x1)
#define MSK_SYSTEM_0x4C_CLK_SEL                                 (0x1 << SFT_SYSTEM_0x4C_CLK_SEL)
#define SFT_SYSTEM_0x4C_DZCDCNT_MANU                            (4)
#define MAX_SYSTEM_0x4C_DZCDCNT_MANU                            (0x7)
#define MSK_SYSTEM_0x4C_DZCDCNT_MANU                            (0x7 << SFT_SYSTEM_0x4C_DZCDCNT_MANU)
#define SFT_SYSTEM_0x4C_BUCKD_SOFTST                            (0)
#define MAX_SYSTEM_0x4C_BUCKD_SOFTST                            (0xF)
#define MSK_SYSTEM_0x4C_BUCKD_SOFTST                            (0xF << SFT_SYSTEM_0x4C_BUCKD_SOFTST)
#define REG_SYSTEM_0x4D                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4D * 4))
#define SFT_SYSTEM_0x4D_ENBUCKPA                                (31)
#define MAX_SYSTEM_0x4D_ENBUCKPA                                (0x1)
#define MSK_SYSTEM_0x4D_ENBUCKPA                                (0x1 << SFT_SYSTEM_0x4D_ENBUCKPA)
#define SFT_SYSTEM_0x4D_PAPFMEN                                 (30)
#define MAX_SYSTEM_0x4D_PAPFMEN                                 (0x1)
#define MSK_SYSTEM_0x4D_PAPFMEN                                 (0x1 << SFT_SYSTEM_0x4D_PAPFMEN)
#define SFT_SYSTEM_0x4D_PAENBURST                               (29)
#define MAX_SYSTEM_0x4D_PAENBURST                               (0x1)
#define MSK_SYSTEM_0x4D_PAENBURST                               (0x1 << SFT_SYSTEM_0x4D_PAENBURST)
#define SFT_SYSTEM_0x4D_DRAMPCEN                                (28)
#define MAX_SYSTEM_0x4D_DRAMPCEN                                (0x1)
#define MSK_SYSTEM_0x4D_DRAMPCEN                                (0x1 << SFT_SYSTEM_0x4D_DRAMPCEN)
#define SFT_SYSTEM_0x4D_DRAMPC                                  (24)
#define MAX_SYSTEM_0x4D_DRAMPC                                  (0xF)
#define MSK_SYSTEM_0x4D_DRAMPC                                  (0xF << SFT_SYSTEM_0x4D_DRAMPC)
#define SFT_SYSTEM_0x4D_DRIPC                                   (21)
#define MAX_SYSTEM_0x4D_DRIPC                                   (0x7)
#define MSK_SYSTEM_0x4D_DRIPC                                   (0x7 << SFT_SYSTEM_0x4D_DRIPC)
#define SFT_SYSTEM_0x4D_DSWRSTEN                                (20)
#define MAX_SYSTEM_0x4D_DSWRSTEN                                (0x1)
#define MSK_SYSTEM_0x4D_DSWRSTEN                                (0x1 << SFT_SYSTEM_0x4D_DSWRSTEN)
#define SFT_SYSTEM_0x4D_DCLS                                    (17)
#define MAX_SYSTEM_0x4D_DCLS                                    (0x7)
#define MSK_SYSTEM_0x4D_DCLS                                    (0x7 << SFT_SYSTEM_0x4D_DCLS)
#define SFT_SYSTEM_0x4D_DFORCEPFM                               (16)
#define MAX_SYSTEM_0x4D_DFORCEPFM                               (0x1)
#define MSK_SYSTEM_0x4D_DFORCEPFM                               (0x1 << SFT_SYSTEM_0x4D_DFORCEPFM)
#define SFT_SYSTEM_0x4D_PAVEA_SEL                               (14)
#define MAX_SYSTEM_0x4D_PAVEA_SEL                               (0x3)
#define MSK_SYSTEM_0x4D_PAVEA_SEL                               (0x3 << SFT_SYSTEM_0x4D_PAVEA_SEL)
#define SFT_SYSTEM_0x4D_DMPOEN                                  (13)
#define MAX_SYSTEM_0x4D_DMPOEN                                  (0x1)
#define MSK_SYSTEM_0x4D_DMPOEN                                  (0x1 << SFT_SYSTEM_0x4D_DMPOEN)
#define SFT_SYSTEM_0x4D_DTMPO_SEL                               (11)
#define MAX_SYSTEM_0x4D_DTMPO_SEL                               (0x3)
#define MSK_SYSTEM_0x4D_DTMPO_SEL                               (0x3 << SFT_SYSTEM_0x4D_DTMPO_SEL)
#define SFT_SYSTEM_0x4D_DPFMS                                   (6)
#define MAX_SYSTEM_0x4D_DPFMS                                   (0x1F)
#define MSK_SYSTEM_0x4D_DPFMS                                   (0x1F << SFT_SYSTEM_0x4D_DPFMS)
#define SFT_SYSTEM_0x4D_VOLEN                                   (5)
#define MAX_SYSTEM_0x4D_VOLEN                                   (0x1)
#define MSK_SYSTEM_0x4D_VOLEN                                   (0x1 << SFT_SYSTEM_0x4D_VOLEN)
#define SFT_SYSTEM_0x4D_ASOFT_STC                               (1)
#define MAX_SYSTEM_0x4D_ASOFT_STC                               (0xF)
#define MSK_SYSTEM_0x4D_ASOFT_STC                               (0xF << SFT_SYSTEM_0x4D_ASOFT_STC)
#define SFT_SYSTEM_0x4D_PWDOVP1V                                (0)
#define MAX_SYSTEM_0x4D_PWDOVP1V                                (0x1)
#define MSK_SYSTEM_0x4D_PWDOVP1V                                (0x1 << SFT_SYSTEM_0x4D_PWDOVP1V)
#define REG_SYSTEM_0x4E                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4E * 4))
#define SFT_SYSTEM_0x4E_PWD_TD                                  (31)
#define MAX_SYSTEM_0x4E_PWD_TD                                  (0x1)
#define MSK_SYSTEM_0x4E_PWD_TD                                  (0x1 << SFT_SYSTEM_0x4E_PWD_TD)
#define SFT_SYSTEM_0x4E_TD_LATCH1V                              (30)
#define MAX_SYSTEM_0x4E_TD_LATCH1V                              (0x1)
#define MSK_SYSTEM_0x4E_TD_LATCH1V                              (0x1 << SFT_SYSTEM_0x4E_TD_LATCH1V)
#define SFT_SYSTEM_0x4E_GAIN_S                                  (26)
#define MAX_SYSTEM_0x4E_GAIN_S                                  (0xF)
#define MSK_SYSTEM_0x4E_GAIN_S                                  (0xF << SFT_SYSTEM_0x4E_GAIN_S)
#define SFT_SYSTEM_0x4E_VREFS                                   (22)
#define MAX_SYSTEM_0x4E_VREFS                                   (0xF)
#define MSK_SYSTEM_0x4E_VREFS                                   (0xF << SFT_SYSTEM_0x4E_VREFS)
#define SFT_SYSTEM_0x4E_CRG                                     (20)
#define MAX_SYSTEM_0x4E_CRG                                     (0x3)
#define MSK_SYSTEM_0x4E_CRG                                     (0x3 << SFT_SYSTEM_0x4E_CRG)
#define SFT_SYSTEM_0x4E_CAL_VTH                                 (17)
#define MAX_SYSTEM_0x4E_CAL_VTH                                 (0x7)
#define MSK_SYSTEM_0x4E_CAL_VTH                                 (0x7 << SFT_SYSTEM_0x4E_CAL_VTH)
#define SFT_SYSTEM_0x4E_EN_LPMOD                                (16)
#define MAX_SYSTEM_0x4E_EN_LPMOD                                (0x1)
#define MSK_SYSTEM_0x4E_EN_LPMOD                                (0x1 << SFT_SYSTEM_0x4E_EN_LPMOD)
#define SFT_SYSTEM_0x4E_CHS                                     (0)
#define MAX_SYSTEM_0x4E_CHS                                     (0xFFFF)
#define MSK_SYSTEM_0x4E_CHS                                     (0xFFFF << SFT_SYSTEM_0x4E_CHS)
#define REG_SYSTEM_0x4F                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x4F * 4))
#define SFT_SYSTEM_0x4F_ENFSR1V                                 (31)
#define MAX_SYSTEM_0x4F_ENFSR1V                                 (0x1)
#define MSK_SYSTEM_0x4F_ENFSR1V                                 (0x1 << SFT_SYSTEM_0x4F_ENFSR1V)
#define SFT_SYSTEM_0x4F_EN_ADCMOD                               (30)
#define MAX_SYSTEM_0x4F_EN_ADCMOD                               (0x1)
#define MSK_SYSTEM_0x4F_EN_ADCMOD                               (0x1 << SFT_SYSTEM_0x4F_EN_ADCMOD)
#define SFT_SYSTEM_0x4F_EN_SCM                                  (29)
#define MAX_SYSTEM_0x4F_EN_SCM                                  (0x1)
#define MSK_SYSTEM_0x4F_EN_SCM                                  (0x1 << SFT_SYSTEM_0x4F_EN_SCM)
#define SFT_SYSTEM_0x4F_EN_CAL_AUTO1V                           (28)
#define MAX_SYSTEM_0x4F_EN_CAL_AUTO1V                           (0x1)
#define MSK_SYSTEM_0x4F_EN_CAL_AUTO1V                           (0x1 << SFT_SYSTEM_0x4F_EN_CAL_AUTO1V)
#define SFT_SYSTEM_0x4F_EN_CAL_FORCE1V                          (27)
#define MAX_SYSTEM_0x4F_EN_CAL_FORCE1V                          (0x1)
#define MSK_SYSTEM_0x4F_EN_CAL_FORCE1V                          (0x1 << SFT_SYSTEM_0x4F_EN_CAL_FORCE1V)
#define SFT_SYSTEM_0x4F_CAL_DONE_CLR1V                          (26)
#define MAX_SYSTEM_0x4F_CAL_DONE_CLR1V                          (0x1)
#define MSK_SYSTEM_0x4F_CAL_DONE_CLR1V                          (0x1 << SFT_SYSTEM_0x4F_CAL_DONE_CLR1V)
#define SFT_SYSTEM_0x4F_CHS_SEL_CAL1V                           (22)
#define MAX_SYSTEM_0x4F_CHS_SEL_CAL1V                           (0xF)
#define MSK_SYSTEM_0x4F_CHS_SEL_CAL1V                           (0xF << SFT_SYSTEM_0x4F_CHS_SEL_CAL1V)
#define SFT_SYSTEM_0x4F_TEST_PERIOD1V                           (17)
#define MAX_SYSTEM_0x4F_TEST_PERIOD1V                           (0xF)
#define MSK_SYSTEM_0x4F_TEST_PERIOD1V                           (0xF << SFT_SYSTEM_0x4F_TEST_PERIOD1V)
#define SFT_SYSTEM_0x4F_TEST_NUMBER1V                           (13)
#define MAX_SYSTEM_0x4F_TEST_NUMBER1V                           (0xF)
#define MSK_SYSTEM_0x4F_TEST_NUMBER1V                           (0xF << SFT_SYSTEM_0x4F_TEST_NUMBER1V)
#define SFT_SYSTEM_0x4F_CAL_PERIOD1V                            (4)
#define MAX_SYSTEM_0x4F_CAL_PERIOD1V                            (0x1FF)
#define MSK_SYSTEM_0x4F_CAL_PERIOD1V                            (0x1FF << SFT_SYSTEM_0x4F_CAL_PERIOD1V)
#define SFT_SYSTEM_0x4F_CAL_NUMBER1V                            (0)
#define MAX_SYSTEM_0x4F_CAL_NUMBER1V                            (0xF)
#define MSK_SYSTEM_0x4F_CAL_NUMBER1V                            (0xF << SFT_SYSTEM_0x4F_CAL_NUMBER1V)
#define REG_SYSTEM_0x50                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x50 * 4))
#define SFT_SYSTEM_0x50_CAP_CALSPI1V                            (23)
#define MAX_SYSTEM_0x50_CAP_CALSPI1V                            (0x1FF)
#define MSK_SYSTEM_0x50_CAP_CALSPI1V                            (0x1FF << SFT_SYSTEM_0x50_CAP_CALSPI1V)
#define SFT_SYSTEM_0x50_EN_MANMOD1V                             (22)
#define MAX_SYSTEM_0x50_EN_MANMOD1V                             (0x1)
#define MSK_SYSTEM_0x50_EN_MANMOD1V                             (0x1 << SFT_SYSTEM_0x50_EN_MANMOD1V)
#define SFT_SYSTEM_0x50_EN_MAN_WR1V                             (21)
#define MAX_SYSTEM_0x50_EN_MAN_WR1V                             (0x1)
#define MSK_SYSTEM_0x50_EN_MAN_WR1V                             (0x1 << SFT_SYSTEM_0x50_EN_MAN_WR1V)
#define SFT_SYSTEM_0x50_EN_TESTCMP1V                            (20)
#define MAX_SYSTEM_0x50_EN_TESTCMP1V                            (0x1)
#define MSK_SYSTEM_0x50_EN_TESTCMP1V                            (0x1 << SFT_SYSTEM_0x50_EN_TESTCMP1V)
#define SFT_SYSTEM_0x50_CTRL_SERI_CAP                           (19)
#define MAX_SYSTEM_0x50_CTRL_SERI_CAP                           (0x1)
#define MSK_SYSTEM_0x50_CTRL_SERI_CAP                           (0x1 << SFT_SYSTEM_0x50_CTRL_SERI_CAP)
#define SFT_SYSTEM_0x50_CTRL_CK2D                               (18)
#define MAX_SYSTEM_0x50_CTRL_CK2D                               (0x1)
#define MSK_SYSTEM_0x50_CTRL_CK2D                               (0x1 << SFT_SYSTEM_0x50_CTRL_CK2D)
#define SFT_SYSTEM_0x50_INT_CLR_SEL1V                           (17)
#define MAX_SYSTEM_0x50_INT_CLR_SEL1V                           (0x1)
#define MSK_SYSTEM_0x50_INT_CLR_SEL1V                           (0x1 << SFT_SYSTEM_0x50_INT_CLR_SEL1V)
#define SFT_SYSTEM_0x50_CKADC_SEL                               (16)
#define MAX_SYSTEM_0x50_CKADC_SEL                               (0x1)
#define MSK_SYSTEM_0x50_CKADC_SEL                               (0x1 << SFT_SYSTEM_0x50_CKADC_SEL)
#define SFT_SYSTEM_0x50_INT_EN                                  (0)
#define MAX_SYSTEM_0x50_INT_EN                                  (0x7FF)
#define MSK_SYSTEM_0x50_INT_EN                                  (0x7FF << SFT_SYSTEM_0x50_INT_EN)
#define REG_SYSTEM_0x51                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x51 * 4))
#define SFT_SYSTEM_0x51_INT_EN_CAL                              (22)
#define MAX_SYSTEM_0x51_INT_EN_CAL                              (0x3FF)
#define MSK_SYSTEM_0x51_INT_EN_CAL                              (0x3FF << SFT_SYSTEM_0x51_INT_EN_CAL)
#define SFT_SYSTEM_0x51_INT_CLR_CAL                             (12)
#define MAX_SYSTEM_0x51_INT_CLR_CAL                             (0x3FF)
#define MSK_SYSTEM_0x51_INT_CLR_CAL                             (0x3FF << SFT_SYSTEM_0x51_INT_CLR_CAL)
#define SFT_SYSTEM_0x51_INT_CLR                                 (0)
#define MAX_SYSTEM_0x51_INT_CLR                                 (0x7FF)
#define MSK_SYSTEM_0x51_INT_CLR                                 (0x7FF << SFT_SYSTEM_0x51_INT_CLR)
#define REG_SYSTEM_0x52                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x52 * 4))
#define SFT_SYSTEM_0x52_SPI_DACCKPSSEL                          (31)
#define MAX_SYSTEM_0x52_SPI_DACCKPSSEL                          (0x1)
#define MSK_SYSTEM_0x52_SPI_DACCKPSSEL                          (0x1 << SFT_SYSTEM_0x52_SPI_DACCKPSSEL)
#define SFT_SYSTEM_0x52_ADREF_SEL                               (22)
#define MAX_SYSTEM_0x52_ADREF_SEL                               (0x3)
#define MSK_SYSTEM_0x52_ADREF_SEL                               (0x3 << SFT_SYSTEM_0x52_ADREF_SEL)
#define SFT_SYSTEM_0x52_CAPSWSPI                                (17)
#define MAX_SYSTEM_0x52_CAPSWSPI                                (0x1F)
#define MSK_SYSTEM_0x52_CAPSWSPI                                (0x1F << SFT_SYSTEM_0x52_CAPSWSPI)
#define SFT_SYSTEM_0x52_VREFSEL1V                               (16)
#define MAX_SYSTEM_0x52_VREFSEL1V                               (0x1)
#define MSK_SYSTEM_0x52_VREFSEL1V                               (0x1 << SFT_SYSTEM_0x52_VREFSEL1V)
#define SFT_SYSTEM_0x52_MICBIAS_VOC                             (11)
#define MAX_SYSTEM_0x52_MICBIAS_VOC                             (0x1F)
#define MSK_SYSTEM_0x52_MICBIAS_VOC                             (0x1F << SFT_SYSTEM_0x52_MICBIAS_VOC)
#define SFT_SYSTEM_0x52_MICBIAS_TRM                             (9)
#define MAX_SYSTEM_0x52_MICBIAS_TRM                             (0x3)
#define MSK_SYSTEM_0x52_MICBIAS_TRM                             (0x3 << SFT_SYSTEM_0x52_MICBIAS_TRM)
#define SFT_SYSTEM_0x52_DACFB2ST0V9                             (7)
#define MAX_SYSTEM_0x52_DACFB2ST0V9                             (0x1)
#define MSK_SYSTEM_0x52_DACFB2ST0V9                             (0x1 << SFT_SYSTEM_0x52_DACFB2ST0V9)
#define SFT_SYSTEM_0x52_ADCCKINVEN1V                            (6)
#define MAX_SYSTEM_0x52_ADCCKINVEN1V                            (0x1)
#define MSK_SYSTEM_0x52_ADCCKINVEN1V                            (0x1 << SFT_SYSTEM_0x52_ADCCKINVEN1V)
#define SFT_SYSTEM_0x52_ENMICBIAS                               (5)
#define MAX_SYSTEM_0x52_ENMICBIAS                               (0x1)
#define MSK_SYSTEM_0x52_ENMICBIAS                               (0x1 << SFT_SYSTEM_0x52_ENMICBIAS)
#define SFT_SYSTEM_0x52_ENADCBIAS                               (4)
#define MAX_SYSTEM_0x52_ENADCBIAS                               (0x1)
#define MSK_SYSTEM_0x52_ENADCBIAS                               (0x1 << SFT_SYSTEM_0x52_ENADCBIAS)
#define SFT_SYSTEM_0x52_ENAUDBIAS                               (3)
#define MAX_SYSTEM_0x52_ENAUDBIAS                               (0x1)
#define MSK_SYSTEM_0x52_ENAUDBIAS                               (0x1 << SFT_SYSTEM_0x52_ENAUDBIAS)
#define SFT_SYSTEM_0x52_LCHCKINVEN1V                            (2)
#define MAX_SYSTEM_0x52_LCHCKINVEN1V                            (0x1)
#define MSK_SYSTEM_0x52_LCHCKINVEN1V                            (0x1 << SFT_SYSTEM_0x52_LCHCKINVEN1V)
#define SFT_SYSTEM_0x52_AUDCK_RLCEN1V                           (1)
#define MAX_SYSTEM_0x52_AUDCK_RLCEN1V                           (0x1)
#define MSK_SYSTEM_0x52_AUDCK_RLCEN1V                           (0x1 << SFT_SYSTEM_0x52_AUDCK_RLCEN1V)
#define SFT_SYSTEM_0x52_ISELAUD                                 (0)
#define MAX_SYSTEM_0x52_ISELAUD                                 (0x1)
#define MSK_SYSTEM_0x52_ISELAUD                                 (0x1 << SFT_SYSTEM_0x52_ISELAUD)
#define REG_SYSTEM_0x53                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x53 * 4))
#define SFT_SYSTEM_0x53_HCEN1STG                                (31)
#define MAX_SYSTEM_0x53_HCEN1STG                                (0x1)
#define MSK_SYSTEM_0x53_HCEN1STG                                (0x1 << SFT_SYSTEM_0x53_HCEN1STG)
#define SFT_SYSTEM_0x53_BPDWA1V                                 (30)
#define MAX_SYSTEM_0x53_BPDWA1V                                 (0x1)
#define MSK_SYSTEM_0x53_BPDWA1V                                 (0x1 << SFT_SYSTEM_0x53_BPDWA1V)
#define SFT_SYSTEM_0x53_RST                                     (29)
#define MAX_SYSTEM_0x53_RST                                     (0x1)
#define MSK_SYSTEM_0x53_RST                                     (0x1 << SFT_SYSTEM_0x53_RST)
#define SFT_SYSTEM_0x53_MICEN                                   (28)
#define MAX_SYSTEM_0x53_MICEN                                   (0x1)
#define MSK_SYSTEM_0x53_MICEN                                   (0x1 << SFT_SYSTEM_0x53_MICEN)
#define SFT_SYSTEM_0x53_R2REN                                   (25)
#define MAX_SYSTEM_0x53_R2REN                                   (0x1)
#define MSK_SYSTEM_0x53_R2REN                                   (0x1 << SFT_SYSTEM_0x53_R2REN)
#define SFT_SYSTEM_0x53_DWAMODE                                 (24)
#define MAX_SYSTEM_0x53_DWAMODE                                 (0x1)
#define MSK_SYSTEM_0x53_DWAMODE                                 (0x1 << SFT_SYSTEM_0x53_DWAMODE)
#define SFT_SYSTEM_0x53_VCMSEL                                  (23)
#define MAX_SYSTEM_0x53_VCMSEL                                  (0x1)
#define MSK_SYSTEM_0x53_VCMSEL                                  (0x1 << SFT_SYSTEM_0x53_VCMSEL)
#define SFT_SYSTEM_0x53_CALLATCH                                (22)
#define MAX_SYSTEM_0x53_CALLATCH                                (0x1)
#define MSK_SYSTEM_0x53_CALLATCH                                (0x1 << SFT_SYSTEM_0x53_CALLATCH)
#define SFT_SYSTEM_0x53_OPENLOOPCAL1V                           (21)
#define MAX_SYSTEM_0x53_OPENLOOPCAL1V                           (0x1)
#define MSK_SYSTEM_0x53_OPENLOOPCAL1V                           (0x1 << SFT_SYSTEM_0x53_OPENLOOPCAL1V)
#define SFT_SYSTEM_0x53_STG2LSEN1V                              (20)
#define MAX_SYSTEM_0x53_STG2LSEN1V                              (0x1)
#define MSK_SYSTEM_0x53_STG2LSEN1V                              (0x1 << SFT_SYSTEM_0x53_STG2LSEN1V)
#define SFT_SYSTEM_0x53_MICDACEN                                (19)
#define MAX_SYSTEM_0x53_MICDACEN                                (0x1)
#define MSK_SYSTEM_0x53_MICDACEN                                (0x1 << SFT_SYSTEM_0x53_MICDACEN)
#define SFT_SYSTEM_0x53_MICGAIN                                 (15)
#define MAX_SYSTEM_0x53_MICGAIN                                 (0xF)
#define MSK_SYSTEM_0x53_MICGAIN                                 (0xF << SFT_SYSTEM_0x53_MICGAIN)
#define SFT_SYSTEM_0x53_DCCOMPEN                                (14)
#define MAX_SYSTEM_0x53_DCCOMPEN                                (0x1)
#define MSK_SYSTEM_0x53_DCCOMPEN                                (0x1 << SFT_SYSTEM_0x53_DCCOMPEN)
#define SFT_SYSTEM_0x53_MICSINGLEEN                             (13)
#define MAX_SYSTEM_0x53_MICSINGLEEN                             (0x1)
#define MSK_SYSTEM_0x53_MICSINGLEEN                             (0x1 << SFT_SYSTEM_0x53_MICSINGLEEN)
#define SFT_SYSTEM_0x53_MICDACIH                                (5)
#define MAX_SYSTEM_0x53_MICDACIH                                (0xFF)
#define MSK_SYSTEM_0x53_MICDACIH                                (0xFF << SFT_SYSTEM_0x53_MICDACIH)
#define SFT_SYSTEM_0x53_MICDACIT                                (3)
#define MAX_SYSTEM_0x53_MICDACIT                                (0x3)
#define MSK_SYSTEM_0x53_MICDACIT                                (0x3 << SFT_SYSTEM_0x53_MICDACIT)
#define SFT_SYSTEM_0x53_MICIRSEL1                               (2)
#define MAX_SYSTEM_0x53_MICIRSEL1                               (0x1)
#define MSK_SYSTEM_0x53_MICIRSEL1                               (0x1 << SFT_SYSTEM_0x53_MICIRSEL1)
#define SFT_SYSTEM_0x53_ISEL                                    (0)
#define MAX_SYSTEM_0x53_ISEL                                    (0x3)
#define MSK_SYSTEM_0x53_ISEL                                    (0x3 << SFT_SYSTEM_0x53_ISEL)
#define REG_SYSTEM_0x54                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x54 * 4))
#define SFT_SYSTEM_0x54_DACSEL                                  (28)
#define MAX_SYSTEM_0x54_DACSEL                                  (0xF)
#define MSK_SYSTEM_0x54_DACSEL                                  (0xF << SFT_SYSTEM_0x54_DACSEL)
#define SFT_SYSTEM_0x54_DACDWAMODE_SEL                          (27)
#define MAX_SYSTEM_0x54_DACDWAMODE_SEL                          (0x1)
#define MSK_SYSTEM_0x54_DACDWAMODE_SEL                          (0x1 << SFT_SYSTEM_0x54_DACDWAMODE_SEL)
#define SFT_SYSTEM_0x54_DACMUTE                                 (26)
#define MAX_SYSTEM_0x54_DACMUTE                                 (0x1)
#define MSK_SYSTEM_0x54_DACMUTE                                 (0x1 << SFT_SYSTEM_0x54_DACMUTE)
#define SFT_SYSTEM_0x54_DACG                                    (22)
#define MAX_SYSTEM_0x54_DACG                                    (0xF)
#define MSK_SYSTEM_0x54_DACG                                    (0xF << SFT_SYSTEM_0x54_DACG)
#define SFT_SYSTEM_0x54_DACLEN                                  (21)
#define MAX_SYSTEM_0x54_DACLEN                                  (0x1)
#define MSK_SYSTEM_0x54_DACLEN                                  (0x1 << SFT_SYSTEM_0x54_DACLEN)
#define SFT_SYSTEM_0x54_DACDRVEN                                (19)
#define MAX_SYSTEM_0x54_DACDRVEN                                (0x1)
#define MSK_SYSTEM_0x54_DACDRVEN                                (0x1 << SFT_SYSTEM_0x54_DACDRVEN)
#define SFT_SYSTEM_0x54_LENVCMD                                 (18)
#define MAX_SYSTEM_0x54_LENVCMD                                 (0x1)
#define MSK_SYSTEM_0x54_LENVCMD                                 (0x1 << SFT_SYSTEM_0x54_LENVCMD)
#define SFT_SYSTEM_0x54_LENDCOC                                 (16)
#define MAX_SYSTEM_0x54_LENDCOC                                 (0x1)
#define MSK_SYSTEM_0x54_LENDCOC                                 (0x1 << SFT_SYSTEM_0x54_LENDCOC)
#define SFT_SYSTEM_0x54_ENDACCAL                                (14)
#define MAX_SYSTEM_0x54_ENDACCAL                                (0x1)
#define MSK_SYSTEM_0x54_ENDACCAL                                (0x1 << SFT_SYSTEM_0x54_ENDACCAL)
#define SFT_SYSTEM_0x54_DIFFEN                                  (13)
#define MAX_SYSTEM_0x54_DIFFEN                                  (0x1)
#define MSK_SYSTEM_0x54_DIFFEN                                  (0x1 << SFT_SYSTEM_0x54_DIFFEN)
#define SFT_SYSTEM_0x54_DCOCHG                                  (11)
#define MAX_SYSTEM_0x54_DCOCHG                                  (0x3)
#define MSK_SYSTEM_0x54_DCOCHG                                  (0x3 << SFT_SYSTEM_0x54_DCOCHG)
#define SFT_SYSTEM_0x54_ADJDACREF                               (6)
#define MAX_SYSTEM_0x54_ADJDACREF                               (0x1F)
#define MSK_SYSTEM_0x54_ADJDACREF                               (0x1F << SFT_SYSTEM_0x54_ADJDACREF)
#define SFT_SYSTEM_0x54_VCMSEL                                  (5)
#define MAX_SYSTEM_0x54_VCMSEL                                  (0x1)
#define MSK_SYSTEM_0x54_VCMSEL                                  (0x1 << SFT_SYSTEM_0x54_VCMSEL)
#define SFT_SYSTEM_0x54_OCENDAC                                 (4)
#define MAX_SYSTEM_0x54_OCENDAC                                 (0x1)
#define MSK_SYSTEM_0x54_OCENDAC                                 (0x1 << SFT_SYSTEM_0x54_OCENDAC)
#define SFT_SYSTEM_0x54_OSCDAC                                  (2)
#define MAX_SYSTEM_0x54_OSCDAC                                  (0x3)
#define MSK_SYSTEM_0x54_OSCDAC                                  (0x3 << SFT_SYSTEM_0x54_OSCDAC)
#define SFT_SYSTEM_0x54_CALCON_SEL                              (1)
#define MAX_SYSTEM_0x54_CALCON_SEL                              (0x1)
#define MSK_SYSTEM_0x54_CALCON_SEL                              (0x1 << SFT_SYSTEM_0x54_CALCON_SEL)
#define SFT_SYSTEM_0x54_HPDAC                                   (0)
#define MAX_SYSTEM_0x54_HPDAC                                   (0x1)
#define MSK_SYSTEM_0x54_HPDAC                                   (0x1 << SFT_SYSTEM_0x54_HPDAC)
#define REG_SYSTEM_0x55                                         (*(volatile unsigned long*)(MDU_SYSTEM_BASE_ADDR + 0x55 * 4))
#define SFT_SYSTEM_0x55_HC0V9                                   (30)
#define MAX_SYSTEM_0x55_HC0V9                                   (0x3)
#define MSK_SYSTEM_0x55_HC0V9                                   (0x3 << SFT_SYSTEM_0x55_HC0V9)
#define SFT_SYSTEM_0x55_SOUT0V9                                 (29)
#define MAX_SYSTEM_0x55_SOUT0V9                                 (0x1)
#define MSK_SYSTEM_0x55_SOUT0V9                                 (0x1 << SFT_SYSTEM_0x55_SOUT0V9)
#define SFT_SYSTEM_0x55_OCT0V9                                  (27)
#define MAX_SYSTEM_0x55_OCT0V9                                  (0x3)
#define MSK_SYSTEM_0x55_OCT0V9                                  (0x3 << SFT_SYSTEM_0x55_OCT0V9)
#define SFT_SYSTEM_0x55_LOOPRST0V9                              (26)
#define MAX_SYSTEM_0x55_LOOPRST0V9                              (0x1)
#define MSK_SYSTEM_0x55_LOOPRST0V9                              (0x1 << SFT_SYSTEM_0x55_LOOPRST0V9)
#define SFT_SYSTEM_0x55_BPDWA0V9                                (25)
#define MAX_SYSTEM_0x55_BPDWA0V9                                (0x1)
#define MSK_SYSTEM_0x55_BPDWA0V9                                (0x1 << SFT_SYSTEM_0x55_BPDWA0V9)
#define SFT_SYSTEM_0x55_CALCK_SEL0V9                            (24)
#define MAX_SYSTEM_0x55_CALCK_SEL0V9                            (0x1)
#define MSK_SYSTEM_0x55_CALCK_SEL0V9                            (0x1 << SFT_SYSTEM_0x55_CALCK_SEL0V9)
#define SFT_SYSTEM_0x55_ENBS                                    (23)
#define MAX_SYSTEM_0x55_ENBS                                    (0x1)
#define MSK_SYSTEM_0x55_ENBS                                    (0x1 << SFT_SYSTEM_0x55_ENBS)
#define SFT_SYSTEM_0x55_VCMSEL                                  (22)
#define MAX_SYSTEM_0x55_VCMSEL                                  (0x1)
#define MSK_SYSTEM_0x55_VCMSEL                                  (0x1 << SFT_SYSTEM_0x55_VCMSEL)
#define SFT_SYSTEM_0x55_RFB_CTRL                                (21)
#define MAX_SYSTEM_0x55_RFB_CTRL                                (0x1)
#define MSK_SYSTEM_0x55_RFB_CTRL                                (0x1 << SFT_SYSTEM_0x55_RFB_CTRL)
#define SFT_SYSTEM_0x55_HC2S                                    (20)
#define MAX_SYSTEM_0x55_HC2S                                    (0x1)
#define MSK_SYSTEM_0x55_HC2S                                    (0x1 << SFT_SYSTEM_0x55_HC2S)
#define SFT_SYSTEM_0x55_DAC3RDHC0V9                             (19)
#define MAX_SYSTEM_0x55_DAC3RDHC0V9                             (0x1)
#define MSK_SYSTEM_0x55_DAC3RDHC0V9                             (0x1 << SFT_SYSTEM_0x55_DAC3RDHC0V9)
#define SFT_SYSTEM_0x55_ENIDACL                                 (18)
#define MAX_SYSTEM_0x55_ENIDACL                                 (0x1)
#define MSK_SYSTEM_0x55_ENIDACL                                 (0x1 << SFT_SYSTEM_0x55_ENIDACL)
#define SFT_SYSTEM_0x55_SPIRST_OVC                              (16)
#define MAX_SYSTEM_0x55_SPIRST_OVC                              (0x1)
#define MSK_SYSTEM_0x55_SPIRST_OVC                              (0x1 << SFT_SYSTEM_0x55_SPIRST_OVC)
#define SFT_SYSTEM_0x55_LMDCIN                                  (0)
#define MAX_SYSTEM_0x55_LMDCIN                                  (0xFF)
#define MSK_SYSTEM_0x55_LMDCIN                                  (0xFF << SFT_SYSTEM_0x55_LMDCIN)

#define MDU_PMU_BASE_ADDR                                       0x44000000
#define REG_PMU_0x00                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x00 * 4))
#define SFT_PMU_0x00_MEMCHK_BPS                                 (0)
#define MAX_PMU_0x00_MEMCHK_BPS                                 (0x1)
#define MSK_PMU_0x00_MEMCHK_BPS                                 (0x1 << SFT_PMU_0x00_MEMCHK_BPS)
#define SFT_PMU_0x00_FAST_BOOT                                  (1)
#define MAX_PMU_0x00_FAST_BOOT                                  (0x1)
#define MSK_PMU_0x00_FAST_BOOT                                  (0x1 << SFT_PMU_0x00_FAST_BOOT)
#define SFT_PMU_0x00_GPIO_SLEEP                                 (31)
#define MAX_PMU_0x00_GPIO_SLEEP                                 (0x1)
#define MSK_PMU_0x00_GPIO_SLEEP                                 (0x1 << SFT_PMU_0x00_GPIO_SLEEP)
#define REG_PMU_0x01                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x01 * 4))
#define SFT_PMU_0x01_TOUCH_SELECT                               (0)
#define MAX_PMU_0x01_TOUCH_SELECT                               (0xF)
#define MSK_PMU_0x01_TOUCH_SELECT                               (0xF << SFT_PMU_0x01_TOUCH_SELECT)
#define SFT_PMU_0x01_TOUCH_INT_EN                               (4)
#define MAX_PMU_0x01_TOUCH_INT_EN                               (0xFFFF)
#define MSK_PMU_0x01_TOUCH_INT_EN                               (0xFFFF << SFT_PMU_0x01_TOUCH_INT_EN)
#define SFT_PMU_0x01_USBPLUG_INT_EN                             (20)
#define MAX_PMU_0x01_USBPLUG_INT_EN                             (0x1)
#define MSK_PMU_0x01_USBPLUG_INT_EN                             (0x1 << SFT_PMU_0x01_USBPLUG_INT_EN)
#define SFT_PMU_0x01_CLK_MOD                                    (21)
#define MAX_PMU_0x01_CLK_MOD                                    (0x1)
#define MSK_PMU_0x01_CLK_MOD                                    (0x1 << SFT_PMU_0x01_CLK_MOD)
#define REG_PMU_0x02                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x02 * 4))
#define SFT_PMU_0x02_WDT_RST_ANA                                (0)
#define MAX_PMU_0x02_WDT_RST_ANA                                (0x1)
#define MSK_PMU_0x02_WDT_RST_ANA                                (0x1 << SFT_PMU_0x02_WDT_RST_ANA)
#define SFT_PMU_0x02_WDT_RST_TOP                                (1)
#define MAX_PMU_0x02_WDT_RST_TOP                                (0x1)
#define MSK_PMU_0x02_WDT_RST_TOP                                (0x1 << SFT_PMU_0x02_WDT_RST_TOP)
#define SFT_PMU_0x02_WDT_RST_AON                                (2)
#define MAX_PMU_0x02_WDT_RST_AON                                (0x1)
#define MSK_PMU_0x02_WDT_RST_AON                                (0x1 << SFT_PMU_0x02_WDT_RST_AON)
#define SFT_PMU_0x02_WDT_RST_AWT                                (3)
#define MAX_PMU_0x02_WDT_RST_AWT                                (0x1)
#define MSK_PMU_0x02_WDT_RST_AWT                                (0x1 << SFT_PMU_0x02_WDT_RST_AWT)
#define SFT_PMU_0x02_WDT_RST_GPIO                               (4)
#define MAX_PMU_0x02_WDT_RST_GPIO                               (0x1)
#define MSK_PMU_0x02_WDT_RST_GPIO                               (0x1 << SFT_PMU_0x02_WDT_RST_GPIO)
#define SFT_PMU_0x02_WDT_RST_RTC                                (5)
#define MAX_PMU_0x02_WDT_RST_RTC                                (0x1)
#define MSK_PMU_0x02_WDT_RST_RTC                                (0x1 << SFT_PMU_0x02_WDT_RST_RTC)
#define SFT_PMU_0x02_WDT_RST_WDT                                (6)
#define MAX_PMU_0x02_WDT_RST_WDT                                (0x1)
#define MSK_PMU_0x02_WDT_RST_WDT                                (0x1 << SFT_PMU_0x02_WDT_RST_WDT)
#define SFT_PMU_0x02_WDT_RST_PMU                                (7)
#define MAX_PMU_0x02_WDT_RST_PMU                                (0x1)
#define MSK_PMU_0x02_WDT_RST_PMU                                (0x1 << SFT_PMU_0x02_WDT_RST_PMU)
#define SFT_PMU_0x02_WDT_RST_PHY                                (8)
#define MAX_PMU_0x02_WDT_RST_PHY                                (0x1)
#define MSK_PMU_0x02_WDT_RST_PHY                                (0x1 << SFT_PMU_0x02_WDT_RST_PHY)
#define REG_PMU_0x03                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x03 * 4))
#define REG_PMU_0x40                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x40 * 4))
#define SFT_PMU_0x40_WAKE1_DELAY                                (0)
#define MAX_PMU_0x40_WAKE1_DELAY                                (0xF)
#define MSK_PMU_0x40_WAKE1_DELAY                                (0xF << SFT_PMU_0x40_WAKE1_DELAY)
#define SFT_PMU_0x40_WAKE2_DELAY                                (4)
#define MAX_PMU_0x40_WAKE2_DELAY                                (0xF)
#define MSK_PMU_0x40_WAKE2_DELAY                                (0xF << SFT_PMU_0x40_WAKE2_DELAY)
#define SFT_PMU_0x40_WAKE3_DELAY                                (8)
#define MAX_PMU_0x40_WAKE3_DELAY                                (0xF)
#define MSK_PMU_0x40_WAKE3_DELAY                                (0xF << SFT_PMU_0x40_WAKE3_DELAY)
#define SFT_PMU_0x40_HALT1_DELAY                                (12)
#define MAX_PMU_0x40_HALT1_DELAY                                (0xF)
#define MSK_PMU_0x40_HALT1_DELAY                                (0xF << SFT_PMU_0x40_HALT1_DELAY)
#define SFT_PMU_0x40_HALT2_DELAY                                (16)
#define MAX_PMU_0x40_HALT2_DELAY                                (0xF)
#define MSK_PMU_0x40_HALT2_DELAY                                (0xF << SFT_PMU_0x40_HALT2_DELAY)
#define SFT_PMU_0x40_HALT3_DELAY                                (20)
#define MAX_PMU_0x40_HALT3_DELAY                                (0xF)
#define MSK_PMU_0x40_HALT3_DELAY                                (0xF << SFT_PMU_0x40_HALT3_DELAY)
#define SFT_PMU_0x40_HALT_VOLT                                  (24)
#define MAX_PMU_0x40_HALT_VOLT                                  (0x1)
#define MSK_PMU_0x40_HALT_VOLT                                  (0x1 << SFT_PMU_0x40_HALT_VOLT)
#define SFT_PMU_0x40_HALT_XTAL                                  (25)
#define MAX_PMU_0x40_HALT_XTAL                                  (0x1)
#define MSK_PMU_0x40_HALT_XTAL                                  (0x1 << SFT_PMU_0x40_HALT_XTAL)
#define SFT_PMU_0x40_HALT_CORE                                  (26)
#define MAX_PMU_0x40_HALT_CORE                                  (0x1)
#define MSK_PMU_0x40_HALT_CORE                                  (0x1 << SFT_PMU_0x40_HALT_CORE)
#define SFT_PMU_0x40_HALT_FLASH                                 (27)
#define MAX_PMU_0x40_HALT_FLASH                                 (0x1)
#define MSK_PMU_0x40_HALT_FLASH                                 (0x1 << SFT_PMU_0x40_HALT_FLASH)
#define SFT_PMU_0x40_HALT_ROSC                                  (28)
#define MAX_PMU_0x40_HALT_ROSC                                  (0x1)
#define MSK_PMU_0x40_HALT_ROSC                                  (0x1 << SFT_PMU_0x40_HALT_ROSC)
#define SFT_PMU_0x40_HALT_RESTEN                                (29)
#define MAX_PMU_0x40_HALT_RESTEN                                (0x1)
#define MSK_PMU_0x40_HALT_RESTEN                                (0x1 << SFT_PMU_0x40_HALT_RESTEN)
#define SFT_PMU_0x40_HALT_ISOLAT                                (30)
#define MAX_PMU_0x40_HALT_ISOLAT                                (0x1)
#define MSK_PMU_0x40_HALT_ISOLAT                                (0x1 << SFT_PMU_0x40_HALT_ISOLAT)
#define SFT_PMU_0x40_HALT_CLKENA                                (31)
#define MAX_PMU_0x40_HALT_CLKENA                                (0x1)
#define MSK_PMU_0x40_HALT_CLKENA                                (0x1 << SFT_PMU_0x40_HALT_CLKENA)
#define REG_PMU_0x41                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x41 * 4))
#define SFT_PMU_0x41_LPO_CONFIG                                 (0)
#define MAX_PMU_0x41_LPO_CONFIG                                 (0x3)
#define MSK_PMU_0x41_LPO_CONFIG                                 (0x3 << SFT_PMU_0x41_LPO_CONFIG)
#define SFT_PMU_0x41_FLSHSCK_IOCAP                              (2)
#define MAX_PMU_0x41_FLSHSCK_IOCAP                              (0x3)
#define MSK_PMU_0x41_FLSHSCK_IOCAP                              (0x3 << SFT_PMU_0x41_FLSHSCK_IOCAP)
#define SFT_PMU_0x41_WAKEUP_ENA                                 (4)
#define MAX_PMU_0x41_WAKEUP_ENA                                 (0x3F)
#define MSK_PMU_0x41_WAKEUP_ENA                                 (0x3F << SFT_PMU_0x41_WAKEUP_ENA)
#define SFT_PMU_0x41_IO_DRV                                     (10)
#define MAX_PMU_0x41_IO_DRV                                     (0x3)
#define MSK_PMU_0x41_IO_DRV                                     (0x3 << SFT_PMU_0x41_IO_DRV)
#define SFT_PMU_0x41_XTAL_SEL                                   (14)
#define MAX_PMU_0x41_XTAL_SEL                                   (0x1)
#define MSK_PMU_0x41_XTAL_SEL                                   (0x1 << SFT_PMU_0x41_XTAL_SEL)
#define SFT_PMU_0x41_HALT_LPO                                   (24)
#define MAX_PMU_0x41_HALT_LPO                                   (0x1)
#define MSK_PMU_0x41_HALT_LPO                                   (0x1 << SFT_PMU_0x41_HALT_LPO)
#define SFT_PMU_0x41_HALT_BUSRST                                (25)
#define MAX_PMU_0x41_HALT_BUSRST                                (0x1)
#define MSK_PMU_0x41_HALT_BUSRST                                (0x1 << SFT_PMU_0x41_HALT_BUSRST)
#define SFT_PMU_0x41_HALT_BUSISO                                (26)
#define MAX_PMU_0x41_HALT_BUSISO                                (0x1)
#define MSK_PMU_0x41_HALT_BUSISO                                (0x1 << SFT_PMU_0x41_HALT_BUSISO)
#define SFT_PMU_0x41_HALT_BUSPWD                                (27)
#define MAX_PMU_0x41_HALT_BUSPWD                                (0x1)
#define MSK_PMU_0x41_HALT_BUSPWD                                (0x1 << SFT_PMU_0x41_HALT_BUSPWD)
#define SFT_PMU_0x41_HALT_BLPISO                                (28)
#define MAX_PMU_0x41_HALT_BLPISO                                (0x1)
#define MSK_PMU_0x41_HALT_BLPISO                                (0x1 << SFT_PMU_0x41_HALT_BLPISO)
#define SFT_PMU_0x41_HALT_BLPPWD                                (29)
#define MAX_PMU_0x41_HALT_BLPPWD                                (0x1)
#define MSK_PMU_0x41_HALT_BLPPWD                                (0x1 << SFT_PMU_0x41_HALT_BLPPWD)
#define SFT_PMU_0x41_HALT_WLPISO                                (30)
#define MAX_PMU_0x41_HALT_WLPISO                                (0x1)
#define MSK_PMU_0x41_HALT_WLPISO                                (0x1 << SFT_PMU_0x41_HALT_WLPISO)
#define SFT_PMU_0x41_HALT_WLPPWD                                (31)
#define MAX_PMU_0x41_HALT_WLPPWD                                (0x1)
#define MSK_PMU_0x41_HALT_WLPPWD                                (0x1 << SFT_PMU_0x41_HALT_WLPPWD)
#define REG_PMU_0x43                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x43 * 4))
#define SFT_PMU_0x43_CLR_INT_TOUCHED                            (0)
#define MAX_PMU_0x43_CLR_INT_TOUCHED                            (0xFFFF)
#define MSK_PMU_0x43_CLR_INT_TOUCHED                            (0xFFFF << SFT_PMU_0x43_CLR_INT_TOUCHED)
#define SFT_PMU_0x43_CLR_INT_USBPLUG                            (16)
#define MAX_PMU_0x43_CLR_INT_USBPLUG                            (0x1)
#define MSK_PMU_0x43_CLR_INT_USBPLUG                            (0x1 << SFT_PMU_0x43_CLR_INT_USBPLUG)
#define SFT_PMU_0x43_CLR_WAKEUP                                 (17)
#define MAX_PMU_0x43_CLR_WAKEUP                                 (0x1)
#define MSK_PMU_0x43_CLR_WAKEUP                                 (0x1 << SFT_PMU_0x43_CLR_WAKEUP)
#define REG_PMU_0x70                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x70 * 4))
#define SFT_PMU_0x70_INT_TOUCHED                                (0)
#define MAX_PMU_0x70_INT_TOUCHED                                (0xFFFF)
#define MSK_PMU_0x70_INT_TOUCHED                                (0xFFFF << SFT_PMU_0x70_INT_TOUCHED)
#define SFT_PMU_0x70_INT_USBPLUG                                (16)
#define MAX_PMU_0x70_INT_USBPLUG                                (0x1)
#define MSK_PMU_0x70_INT_USBPLUG                                (0x1 << SFT_PMU_0x70_INT_USBPLUG)
#define REG_PMU_0x71                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x71 * 4))
#define SFT_PMU_0x71_TOUCH_STATE                                (0)
#define MAX_PMU_0x71_TOUCH_STATE                                (0xFFFF)
#define MSK_PMU_0x71_TOUCH_STATE                                (0xFFFF << SFT_PMU_0x71_TOUCH_STATE)
#define SFT_PMU_0x71_USBPLUG_STATE                              (16)
#define MAX_PMU_0x71_USBPLUG_STATE                              (0x1)
#define MSK_PMU_0x71_USBPLUG_STATE                              (0x1 << SFT_PMU_0x71_USBPLUG_STATE)
#define SFT_PMU_0x71_WAKEUP_SOURCE                              (20)
#define MAX_PMU_0x71_WAKEUP_SOURCE                              (0x1F)
#define MSK_PMU_0x71_WAKEUP_SOURCE                              (0x1F << SFT_PMU_0x71_WAKEUP_SOURCE)
#define REG_PMU_0x7C                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x7C * 4))
#define REG_PMU_0x7D                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x7D * 4))
#define SFT_PMU_0x7D_LCAL                                       (0)
#define MAX_PMU_0x7D_LCAL                                       (0xFF)
#define MSK_PMU_0x7D_LCAL                                       (0xFF << SFT_PMU_0x7D_LCAL)
#define SFT_PMU_0x7D_L                                          (8)
#define MAX_PMU_0x7D_L                                          (0x1)
#define MSK_PMU_0x7D_L                                          (0x1 << SFT_PMU_0x7D_L)
#define SFT_PMU_0x7D_ADC_CAL                                    (9)
#define MAX_PMU_0x7D_ADC_CAL                                    (0x3F)
#define MSK_PMU_0x7D_ADC_CAL                                    (0x3F << SFT_PMU_0x7D_ADC_CAL)
#define SFT_PMU_0x7D_BGCAL                                      (15)
#define MAX_PMU_0x7D_BGCAL                                      (0x3F)
#define MSK_PMU_0x7D_BGCAL                                      (0x3F << SFT_PMU_0x7D_BGCAL)
#define SFT_PMU_0x7D_MPLL_UNLOCK                                (21)
#define MAX_PMU_0x7D_MPLL_UNLOCK                                (0x1)
#define MSK_PMU_0x7D_MPLL_UNLOCK                                (0x1 << SFT_PMU_0x7D_MPLL_UNLOCK)
#define SFT_PMU_0x7D_DPLL_UNLOCK                                (22)
#define MAX_PMU_0x7D_DPLL_UNLOCK                                (0x1)
#define MSK_PMU_0x7D_DPLL_UNLOCK                                (0x1 << SFT_PMU_0x7D_DPLL_UNLOCK)
#define SFT_PMU_0x7D_H                                          (23)
#define MAX_PMU_0x7D_H                                          (0x1FF)
#define MSK_PMU_0x7D_H                                          (0x1FF << SFT_PMU_0x7D_H)
#define REG_PMU_0x7E                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x7E * 4))
#define SFT_PMU_0x7E_CBCAL                                      (0)
#define MAX_PMU_0x7E_CBCAL                                      (0x1F)
#define MSK_PMU_0x7E_CBCAL                                      (0x1F << SFT_PMU_0x7E_CBCAL)
#define SFT_PMU_0x7E_AD_STATE                                   (5)
#define MAX_PMU_0x7E_AD_STATE                                   (0xF)
#define MSK_PMU_0x7E_AD_STATE                                   (0xF << SFT_PMU_0x7E_AD_STATE)
#define SFT_PMU_0x7E_TD_STATES1                                 (9)
#define MAX_PMU_0x7E_TD_STATES1                                 (0x1FFF)
#define MSK_PMU_0x7E_TD_STATES1                                 (0x1FFF << SFT_PMU_0x7E_TD_STATES1)
#define REG_PMU_0x7F                                            (*(volatile unsigned long*)(MDU_PMU_BASE_ADDR + 0x7F * 4))

#define MDU_MPC_BASE_ADDR                                       0x0
#define REG_MPC_CTRL                                            (*(volatile unsigned long*)(MDU_MPC_BASE_ADDR + 0x00 * 4))
#define SFT_MPC_CTRL_SEC_LOCKDOWN                               (31)
#define MAX_MPC_CTRL_SEC_LOCKDOWN                               (0x1)
#define MSK_MPC_CTRL_SEC_LOCKDOWN                               (0x1 << SFT_MPC_CTRL_SEC_LOCKDOWN)
#define SFT_MPC_CTRL_AUTO_INCRESE                               (8)
#define MAX_MPC_CTRL_AUTO_INCRESE                               (0x1)
#define MSK_MPC_CTRL_AUTO_INCRESE                               (0x1 << SFT_MPC_CTRL_AUTO_INCRESE)
#define SFT_MPC_CTRL_GATING_ACK                                 (7)
#define MAX_MPC_CTRL_GATING_ACK                                 (0x1)
#define MSK_MPC_CTRL_GATING_ACK                                 (0x1 << SFT_MPC_CTRL_GATING_ACK)
#define SFT_MPC_CTRL_GATING_REQ                                 (6)
#define MAX_MPC_CTRL_GATING_REQ                                 (0x1)
#define MSK_MPC_CTRL_GATING_REQ                                 (0x1 << SFT_MPC_CTRL_GATING_REQ)
#define SFT_MPC_CTRL_CFG_SEC_RESP                               (4)
#define MAX_MPC_CTRL_CFG_SEC_RESP                               (0x1)
#define MSK_MPC_CTRL_CFG_SEC_RESP                               (0x1 << SFT_MPC_CTRL_CFG_SEC_RESP)
#define REG_MPC_0x10                                            (*(volatile unsigned long*)(MDU_MPC_BASE_ADDR + 0x10 * 4))
#define REG_MPC_0x14                                            (*(volatile unsigned long*)(MDU_MPC_BASE_ADDR + 0x14 * 4))
#define SFT_MPC_0x14_BLK_SIZE                                   (0)
#define MAX_MPC_0x14_BLK_SIZE                                   (0xF)
#define MSK_MPC_0x14_BLK_SIZE                                   (0xF << SFT_MPC_0x14_BLK_SIZE)
#define REG_MPC_0x18                                            (*(volatile unsigned long*)(MDU_MPC_BASE_ADDR + 0x18 * 4))
#define REG_MPC_0x1C                                            (*(volatile unsigned long*)(MDU_MPC_BASE_ADDR + 0x1C * 4))

#define MDU_AONWDT_BASE_ADDR                                    0x44000600
#define REG_AONWDT_CONFIG                                       (*(volatile unsigned long*)(MDU_AONWDT_BASE_ADDR + 0x00 * 4))
#define SFT_AONWDT_CONFIG_WDKEY                                 (16)
#define MAX_AONWDT_CONFIG_WDKEY                                 (0xFF)
#define MSK_AONWDT_CONFIG_WDKEY                                 (0xFF << SFT_AONWDT_CONFIG_WDKEY)
#define SFT_AONWDT_CONFIG_WD_PERIOD                             (0)
#define MAX_AONWDT_CONFIG_WD_PERIOD                             (0xFFFF)
#define MSK_AONWDT_CONFIG_WD_PERIOD                             (0xFFFF << SFT_AONWDT_CONFIG_WD_PERIOD)

#define MDU_GPIO_BASE_ADDR                                      0x44000400
#define REG_GPIO_0x00                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x00 * 4))
#define SFT_GPIO_0x00_INPUT                                     (0)
#define MAX_GPIO_0x00_INPUT                                     (0x1)
#define MSK_GPIO_0x00_INPUT                                     (0x1 << SFT_GPIO_0x00_INPUT)
#define SFT_GPIO_0x00_OUTPUT                                    (1)
#define MAX_GPIO_0x00_OUTPUT                                    (0x1)
#define MSK_GPIO_0x00_OUTPUT                                    (0x1 << SFT_GPIO_0x00_OUTPUT)
#define SFT_GPIO_0x00_INPUT_ENA                                 (2)
#define MAX_GPIO_0x00_INPUT_ENA                                 (0x1)
#define MSK_GPIO_0x00_INPUT_ENA                                 (0x1 << SFT_GPIO_0x00_INPUT_ENA)
#define SFT_GPIO_0x00_OUTPUT_ENA                                (3)
#define MAX_GPIO_0x00_OUTPUT_ENA                                (0x1)
#define MSK_GPIO_0x00_OUTPUT_ENA                                (0x1 << SFT_GPIO_0x00_OUTPUT_ENA)
#define SFT_GPIO_0x00_PULL_MODE                                 (4)
#define MAX_GPIO_0x00_PULL_MODE                                 (0x1)
#define MSK_GPIO_0x00_PULL_MODE                                 (0x1 << SFT_GPIO_0x00_PULL_MODE)
#define SFT_GPIO_0x00_PULL_ENA                                  (5)
#define MAX_GPIO_0x00_PULL_ENA                                  (0x1)
#define MSK_GPIO_0x00_PULL_ENA                                  (0x1 << SFT_GPIO_0x00_PULL_ENA)
#define SFT_GPIO_0x00_FUN_ENA                                   (6)
#define MAX_GPIO_0x00_FUN_ENA                                   (0x1)
#define MSK_GPIO_0x00_FUN_ENA                                   (0x1 << SFT_GPIO_0x00_FUN_ENA)
#define SFT_GPIO_0x00_INPUT_MONITOR                             (7)
#define MAX_GPIO_0x00_INPUT_MONITOR                             (0x1)
#define MSK_GPIO_0x00_INPUT_MONITOR                             (0x1 << SFT_GPIO_0x00_INPUT_MONITOR)
#define SFT_GPIO_0x00_CAPACITY                                  (8)
#define MAX_GPIO_0x00_CAPACITY                                  (0x3)
#define MSK_GPIO_0x00_CAPACITY                                  (0x3 << SFT_GPIO_0x00_CAPACITY)
#define SFT_GPIO_0x00_INT_TYPE                                  (10)
#define MAX_GPIO_0x00_INT_TYPE                                  (0x3)
#define MSK_GPIO_0x00_INT_TYPE                                  (0x3 << SFT_GPIO_0x00_INT_TYPE)
#define SFT_GPIO_0x00_INT_ENA                                   (12)
#define MAX_GPIO_0x00_INT_ENA                                   (0x1)
#define MSK_GPIO_0x00_INT_ENA                                   (0x1 << SFT_GPIO_0x00_INT_ENA)
#define SFT_GPIO_0x00_INT_CLEAR                                 (13)
#define MAX_GPIO_0x00_INT_CLEAR                                 (0x1)
#define MSK_GPIO_0x00_INT_CLEAR                                 (0x1 << SFT_GPIO_0x00_INT_CLEAR)
#define REG_GPIO_0x01                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x01 * 4))
#define SFT_GPIO_0x01_CONFIG                                    (0)
#define MAX_GPIO_0x01_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x01_CONFIG                                    (0x3FF << SFT_GPIO_0x01_CONFIG)
#define REG_GPIO_0x02                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x02 * 4))
#define SFT_GPIO_0x02_CONFIG                                    (0)
#define MAX_GPIO_0x02_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x02_CONFIG                                    (0x3FF << SFT_GPIO_0x02_CONFIG)
#define REG_GPIO_0x03                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x03 * 4))
#define SFT_GPIO_0x03_CONFIG                                    (0)
#define MAX_GPIO_0x03_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x03_CONFIG                                    (0x3FF << SFT_GPIO_0x03_CONFIG)
#define REG_GPIO_0x04                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x04 * 4))
#define SFT_GPIO_0x04_CONFIG                                    (0)
#define MAX_GPIO_0x04_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x04_CONFIG                                    (0x3FF << SFT_GPIO_0x04_CONFIG)
#define REG_GPIO_0x05                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x05 * 4))
#define SFT_GPIO_0x05_CONFIG                                    (0)
#define MAX_GPIO_0x05_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x05_CONFIG                                    (0x3FF << SFT_GPIO_0x05_CONFIG)
#define REG_GPIO_0x06                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x06 * 4))
#define SFT_GPIO_0x06_CONFIG                                    (0)
#define MAX_GPIO_0x06_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x06_CONFIG                                    (0x3FF << SFT_GPIO_0x06_CONFIG)
#define REG_GPIO_0x07                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x07 * 4))
#define SFT_GPIO_0x07_CONFIG                                    (0)
#define MAX_GPIO_0x07_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x07_CONFIG                                    (0x3FF << SFT_GPIO_0x07_CONFIG)
#define REG_GPIO_0x08                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x08 * 4))
#define SFT_GPIO_0x08_CONFIG                                    (0)
#define MAX_GPIO_0x08_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x08_CONFIG                                    (0x3FF << SFT_GPIO_0x08_CONFIG)
#define REG_GPIO_0x09                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x09 * 4))
#define SFT_GPIO_0x09_CONFIG                                    (0)
#define MAX_GPIO_0x09_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x09_CONFIG                                    (0x3FF << SFT_GPIO_0x09_CONFIG)
#define REG_GPIO_0x0A                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0A * 4))
#define SFT_GPIO_0x0A_CONFIG                                    (0)
#define MAX_GPIO_0x0A_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0A_CONFIG                                    (0x3FF << SFT_GPIO_0x0A_CONFIG)
#define REG_GPIO_0x0B                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0B * 4))
#define SFT_GPIO_0x0B_CONFIG                                    (0)
#define MAX_GPIO_0x0B_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0B_CONFIG                                    (0x3FF << SFT_GPIO_0x0B_CONFIG)
#define REG_GPIO_0x0C                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0C * 4))
#define SFT_GPIO_0x0C_CONFIG                                    (0)
#define MAX_GPIO_0x0C_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0C_CONFIG                                    (0x3FF << SFT_GPIO_0x0C_CONFIG)
#define REG_GPIO_0x0D                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0D * 4))
#define SFT_GPIO_0x0D_CONFIG                                    (0)
#define MAX_GPIO_0x0D_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0D_CONFIG                                    (0x3FF << SFT_GPIO_0x0D_CONFIG)
#define REG_GPIO_0x0E                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0E * 4))
#define SFT_GPIO_0x0E_CONFIG                                    (0)
#define MAX_GPIO_0x0E_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0E_CONFIG                                    (0x3FF << SFT_GPIO_0x0E_CONFIG)
#define REG_GPIO_0x0F                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x0F * 4))
#define SFT_GPIO_0x0F_CONFIG                                    (0)
#define MAX_GPIO_0x0F_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x0F_CONFIG                                    (0x3FF << SFT_GPIO_0x0F_CONFIG)
#define REG_GPIO_0x10                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x10 * 4))
#define SFT_GPIO_0x10_CONFIG                                    (0)
#define MAX_GPIO_0x10_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x10_CONFIG                                    (0x3FF << SFT_GPIO_0x10_CONFIG)
#define REG_GPIO_0x11                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x11 * 4))
#define SFT_GPIO_0x11_CONFIG                                    (0)
#define MAX_GPIO_0x11_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x11_CONFIG                                    (0x3FF << SFT_GPIO_0x11_CONFIG)
#define REG_GPIO_0x12                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x12 * 4))
#define SFT_GPIO_0x12_CONFIG                                    (0)
#define MAX_GPIO_0x12_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x12_CONFIG                                    (0x3FF << SFT_GPIO_0x12_CONFIG)
#define REG_GPIO_0x13                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x13 * 4))
#define SFT_GPIO_0x13_CONFIG                                    (0)
#define MAX_GPIO_0x13_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x13_CONFIG                                    (0x3FF << SFT_GPIO_0x13_CONFIG)
#define REG_GPIO_0x14                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x14 * 4))
#define SFT_GPIO_0x14_CONFIG                                    (0)
#define MAX_GPIO_0x14_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x14_CONFIG                                    (0x3FF << SFT_GPIO_0x14_CONFIG)
#define REG_GPIO_0x15                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x15 * 4))
#define SFT_GPIO_0x15_CONFIG                                    (0)
#define MAX_GPIO_0x15_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x15_CONFIG                                    (0x3FF << SFT_GPIO_0x15_CONFIG)
#define REG_GPIO_0x16                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x16 * 4))
#define SFT_GPIO_0x16_CONFIG                                    (0)
#define MAX_GPIO_0x16_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x16_CONFIG                                    (0x3FF << SFT_GPIO_0x16_CONFIG)
#define REG_GPIO_0x17                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x17 * 4))
#define SFT_GPIO_0x17_CONFIG                                    (0)
#define MAX_GPIO_0x17_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x17_CONFIG                                    (0x3FF << SFT_GPIO_0x17_CONFIG)
#define REG_GPIO_0x18                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x18 * 4))
#define SFT_GPIO_0x18_CONFIG                                    (0)
#define MAX_GPIO_0x18_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x18_CONFIG                                    (0x3FF << SFT_GPIO_0x18_CONFIG)
#define REG_GPIO_0x19                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x19 * 4))
#define SFT_GPIO_0x19_CONFIG                                    (0)
#define MAX_GPIO_0x19_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x19_CONFIG                                    (0x3FF << SFT_GPIO_0x19_CONFIG)
#define REG_GPIO_0x1A                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1A * 4))
#define SFT_GPIO_0x1A_CONFIG                                    (0)
#define MAX_GPIO_0x1A_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1A_CONFIG                                    (0x3FF << SFT_GPIO_0x1A_CONFIG)
#define REG_GPIO_0x1B                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1B * 4))
#define SFT_GPIO_0x1B_CONFIG                                    (0)
#define MAX_GPIO_0x1B_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1B_CONFIG                                    (0x3FF << SFT_GPIO_0x1B_CONFIG)
#define REG_GPIO_0x1C                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1C * 4))
#define SFT_GPIO_0x1C_CONFIG                                    (0)
#define MAX_GPIO_0x1C_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1C_CONFIG                                    (0x3FF << SFT_GPIO_0x1C_CONFIG)
#define REG_GPIO_0x1D                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1D * 4))
#define SFT_GPIO_0x1D_CONFIG                                    (0)
#define MAX_GPIO_0x1D_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1D_CONFIG                                    (0x3FF << SFT_GPIO_0x1D_CONFIG)
#define REG_GPIO_0x1E                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1E * 4))
#define SFT_GPIO_0x1E_CONFIG                                    (0)
#define MAX_GPIO_0x1E_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1E_CONFIG                                    (0x3FF << SFT_GPIO_0x1E_CONFIG)
#define REG_GPIO_0x1F                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x1F * 4))
#define SFT_GPIO_0x1F_CONFIG                                    (0)
#define MAX_GPIO_0x1F_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x1F_CONFIG                                    (0x3FF << SFT_GPIO_0x1F_CONFIG)
#define REG_GPIO_0x20                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x20 * 4))
#define SFT_GPIO_0x20_CONFIG                                    (0)
#define MAX_GPIO_0x20_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x20_CONFIG                                    (0x3FF << SFT_GPIO_0x20_CONFIG)
#define REG_GPIO_0x21                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x21 * 4))
#define SFT_GPIO_0x21_CONFIG                                    (0)
#define MAX_GPIO_0x21_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x21_CONFIG                                    (0x3FF << SFT_GPIO_0x21_CONFIG)
#define REG_GPIO_0x22                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x22 * 4))
#define SFT_GPIO_0x22_CONFIG                                    (0)
#define MAX_GPIO_0x22_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x22_CONFIG                                    (0x3FF << SFT_GPIO_0x22_CONFIG)
#define REG_GPIO_0x23                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x23 * 4))
#define SFT_GPIO_0x23_CONFIG                                    (0)
#define MAX_GPIO_0x23_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x23_CONFIG                                    (0x3FF << SFT_GPIO_0x23_CONFIG)
#define REG_GPIO_0x24                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x24 * 4))
#define SFT_GPIO_0x24_CONFIG                                    (0)
#define MAX_GPIO_0x24_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x24_CONFIG                                    (0x3FF << SFT_GPIO_0x24_CONFIG)
#define REG_GPIO_0x25                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x25 * 4))
#define SFT_GPIO_0x25_CONFIG                                    (0)
#define MAX_GPIO_0x25_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x25_CONFIG                                    (0x3FF << SFT_GPIO_0x25_CONFIG)
#define REG_GPIO_0x26                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x26 * 4))
#define SFT_GPIO_0x26_CONFIG                                    (0)
#define MAX_GPIO_0x26_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x26_CONFIG                                    (0x3FF << SFT_GPIO_0x26_CONFIG)
#define REG_GPIO_0x27                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x27 * 4))
#define SFT_GPIO_0x27_CONFIG                                    (0)
#define MAX_GPIO_0x27_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x27_CONFIG                                    (0x3FF << SFT_GPIO_0x27_CONFIG)
#define REG_GPIO_0x28                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x28 * 4))
#define SFT_GPIO_0x28_CONFIG                                    (0)
#define MAX_GPIO_0x28_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x28_CONFIG                                    (0x3FF << SFT_GPIO_0x28_CONFIG)
#define REG_GPIO_0x29                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x29 * 4))
#define SFT_GPIO_0x29_CONFIG                                    (0)
#define MAX_GPIO_0x29_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x29_CONFIG                                    (0x3FF << SFT_GPIO_0x29_CONFIG)
#define REG_GPIO_0x2A                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2A * 4))
#define SFT_GPIO_0x2A_CONFIG                                    (0)
#define MAX_GPIO_0x2A_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2A_CONFIG                                    (0x3FF << SFT_GPIO_0x2A_CONFIG)
#define REG_GPIO_0x2B                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2B * 4))
#define SFT_GPIO_0x2B_CONFIG                                    (0)
#define MAX_GPIO_0x2B_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2B_CONFIG                                    (0x3FF << SFT_GPIO_0x2B_CONFIG)
#define REG_GPIO_0x2C                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2C * 4))
#define SFT_GPIO_0x2C_CONFIG                                    (0)
#define MAX_GPIO_0x2C_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2C_CONFIG                                    (0x3FF << SFT_GPIO_0x2C_CONFIG)
#define REG_GPIO_0x2D                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2D * 4))
#define SFT_GPIO_0x2D_CONFIG                                    (0)
#define MAX_GPIO_0x2D_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2D_CONFIG                                    (0x3FF << SFT_GPIO_0x2D_CONFIG)
#define REG_GPIO_0x2E                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2E * 4))
#define SFT_GPIO_0x2E_CONFIG                                    (0)
#define MAX_GPIO_0x2E_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2E_CONFIG                                    (0x3FF << SFT_GPIO_0x2E_CONFIG)
#define REG_GPIO_0x2F                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x2F * 4))
#define SFT_GPIO_0x2F_CONFIG                                    (0)
#define MAX_GPIO_0x2F_CONFIG                                    (0x3FF)
#define MSK_GPIO_0x2F_CONFIG                                    (0x3FF << SFT_GPIO_0x2F_CONFIG)
#define REG_GPIO_0x40                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x40 * 4))
#define REG_GPIO_0x41                                           (*(volatile unsigned long*)(MDU_GPIO_BASE_ADDR + 0x41 * 4))
#define SFT_GPIO_0x41_INTSTA                                    (0)
#define MAX_GPIO_0x41_INTSTA                                    (0xFFFF)
#define MSK_GPIO_0x41_INTSTA                                    (0xFFFF << SFT_GPIO_0x41_INTSTA)

#define MDU_RTC_BASE_ADDR                                       0x44000200
#define REG_RTC_0x00                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x00 * 4))
#define SFT_RTC_0x00_CLK_EN                                     (6)
#define MAX_RTC_0x00_CLK_EN                                     (0x1)
#define MSK_RTC_0x00_CLK_EN                                     (0x1 << SFT_RTC_0x00_CLK_EN)
#define SFT_RTC_0x00_TICK_INT                                   (5)
#define MAX_RTC_0x00_TICK_INT                                   (0x1)
#define MSK_RTC_0x00_TICK_INT                                   (0x1 << SFT_RTC_0x00_TICK_INT)
#define SFT_RTC_0x00_AON_INT                                    (4)
#define MAX_RTC_0x00_AON_INT                                    (0x1)
#define MSK_RTC_0x00_AON_INT                                    (0x1 << SFT_RTC_0x00_AON_INT)
#define SFT_RTC_0x00_TICK_INT_EN                                (3)
#define MAX_RTC_0x00_TICK_INT_EN                                (0x1)
#define MSK_RTC_0x00_TICK_INT_EN                                (0x1 << SFT_RTC_0x00_TICK_INT_EN)
#define SFT_RTC_0x00_AON_INT_EN                                 (2)
#define MAX_RTC_0x00_AON_INT_EN                                 (0x1)
#define MSK_RTC_0x00_AON_INT_EN                                 (0x1 << SFT_RTC_0x00_AON_INT_EN)
#define SFT_RTC_0x00_CNT_STOP                                   (1)
#define MAX_RTC_0x00_CNT_STOP                                   (0x1)
#define MSK_RTC_0x00_CNT_STOP                                   (0x1 << SFT_RTC_0x00_CNT_STOP)
#define SFT_RTC_0x00_CNT_RESET                                  (0)
#define MAX_RTC_0x00_CNT_RESET                                  (0x1)
#define MSK_RTC_0x00_CNT_RESET                                  (0x1 << SFT_RTC_0x00_CNT_RESET)
#define REG_RTC_0x01                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x01 * 4))
#define REG_RTC_0x02                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x02 * 4))
#define REG_RTC_0x03                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x03 * 4))
#define REG_RTC_0x04                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x04 * 4))
#define REG_RTC_0x05                                            (*(volatile unsigned long*)(MDU_RTC_BASE_ADDR + 0x05 * 4))

#define MDU_FLASH_BASE_ADDR                                     0x44030000
#define REG_FLASH_0x00                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x00 * 4))
#define REG_FLASH_0x01                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x01 * 4))
#define REG_FLASH_0x02                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x02 * 4))
#define SFT_FLASH_0x02_CLKG_BPS                                 (1)
#define MAX_FLASH_0x02_CLKG_BPS                                 (0x1)
#define MSK_FLASH_0x02_CLKG_BPS                                 (0x1 << SFT_FLASH_0x02_CLKG_BPS)
#define SFT_FLASH_0x02_SOFT_RSTN                                (0)
#define MAX_FLASH_0x02_SOFT_RSTN                                (0x1)
#define MSK_FLASH_0x02_SOFT_RSTN                                (0x1 << SFT_FLASH_0x02_SOFT_RSTN)
#define REG_FLASH_0x03                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x03 * 4))
#define REG_FLASH_0x04                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x04 * 4))
#define SFT_FLASH_0x04_BUSY_SW                                  (31)
#define MAX_FLASH_0x04_BUSY_SW                                  (0x1)
#define MSK_FLASH_0x04_BUSY_SW                                  (0x1 << SFT_FLASH_0x04_BUSY_SW)
#define SFT_FLASH_0x04_WP_VALUE                                 (30)
#define MAX_FLASH_0x04_WP_VALUE                                 (0x1)
#define MSK_FLASH_0x04_WP_VALUE                                 (0x1 << SFT_FLASH_0x04_WP_VALUE)
#define SFT_FLASH_0x04_OP_SW                                    (29)
#define MAX_FLASH_0x04_OP_SW                                    (0x1)
#define MSK_FLASH_0x04_OP_SW                                    (0x1 << SFT_FLASH_0x04_OP_SW)
#define REG_FLASH_0x05                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x05 * 4))
#define REG_FLASH_0x06                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x06 * 4))
#define REG_FLASH_0x07                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x07 * 4))
#define SFT_FLASH_0x07_RDSR_CMD_SEL                             (17)
#define MAX_FLASH_0x07_RDSR_CMD_SEL                             (0x1)
#define MSK_FLASH_0x07_RDSR_CMD_SEL                             (0x1 << SFT_FLASH_0x07_RDSR_CMD_SEL)
#define SFT_FLASH_0x07_WRSR_CMD_SEL                             (16)
#define MAX_FLASH_0x07_WRSR_CMD_SEL                             (0x1)
#define MSK_FLASH_0x07_WRSR_CMD_SEL                             (0x1 << SFT_FLASH_0x07_WRSR_CMD_SEL)
#define SFT_FLASH_0x07_RDSR_CMD_REG                             (8)
#define MAX_FLASH_0x07_RDSR_CMD_REG                             (0xFF)
#define MSK_FLASH_0x07_RDSR_CMD_REG                             (0xFF << SFT_FLASH_0x07_RDSR_CMD_REG)
#define SFT_FLASH_0x07_WRSR_CMD_REG                             (0)
#define MAX_FLASH_0x07_WRSR_CMD_REG                             (0xFF)
#define MSK_FLASH_0x07_WRSR_CMD_REG                             (0xFF << SFT_FLASH_0x07_WRSR_CMD_REG)
#define REG_FLASH_0x08                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x08 * 4))
#define REG_FLASH_0x09                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x09 * 4))
#define SFT_FLASH_0x09_OTP_SEL                                  (31)
#define MAX_FLASH_0x09_OTP_SEL                                  (0x1)
#define MSK_FLASH_0x09_OTP_SEL                                  (0x1 << SFT_FLASH_0x09_OTP_SEL)
#define SFT_FLASH_0x09_PW_WRITE                                 (30)
#define MAX_FLASH_0x09_PW_WRITE                                 (0x1)
#define MSK_FLASH_0x09_PW_WRITE                                 (0x1 << SFT_FLASH_0x09_PW_WRITE)
#define SFT_FLASH_0x09_M_VALUE                                  (22)
#define MAX_FLASH_0x09_M_VALUE                                  (0xFF)
#define MSK_FLASH_0x09_M_VALUE                                  (0xFF << SFT_FLASH_0x09_M_VALUE)
#define SFT_FLASH_0x09_DATA_SW_FLASH_SEL                        (19)
#define MAX_FLASH_0x09_DATA_SW_FLASH_SEL                        (0x7)
#define MSK_FLASH_0x09_DATA_SW_FLASH_SEL                        (0x7 << SFT_FLASH_0x09_DATA_SW_FLASH_SEL)
#define SFT_FLASH_0x09_DATA_FLASH_SW_SEL                        (16)
#define MAX_FLASH_0x09_DATA_FLASH_SW_SEL                        (0x7)
#define MSK_FLASH_0x09_DATA_FLASH_SW_SEL                        (0x7 << SFT_FLASH_0x09_DATA_FLASH_SW_SEL)
#define SFT_FLASH_0x09_CRC_ERR_COUNTER                          (8)
#define MAX_FLASH_0x09_CRC_ERR_COUNTER                          (0xFF)
#define MSK_FLASH_0x09_CRC_ERR_COUNTER                          (0xFF << SFT_FLASH_0x09_CRC_ERR_COUNTER)
#define SFT_FLASH_0x09_SR_DATA_FLASH                            (0)
#define MAX_FLASH_0x09_SR_DATA_FLASH                            (0xFF)
#define MSK_FLASH_0x09_SR_DATA_FLASH                            (0xFF << SFT_FLASH_0x09_SR_DATA_FLASH)
#define REG_FLASH_0x0A                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0A * 4))
#define SFT_FLASH_0x0A_FCLK_GATE_XAES                           (28)
#define MAX_FLASH_0x0A_FCLK_GATE_XAES                           (0x1)
#define MSK_FLASH_0x0A_FCLK_GATE_XAES                           (0x1 << SFT_FLASH_0x0A_FCLK_GATE_XAES)
#define SFT_FLASH_0x0A_ALLFF_REJ                                (27)
#define MAX_FLASH_0x0A_ALLFF_REJ                                (0x1)
#define MSK_FLASH_0x0A_ALLFF_REJ                                (0x1 << SFT_FLASH_0x0A_ALLFF_REJ)
#define SFT_FLASH_0x0A_CRC_EN                                   (26)
#define MAX_FLASH_0x0A_CRC_EN                                   (0x1)
#define MSK_FLASH_0x0A_CRC_EN                                   (0x1 << SFT_FLASH_0x0A_CRC_EN)
#define SFT_FLASH_0x0A_WRSR_DATA                                (10)
#define MAX_FLASH_0x0A_WRSR_DATA                                (0xFFFF)
#define MSK_FLASH_0x0A_WRSR_DATA                                (0xFFFF << SFT_FLASH_0x0A_WRSR_DATA)
#define SFT_FLASH_0x0A_FWREN_FLASH_CPU                          (9)
#define MAX_FLASH_0x0A_FWREN_FLASH_CPU                          (0x1)
#define MSK_FLASH_0x0A_FWREN_FLASH_CPU                          (0x1 << SFT_FLASH_0x0A_FWREN_FLASH_CPU)
#define SFT_FLASH_0x0A_MODE_SEL                                 (4)
#define MAX_FLASH_0x0A_MODE_SEL                                 (0x1F)
#define MSK_FLASH_0x0A_MODE_SEL                                 (0x1F << SFT_FLASH_0x0A_MODE_SEL)
#define SFT_FLASH_0x0A_CLK_CONF                                 (0)
#define MAX_FLASH_0x0A_CLK_CONF                                 (0xF)
#define MSK_FLASH_0x0A_CLK_CONF                                 (0xF << SFT_FLASH_0x0A_CLK_CONF)
#define REG_FLASH_0x0B                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0B * 4))
#define SFT_FLASH_0x0B_DPD_STATUS                               (31)
#define MAX_FLASH_0x0B_DPD_STATUS                               (0x1)
#define MSK_FLASH_0x0B_DPD_STATUS                               (0x1 << SFT_FLASH_0x0B_DPD_STATUS)
#define SFT_FLASH_0x0B_PREFETCH_VERSION                         (25)
#define MAX_FLASH_0x0B_PREFETCH_VERSION                         (0x1)
#define MSK_FLASH_0x0B_PREFETCH_VERSION                         (0x1 << SFT_FLASH_0x0B_PREFETCH_VERSION)
#define SFT_FLASH_0x0B_DPD_FBD                                  (24)
#define MAX_FLASH_0x0B_DPD_FBD                                  (0x1)
#define MSK_FLASH_0x0B_DPD_FBD                                  (0x1 << SFT_FLASH_0x0B_DPD_FBD)
#define SFT_FLASH_0x0B_TDP_TDPDD_DELAY_CNT                      (12)
#define MAX_FLASH_0x0B_TDP_TDPDD_DELAY_CNT                      (0xFFF)
#define MSK_FLASH_0x0B_TDP_TDPDD_DELAY_CNT                      (0xFFF << SFT_FLASH_0x0B_TDP_TDPDD_DELAY_CNT)
#define SFT_FLASH_0x0B_TRES1_TRDP_DELAY_CNT                     (0)
#define MAX_FLASH_0x0B_TRES1_TRDP_DELAY_CNT                     (0xFFF)
#define MSK_FLASH_0x0B_TRES1_TRDP_DELAY_CNT                     (0xFFF << SFT_FLASH_0x0B_TRES1_TRDP_DELAY_CNT)
#define REG_FLASH_0x0C                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0C * 4))
#define SFT_FLASH_0x0C_MEM_ADDR_CLR                             (31)
#define MAX_FLASH_0x0C_MEM_ADDR_CLR                             (0x1)
#define MSK_FLASH_0x0C_MEM_ADDR_CLR                             (0x1 << SFT_FLASH_0x0C_MEM_ADDR_CLR)
#define SFT_FLASH_0x0C_MEM_DATA                                 (0)
#define MAX_FLASH_0x0C_MEM_DATA                                 (0xFF)
#define MSK_FLASH_0x0C_MEM_DATA                                 (0xFF << SFT_FLASH_0x0C_MEM_DATA)
#define REG_FLASH_0x0D                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0D * 4))
#define SFT_FLASH_0x0D_SEC_ADDR0_SEC                            (25)
#define MAX_FLASH_0x0D_SEC_ADDR0_SEC                            (0x1)
#define MSK_FLASH_0x0D_SEC_ADDR0_SEC                            (0x1 << SFT_FLASH_0x0D_SEC_ADDR0_SEC)
#define SFT_FLASH_0x0D_SEC_ADDR0_EN                             (24)
#define MAX_FLASH_0x0D_SEC_ADDR0_EN                             (0x1)
#define MSK_FLASH_0x0D_SEC_ADDR0_EN                             (0x1 << SFT_FLASH_0x0D_SEC_ADDR0_EN)
#define SFT_FLASH_0x0D_SEC_STA_ADDR0                            (0)
#define MAX_FLASH_0x0D_SEC_STA_ADDR0                            (0xFFFFFF)
#define MSK_FLASH_0x0D_SEC_STA_ADDR0                            (0xFFFFFF << SFT_FLASH_0x0D_SEC_STA_ADDR0)
#define REG_FLASH_0x0E                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0E * 4))
#define SFT_FLASH_0x0E_SEC_END_ADDR0                            (0)
#define MAX_FLASH_0x0E_SEC_END_ADDR0                            (0xFFFFFF)
#define MSK_FLASH_0x0E_SEC_END_ADDR0                            (0xFFFFFF << SFT_FLASH_0x0E_SEC_END_ADDR0)
#define REG_FLASH_0x0F                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x0F * 4))
#define SFT_FLASH_0x0F_SEC_ADDR1_SEC                            (25)
#define MAX_FLASH_0x0F_SEC_ADDR1_SEC                            (0x1)
#define MSK_FLASH_0x0F_SEC_ADDR1_SEC                            (0x1 << SFT_FLASH_0x0F_SEC_ADDR1_SEC)
#define SFT_FLASH_0x0F_SEC_ADDR1_EN                             (24)
#define MAX_FLASH_0x0F_SEC_ADDR1_EN                             (0x1)
#define MSK_FLASH_0x0F_SEC_ADDR1_EN                             (0x1 << SFT_FLASH_0x0F_SEC_ADDR1_EN)
#define SFT_FLASH_0x0F_SEC_STA_ADDR1                            (0)
#define MAX_FLASH_0x0F_SEC_STA_ADDR1                            (0xFFFFFF)
#define MSK_FLASH_0x0F_SEC_STA_ADDR1                            (0xFFFFFF << SFT_FLASH_0x0F_SEC_STA_ADDR1)
#define REG_FLASH_0x10                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x10 * 4))
#define SFT_FLASH_0x10_SEC_END_ADDR1                            (0)
#define MAX_FLASH_0x10_SEC_END_ADDR1                            (0xFFFFFF)
#define MSK_FLASH_0x10_SEC_END_ADDR1                            (0xFFFFFF << SFT_FLASH_0x10_SEC_END_ADDR1)
#define REG_FLASH_0x11                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x11 * 4))
#define SFT_FLASH_0x11_SEC_ADDR2_SEC                            (25)
#define MAX_FLASH_0x11_SEC_ADDR2_SEC                            (0x1)
#define MSK_FLASH_0x11_SEC_ADDR2_SEC                            (0x1 << SFT_FLASH_0x11_SEC_ADDR2_SEC)
#define SFT_FLASH_0x11_SEC_ADDR2_EN                             (24)
#define MAX_FLASH_0x11_SEC_ADDR2_EN                             (0x1)
#define MSK_FLASH_0x11_SEC_ADDR2_EN                             (0x1 << SFT_FLASH_0x11_SEC_ADDR2_EN)
#define SFT_FLASH_0x11_SEC_STA_ADDR2                            (0)
#define MAX_FLASH_0x11_SEC_STA_ADDR2                            (0xFFFFFF)
#define MSK_FLASH_0x11_SEC_STA_ADDR2                            (0xFFFFFF << SFT_FLASH_0x11_SEC_STA_ADDR2)
#define REG_FLASH_0x12                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x12 * 4))
#define SFT_FLASH_0x12_SEC_END_ADDR2                            (0)
#define MAX_FLASH_0x12_SEC_END_ADDR2                            (0xFFFFFF)
#define MSK_FLASH_0x12_SEC_END_ADDR2                            (0xFFFFFF << SFT_FLASH_0x12_SEC_END_ADDR2)
#define REG_FLASH_0x13                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x13 * 4))
#define SFT_FLASH_0x13_SEC_ADDR3_SEC                            (25)
#define MAX_FLASH_0x13_SEC_ADDR3_SEC                            (0x1)
#define MSK_FLASH_0x13_SEC_ADDR3_SEC                            (0x1 << SFT_FLASH_0x13_SEC_ADDR3_SEC)
#define SFT_FLASH_0x13_SEC_ADDR3_EN                             (24)
#define MAX_FLASH_0x13_SEC_ADDR3_EN                             (0x1)
#define MSK_FLASH_0x13_SEC_ADDR3_EN                             (0x1 << SFT_FLASH_0x13_SEC_ADDR3_EN)
#define SFT_FLASH_0x13_SEC_STA_ADDR3                            (0)
#define MAX_FLASH_0x13_SEC_STA_ADDR3                            (0xFFFFFF)
#define MSK_FLASH_0x13_SEC_STA_ADDR3                            (0xFFFFFF << SFT_FLASH_0x13_SEC_STA_ADDR3)
#define REG_FLASH_0x14                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x14 * 4))
#define SFT_FLASH_0x14_SEC_END_ADDR3                            (0)
#define MAX_FLASH_0x14_SEC_END_ADDR3                            (0xFFFFFF)
#define MSK_FLASH_0x14_SEC_END_ADDR3                            (0xFFFFFF << SFT_FLASH_0x14_SEC_END_ADDR3)
#define REG_FLASH_0x15                                          (*(volatile unsigned long*)(MDU_FLASH_BASE_ADDR + 0x15 * 4))
#define SFT_FLASH_0x15_OP_TYPE_SW                               (24)
#define MAX_FLASH_0x15_OP_TYPE_SW                               (0x1F)
#define MSK_FLASH_0x15_OP_TYPE_SW                               (0x1F << SFT_FLASH_0x15_OP_TYPE_SW)
#define SFT_FLASH_0x15_ADDR_SW_REG                              (0)
#define MAX_FLASH_0x15_ADDR_SW_REG                              (0xFFFFFF)
#define MSK_FLASH_0x15_ADDR_SW_REG                              (0xFFFFFF << SFT_FLASH_0x15_ADDR_SW_REG)

#define MDU_MBOX0_BASE_ADDR                                     0x41000000
#define REG_MBOX0_SMB_DEVID                                     (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x00 * 4))
#define REG_MBOX0_SMB_VERID                                     (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x01 * 4))
#define REG_MBOX0_SMB_CLKRST                                    (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x02 * 4))
#define SFT_MBOX0_SMB_CLKRST_SOFT_RESET                         (0)
#define MAX_MBOX0_SMB_CLKRST_SOFT_RESET                         (0x1)
#define MSK_MBOX0_SMB_CLKRST_SOFT_RESET                         (0x1 << SFT_MBOX0_SMB_CLKRST_SOFT_RESET)
#define SFT_MBOX0_SMB_CLKRST_CLKG_BYPASS                        (1)
#define MAX_MBOX0_SMB_CLKRST_CLKG_BYPASS                        (0x1)
#define MSK_MBOX0_SMB_CLKRST_CLKG_BYPASS                        (0x1 << SFT_MBOX0_SMB_CLKRST_CLKG_BYPASS)
#define REG_MBOX0_SMB_STATE                                     (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x03 * 4))
#define REG_MBOX0_READY                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x04 * 4))
#define SFT_MBOX0_READY_MAILBOX_READY                           (0)
#define MAX_MBOX0_READY_MAILBOX_READY                           (0x3)
#define MSK_MBOX0_READY_MAILBOX_READY                           (0x3 << SFT_MBOX0_READY_MAILBOX_READY)
#define REG_MBOX0_CLEAR                                         (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x05 * 4))
#define SFT_MBOX0_CLEAR_MAILBOX_CLEAR                           (0)
#define MAX_MBOX0_CLEAR_MAILBOX_CLEAR                           (0x3)
#define MSK_MBOX0_CLEAR_MAILBOX_CLEAR                           (0x3 << SFT_MBOX0_CLEAR_MAILBOX_CLEAR)
#define REG_MBOX0_SENDER                                        (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x06 * 4))
#define SFT_MBOX0_SENDER_SENDER                                 (0)
#define MAX_MBOX0_SENDER_SENDER                                 (0xFFFF)
#define MSK_MBOX0_SENDER_SENDER                                 (0xFFFF << SFT_MBOX0_SENDER_SENDER)
#define REG_MBOX0_RECEIVER                                      (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x07 * 4))
#define SFT_MBOX0_RECEIVER_RECEIVER                             (0)
#define MAX_MBOX0_RECEIVER_RECEIVER                             (0xFFFF)
#define MSK_MBOX0_RECEIVER_RECEIVER                             (0xFFFF << SFT_MBOX0_RECEIVER_RECEIVER)
#define REG_MBOX0_MAIL0_0                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x08 * 4))
#define REG_MBOX0_MAIL0_1                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x09 * 4))
#define REG_MBOX0_MAIL0_2                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0A * 4))
#define REG_MBOX0_MAIL0_3                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0B * 4))
#define REG_MBOX0_MAIL1_0                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0C * 4))
#define REG_MBOX0_MAIL1_1                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0D * 4))
#define REG_MBOX0_MAIL1_2                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0E * 4))
#define REG_MBOX0_MAIL1_3                                       (*(volatile unsigned long*)(MDU_MBOX0_BASE_ADDR + 0x0F * 4))

#define MDU_MBOX1_BASE_ADDR                                     0x41020000
#define REG_MBOX1_SMB_DEVID                                     (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x00 * 4))
#define REG_MBOX1_SMB_VERID                                     (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x01 * 4))
#define REG_MBOX1_SMB_CLKRST                                    (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x02 * 4))
#define SFT_MBOX1_SMB_CLKRST_SOFT_RESET                         (0)
#define MAX_MBOX1_SMB_CLKRST_SOFT_RESET                         (0x1)
#define MSK_MBOX1_SMB_CLKRST_SOFT_RESET                         (0x1 << SFT_MBOX1_SMB_CLKRST_SOFT_RESET)
#define SFT_MBOX1_SMB_CLKRST_CLKG_BYPASS                        (1)
#define MAX_MBOX1_SMB_CLKRST_CLKG_BYPASS                        (0x1)
#define MSK_MBOX1_SMB_CLKRST_CLKG_BYPASS                        (0x1 << SFT_MBOX1_SMB_CLKRST_CLKG_BYPASS)
#define REG_MBOX1_SMB_STATE                                     (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x03 * 4))
#define REG_MBOX1_READY                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x04 * 4))
#define SFT_MBOX1_READY_MAILBOX_READY                           (0)
#define MAX_MBOX1_READY_MAILBOX_READY                           (0x3)
#define MSK_MBOX1_READY_MAILBOX_READY                           (0x3 << SFT_MBOX1_READY_MAILBOX_READY)
#define REG_MBOX1_CLEAR                                         (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x05 * 4))
#define SFT_MBOX1_CLEAR_MAILBOX_CLEAR                           (0)
#define MAX_MBOX1_CLEAR_MAILBOX_CLEAR                           (0x3)
#define MSK_MBOX1_CLEAR_MAILBOX_CLEAR                           (0x3 << SFT_MBOX1_CLEAR_MAILBOX_CLEAR)
#define REG_MBOX1_SENDER                                        (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x06 * 4))
#define SFT_MBOX1_SENDER_SENDER                                 (0)
#define MAX_MBOX1_SENDER_SENDER                                 (0xFFFF)
#define MSK_MBOX1_SENDER_SENDER                                 (0xFFFF << SFT_MBOX1_SENDER_SENDER)
#define REG_MBOX1_RECEIVER                                      (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x07 * 4))
#define SFT_MBOX1_RECEIVER_RECEIVER                             (0)
#define MAX_MBOX1_RECEIVER_RECEIVER                             (0xFFFF)
#define MSK_MBOX1_RECEIVER_RECEIVER                             (0xFFFF << SFT_MBOX1_RECEIVER_RECEIVER)
#define REG_MBOX1_MAIL0_0                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x08 * 4))
#define REG_MBOX1_MAIL0_1                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x09 * 4))
#define REG_MBOX1_MAIL0_2                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0A * 4))
#define REG_MBOX1_MAIL0_3                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0B * 4))
#define REG_MBOX1_MAIL1_0                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0C * 4))
#define REG_MBOX1_MAIL1_1                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0D * 4))
#define REG_MBOX1_MAIL1_2                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0E * 4))
#define REG_MBOX1_MAIL1_3                                       (*(volatile unsigned long*)(MDU_MBOX1_BASE_ADDR + 0x0F * 4))

#define MDU_GENER_DMA_BASE_ADDR                                 0x45020000
#define REG_GENER_DMA_0x00                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x00 * 4))
#define REG_GENER_DMA_0x01                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x01 * 4))
#define REG_GENER_DMA_0x02                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x02 * 4))
#define SFT_GENER_DMA_0x02_PRIO_MODE                            (2)
#define MAX_GENER_DMA_0x02_PRIO_MODE                            (0x1)
#define MSK_GENER_DMA_0x02_PRIO_MODE                            (0x1 << SFT_GENER_DMA_0x02_PRIO_MODE)
#define SFT_GENER_DMA_0x02_BPS_CLKGATE                          (1)
#define MAX_GENER_DMA_0x02_BPS_CLKGATE                          (0x1)
#define MSK_GENER_DMA_0x02_BPS_CLKGATE                          (0x1 << SFT_GENER_DMA_0x02_BPS_CLKGATE)
#define SFT_GENER_DMA_0x02_SOFT_RESET                           (0)
#define MAX_GENER_DMA_0x02_SOFT_RESET                           (0x1)
#define MSK_GENER_DMA_0x02_SOFT_RESET                           (0x1 << SFT_GENER_DMA_0x02_SOFT_RESET)
#define REG_GENER_DMA_0x04                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x04 * 4))
#define SFT_GENER_DMA_0x04_SECURE_ATTR                          (0)
#define MAX_GENER_DMA_0x04_SECURE_ATTR                          (0xFFF)
#define MSK_GENER_DMA_0x04_SECURE_ATTR                          (0xFFF << SFT_GENER_DMA_0x04_SECURE_ATTR)
#define REG_GENER_DMA_0x05                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x05 * 4))
#define SFT_GENER_DMA_0x05_PRIVILEGED_ATTR                      (0)
#define MAX_GENER_DMA_0x05_PRIVILEGED_ATTR                      (0xFFF)
#define MSK_GENER_DMA_0x05_PRIVILEGED_ATTR                      (0xFFF << SFT_GENER_DMA_0x05_PRIVILEGED_ATTR)
#define REG_GENER_DMA_0x06                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x06 * 4))
#define SFT_GENER_DMA_0x06_INT_STATUS_SECU                      (0)
#define MAX_GENER_DMA_0x06_INT_STATUS_SECU                      (0xFFF)
#define MSK_GENER_DMA_0x06_INT_STATUS_SECU                      (0xFFF << SFT_GENER_DMA_0x06_INT_STATUS_SECU)
#define REG_GENER_DMA_0x07                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x07 * 4))
#define SFT_GENER_DMA_0x07_INT_STATUS_NONSECU                   (0)
#define MAX_GENER_DMA_0x07_INT_STATUS_NONSECU                   (0xFFF)
#define MSK_GENER_DMA_0x07_INT_STATUS_NONSECU                   (0xFFF << SFT_GENER_DMA_0x07_INT_STATUS_NONSECU)
#define REG_GENER_DMA_0x10                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x10 * 4))
#define SFT_GENER_DMA_0x10_TRANS_LEN                            (16)
#define MAX_GENER_DMA_0x10_TRANS_LEN                            (0xFFFF)
#define MSK_GENER_DMA_0x10_TRANS_LEN                            (0xFFFF << SFT_GENER_DMA_0x10_TRANS_LEN)
#define SFT_GENER_DMA_0x10_CHN_PRIOPRITY                        (12)
#define MAX_GENER_DMA_0x10_CHN_PRIOPRITY                        (0x7)
#define MSK_GENER_DMA_0x10_CHN_PRIOPRITY                        (0x7 << SFT_GENER_DMA_0x10_CHN_PRIOPRITY)
#define SFT_GENER_DMA_0x10_DEST_ADDR_LOOP                       (11)
#define MAX_GENER_DMA_0x10_DEST_ADDR_LOOP                       (0x1)
#define MSK_GENER_DMA_0x10_DEST_ADDR_LOOP                       (0x1 << SFT_GENER_DMA_0x10_DEST_ADDR_LOOP)
#define SFT_GENER_DMA_0x10_SRC_ADDR_LOOP                        (10)
#define MAX_GENER_DMA_0x10_SRC_ADDR_LOOP                        (0x1)
#define MSK_GENER_DMA_0x10_SRC_ADDR_LOOP                        (0x1 << SFT_GENER_DMA_0x10_SRC_ADDR_LOOP)
#define SFT_GENER_DMA_0x10_DEST_ADDR_INC                        (9)
#define MAX_GENER_DMA_0x10_DEST_ADDR_INC                        (0x1)
#define MSK_GENER_DMA_0x10_DEST_ADDR_INC                        (0x1 << SFT_GENER_DMA_0x10_DEST_ADDR_INC)
#define SFT_GENER_DMA_0x10_SRC_ADDR_INC                         (8)
#define MAX_GENER_DMA_0x10_SRC_ADDR_INC                         (0x1)
#define MSK_GENER_DMA_0x10_SRC_ADDR_INC                         (0x1 << SFT_GENER_DMA_0x10_SRC_ADDR_INC)
#define SFT_GENER_DMA_0x10_DEST_DATA_WIDTH                      (6)
#define MAX_GENER_DMA_0x10_DEST_DATA_WIDTH                      (0x3)
#define MSK_GENER_DMA_0x10_DEST_DATA_WIDTH                      (0x3 << SFT_GENER_DMA_0x10_DEST_DATA_WIDTH)
#define SFT_GENER_DMA_0x10_SRC_DATA_WIDTH                       (4)
#define MAX_GENER_DMA_0x10_SRC_DATA_WIDTH                       (0x3)
#define MSK_GENER_DMA_0x10_SRC_DATA_WIDTH                       (0x3 << SFT_GENER_DMA_0x10_SRC_DATA_WIDTH)
#define SFT_GENER_DMA_0x10_DMA_MODE                             (3)
#define MAX_GENER_DMA_0x10_DMA_MODE                             (0x1)
#define MSK_GENER_DMA_0x10_DMA_MODE                             (0x1 << SFT_GENER_DMA_0x10_DMA_MODE)
#define SFT_GENER_DMA_0x10_HALF_FINISH_INTEN                    (2)
#define MAX_GENER_DMA_0x10_HALF_FINISH_INTEN                    (0x1)
#define MSK_GENER_DMA_0x10_HALF_FINISH_INTEN                    (0x1 << SFT_GENER_DMA_0x10_HALF_FINISH_INTEN)
#define SFT_GENER_DMA_0x10_FINISH_INTEN                         (1)
#define MAX_GENER_DMA_0x10_FINISH_INTEN                         (0x1)
#define MSK_GENER_DMA_0x10_FINISH_INTEN                         (0x1 << SFT_GENER_DMA_0x10_FINISH_INTEN)
#define SFT_GENER_DMA_0x10_DMA_EN                               (0)
#define MAX_GENER_DMA_0x10_DMA_EN                               (0x1)
#define MSK_GENER_DMA_0x10_DMA_EN                               (0x1 << SFT_GENER_DMA_0x10_DMA_EN)
#define REG_GENER_DMA_0x11                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x11 * 4))
#define REG_GENER_DMA_0x12                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x12 * 4))
#define REG_GENER_DMA_0x13                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x13 * 4))
#define REG_GENER_DMA_0x14                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x14 * 4))
#define REG_GENER_DMA_0x15                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x15 * 4))
#define REG_GENER_DMA_0x16                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x16 * 4))
#define REG_GENER_DMA_0x17                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x17 * 4))
#define SFT_GENER_DMA_0x17_DEST_BURST_LEN                       (26)
#define MAX_GENER_DMA_0x17_DEST_BURST_LEN                       (0x3)
#define MSK_GENER_DMA_0x17_DEST_BURST_LEN                       (0x3 << SFT_GENER_DMA_0x17_DEST_BURST_LEN)
#define SFT_GENER_DMA_0x17_SRC_BURST_LEN                        (24)
#define MAX_GENER_DMA_0x17_SRC_BURST_LEN                        (0x3)
#define MSK_GENER_DMA_0x17_SRC_BURST_LEN                        (0x3 << SFT_GENER_DMA_0x17_SRC_BURST_LEN)
#define SFT_GENER_DMA_0x17_BUS_ERR_INTEN                        (22)
#define MAX_GENER_DMA_0x17_BUS_ERR_INTEN                        (0x1)
#define MSK_GENER_DMA_0x17_BUS_ERR_INTEN                        (0x1 << SFT_GENER_DMA_0x17_BUS_ERR_INTEN)
#define SFT_GENER_DMA_0x17_DEST_SECU_ATTR                       (21)
#define MAX_GENER_DMA_0x17_DEST_SECU_ATTR                       (0x1)
#define MSK_GENER_DMA_0x17_DEST_SECU_ATTR                       (0x1 << SFT_GENER_DMA_0x17_DEST_SECU_ATTR)
#define SFT_GENER_DMA_0x17_SRC_SECU_ATTR                        (20)
#define MAX_GENER_DMA_0x17_SRC_SECU_ATTR                        (0x1)
#define MSK_GENER_DMA_0x17_SRC_SECU_ATTR                        (0x1 << SFT_GENER_DMA_0x17_SRC_SECU_ATTR)
#define SFT_GENER_DMA_0x17_DEST_WR_INTLV                        (16)
#define MAX_GENER_DMA_0x17_DEST_WR_INTLV                        (0xF)
#define MSK_GENER_DMA_0x17_DEST_WR_INTLV                        (0xF << SFT_GENER_DMA_0x17_DEST_WR_INTLV)
#define SFT_GENER_DMA_0x17_SRC_RD_INTLV                         (12)
#define MAX_GENER_DMA_0x17_SRC_RD_INTLV                         (0xF)
#define MSK_GENER_DMA_0x17_SRC_RD_INTLV                         (0xF << SFT_GENER_DMA_0x17_SRC_RD_INTLV)
#define SFT_GENER_DMA_0x17_DEST_REQ_MUX                         (5)
#define MAX_GENER_DMA_0x17_DEST_REQ_MUX                         (0x1F)
#define MSK_GENER_DMA_0x17_DEST_REQ_MUX                         (0x1F << SFT_GENER_DMA_0x17_DEST_REQ_MUX)
#define SFT_GENER_DMA_0x17_SRC_REQ_MUX                          (0)
#define MAX_GENER_DMA_0x17_SRC_REQ_MUX                          (0x1F)
#define MSK_GENER_DMA_0x17_SRC_REQ_MUX                          (0x1F << SFT_GENER_DMA_0x17_SRC_REQ_MUX)
#define REG_GENER_DMA_0x18                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x18 * 4))
#define REG_GENER_DMA_0x19                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x19 * 4))
#define REG_GENER_DMA_0x1A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1A * 4))
#define REG_GENER_DMA_0x1B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1B * 4))
#define REG_GENER_DMA_0x1C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x1C * 4))
#define SFT_GENER_DMA_0x1C_INTCNT_HALF_FINISH                   (28)
#define MAX_GENER_DMA_0x1C_INTCNT_HALF_FINISH                   (0xF)
#define MSK_GENER_DMA_0x1C_INTCNT_HALF_FINISH                   (0xF << SFT_GENER_DMA_0x1C_INTCNT_HALF_FINISH)
#define SFT_GENER_DMA_0x1C_INTCNT_FINISH                        (24)
#define MAX_GENER_DMA_0x1C_INTCNT_FINISH                        (0xF)
#define MSK_GENER_DMA_0x1C_INTCNT_FINISH                        (0xF << SFT_GENER_DMA_0x1C_INTCNT_FINISH)
#define SFT_GENER_DMA_0x1C_INT_BUS_ERR                          (20)
#define MAX_GENER_DMA_0x1C_INT_BUS_ERR                          (0x1)
#define MSK_GENER_DMA_0x1C_INT_BUS_ERR                          (0x1 << SFT_GENER_DMA_0x1C_INT_BUS_ERR)
#define SFT_GENER_DMA_0x1C_INT_HALF_FINISH                      (19)
#define MAX_GENER_DMA_0x1C_INT_HALF_FINISH                      (0x1)
#define MSK_GENER_DMA_0x1C_INT_HALF_FINISH                      (0x1 << SFT_GENER_DMA_0x1C_INT_HALF_FINISH)
#define SFT_GENER_DMA_0x1C_INT_FINISH                           (18)
#define MAX_GENER_DMA_0x1C_INT_FINISH                           (0x1)
#define MSK_GENER_DMA_0x1C_INT_FINISH                           (0x1 << SFT_GENER_DMA_0x1C_INT_FINISH)
#define SFT_GENER_DMA_0x1C_FLUSH_SRC_BUFF                       (17)
#define MAX_GENER_DMA_0x1C_FLUSH_SRC_BUFF                       (0x1)
#define MSK_GENER_DMA_0x1C_FLUSH_SRC_BUFF                       (0x1 << SFT_GENER_DMA_0x1C_FLUSH_SRC_BUFF)
#define SFT_GENER_DMA_0x1C_REMAIN_LEN                           (0)
#define MAX_GENER_DMA_0x1C_REMAIN_LEN                           (0x1FFFF)
#define MSK_GENER_DMA_0x1C_REMAIN_LEN                           (0x1FFFF << SFT_GENER_DMA_0x1C_REMAIN_LEN)
#define REG_GENER_DMA_0x20                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x20 * 4))
#define REG_GENER_DMA_0x21                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x21 * 4))
#define REG_GENER_DMA_0x22                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x22 * 4))
#define REG_GENER_DMA_0x23                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x23 * 4))
#define REG_GENER_DMA_0x24                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x24 * 4))
#define REG_GENER_DMA_0x25                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x25 * 4))
#define REG_GENER_DMA_0x26                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x26 * 4))
#define REG_GENER_DMA_0x27                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x27 * 4))
#define REG_GENER_DMA_0x28                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x28 * 4))
#define REG_GENER_DMA_0x29                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x29 * 4))
#define REG_GENER_DMA_0x2A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2A * 4))
#define REG_GENER_DMA_0x2B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2B * 4))
#define REG_GENER_DMA_0x2C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x2C * 4))
#define REG_GENER_DMA_0x30                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x30 * 4))
#define REG_GENER_DMA_0x31                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x31 * 4))
#define REG_GENER_DMA_0x32                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x32 * 4))
#define REG_GENER_DMA_0x33                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x33 * 4))
#define REG_GENER_DMA_0x34                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x34 * 4))
#define REG_GENER_DMA_0x35                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x35 * 4))
#define REG_GENER_DMA_0x36                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x36 * 4))
#define REG_GENER_DMA_0x37                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x37 * 4))
#define REG_GENER_DMA_0x38                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x38 * 4))
#define REG_GENER_DMA_0x39                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x39 * 4))
#define REG_GENER_DMA_0x3A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3A * 4))
#define REG_GENER_DMA_0x3B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3B * 4))
#define REG_GENER_DMA_0x3C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x3C * 4))
#define REG_GENER_DMA_0x40                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x40 * 4))
#define REG_GENER_DMA_0x41                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x41 * 4))
#define REG_GENER_DMA_0x42                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x42 * 4))
#define REG_GENER_DMA_0x43                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x43 * 4))
#define REG_GENER_DMA_0x44                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x44 * 4))
#define REG_GENER_DMA_0x45                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x45 * 4))
#define REG_GENER_DMA_0x46                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x46 * 4))
#define REG_GENER_DMA_0x47                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x47 * 4))
#define REG_GENER_DMA_0x48                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x48 * 4))
#define REG_GENER_DMA_0x49                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x49 * 4))
#define REG_GENER_DMA_0x4A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4A * 4))
#define REG_GENER_DMA_0x4B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4B * 4))
#define REG_GENER_DMA_0x4C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x4C * 4))
#define REG_GENER_DMA_0x50                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x50 * 4))
#define REG_GENER_DMA_0x51                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x51 * 4))
#define REG_GENER_DMA_0x52                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x52 * 4))
#define REG_GENER_DMA_0x53                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x53 * 4))
#define REG_GENER_DMA_0x54                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x54 * 4))
#define REG_GENER_DMA_0x55                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x55 * 4))
#define REG_GENER_DMA_0x56                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x56 * 4))
#define REG_GENER_DMA_0x57                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x57 * 4))
#define REG_GENER_DMA_0x58                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x58 * 4))
#define REG_GENER_DMA_0x59                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x59 * 4))
#define REG_GENER_DMA_0x5A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5A * 4))
#define REG_GENER_DMA_0x5B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5B * 4))
#define REG_GENER_DMA_0x5C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x5C * 4))
#define REG_GENER_DMA_0x60                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x60 * 4))
#define REG_GENER_DMA_0x61                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x61 * 4))
#define REG_GENER_DMA_0x62                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x62 * 4))
#define REG_GENER_DMA_0x63                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x63 * 4))
#define REG_GENER_DMA_0x64                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x64 * 4))
#define REG_GENER_DMA_0x65                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x65 * 4))
#define REG_GENER_DMA_0x66                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x66 * 4))
#define REG_GENER_DMA_0x67                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x67 * 4))
#define REG_GENER_DMA_0x68                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x68 * 4))
#define REG_GENER_DMA_0x69                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x69 * 4))
#define REG_GENER_DMA_0x6A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6A * 4))
#define REG_GENER_DMA_0x6B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6B * 4))
#define REG_GENER_DMA_0x6C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x6C * 4))
#define REG_GENER_DMA_0x70                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x70 * 4))
#define REG_GENER_DMA_0x71                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x71 * 4))
#define REG_GENER_DMA_0x72                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x72 * 4))
#define REG_GENER_DMA_0x73                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x73 * 4))
#define REG_GENER_DMA_0x74                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x74 * 4))
#define REG_GENER_DMA_0x75                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x75 * 4))
#define REG_GENER_DMA_0x76                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x76 * 4))
#define REG_GENER_DMA_0x77                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x77 * 4))
#define REG_GENER_DMA_0x78                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x78 * 4))
#define REG_GENER_DMA_0x79                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x79 * 4))
#define REG_GENER_DMA_0x7A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7A * 4))
#define REG_GENER_DMA_0x7B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7B * 4))
#define REG_GENER_DMA_0x7C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x7C * 4))
#define REG_GENER_DMA_0x80                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x80 * 4))
#define REG_GENER_DMA_0x81                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x81 * 4))
#define REG_GENER_DMA_0x82                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x82 * 4))
#define REG_GENER_DMA_0x83                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x83 * 4))
#define REG_GENER_DMA_0x84                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x84 * 4))
#define REG_GENER_DMA_0x85                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x85 * 4))
#define REG_GENER_DMA_0x86                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x86 * 4))
#define REG_GENER_DMA_0x87                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x87 * 4))
#define REG_GENER_DMA_0x88                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x88 * 4))
#define REG_GENER_DMA_0x89                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x89 * 4))
#define REG_GENER_DMA_0x8A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8A * 4))
#define REG_GENER_DMA_0x8B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8B * 4))
#define REG_GENER_DMA_0x8C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x8C * 4))
#define REG_GENER_DMA_0x90                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x90 * 4))
#define REG_GENER_DMA_0x91                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x91 * 4))
#define REG_GENER_DMA_0x92                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x92 * 4))
#define REG_GENER_DMA_0x93                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x93 * 4))
#define REG_GENER_DMA_0x94                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x94 * 4))
#define REG_GENER_DMA_0x95                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x95 * 4))
#define REG_GENER_DMA_0x96                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x96 * 4))
#define REG_GENER_DMA_0x97                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x97 * 4))
#define REG_GENER_DMA_0x98                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x98 * 4))
#define REG_GENER_DMA_0x99                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x99 * 4))
#define REG_GENER_DMA_0x9A                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9A * 4))
#define REG_GENER_DMA_0x9B                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9B * 4))
#define REG_GENER_DMA_0x9C                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0x9C * 4))
#define REG_GENER_DMA_0xA0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA0 * 4))
#define REG_GENER_DMA_0xA1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA1 * 4))
#define REG_GENER_DMA_0xA2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA2 * 4))
#define REG_GENER_DMA_0xA3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA3 * 4))
#define REG_GENER_DMA_0xA4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA4 * 4))
#define REG_GENER_DMA_0xA5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA5 * 4))
#define REG_GENER_DMA_0xA6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA6 * 4))
#define REG_GENER_DMA_0xA7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA7 * 4))
#define REG_GENER_DMA_0xA8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA8 * 4))
#define REG_GENER_DMA_0xA9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xA9 * 4))
#define REG_GENER_DMA_0xAA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAA * 4))
#define REG_GENER_DMA_0xAB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAB * 4))
#define REG_GENER_DMA_0xAC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xAC * 4))
#define REG_GENER_DMA_0xB0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB0 * 4))
#define REG_GENER_DMA_0xB1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB1 * 4))
#define REG_GENER_DMA_0xB2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB2 * 4))
#define REG_GENER_DMA_0xB3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB3 * 4))
#define REG_GENER_DMA_0xB4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB4 * 4))
#define REG_GENER_DMA_0xB5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB5 * 4))
#define REG_GENER_DMA_0xB6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB6 * 4))
#define REG_GENER_DMA_0xB7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB7 * 4))
#define REG_GENER_DMA_0xB8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB8 * 4))
#define REG_GENER_DMA_0xB9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xB9 * 4))
#define REG_GENER_DMA_0xBA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBA * 4))
#define REG_GENER_DMA_0xBB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBB * 4))
#define REG_GENER_DMA_0xBC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xBC * 4))
#define REG_GENER_DMA_0xC0                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC0 * 4))
#define REG_GENER_DMA_0xC1                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC1 * 4))
#define REG_GENER_DMA_0xC2                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC2 * 4))
#define REG_GENER_DMA_0xC3                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC3 * 4))
#define REG_GENER_DMA_0xC4                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC4 * 4))
#define REG_GENER_DMA_0xC5                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC5 * 4))
#define REG_GENER_DMA_0xC6                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC6 * 4))
#define REG_GENER_DMA_0xC7                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC7 * 4))
#define REG_GENER_DMA_0xC8                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC8 * 4))
#define REG_GENER_DMA_0xC9                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xC9 * 4))
#define REG_GENER_DMA_0xCA                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCA * 4))
#define REG_GENER_DMA_0xCB                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCB * 4))
#define REG_GENER_DMA_0xCC                                      (*(volatile unsigned long*)(MDU_GENER_DMA_BASE_ADDR + 0xCC * 4))

#define MDU_PSRAM_BASE_ADDR                                     0x46080000
#define REG_PSRAM_0x00                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x00 * 4))
#define REG_PSRAM_0x01                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x01 * 4))
#define REG_PSRAM_0x02                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x02 * 4))
#define SFT_PSRAM_0x02_SOFT_RESET                               (0)
#define MAX_PSRAM_0x02_SOFT_RESET                               (0x1)
#define MSK_PSRAM_0x02_SOFT_RESET                               (0x1 << SFT_PSRAM_0x02_SOFT_RESET)
#define SFT_PSRAM_0x02_CKG_BYPASS                               (1)
#define MAX_PSRAM_0x02_CKG_BYPASS                               (0x1)
#define MSK_PSRAM_0x02_CKG_BYPASS                               (0x1 << SFT_PSRAM_0x02_CKG_BYPASS)
#define REG_PSRAM_0x03                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x03 * 4))
#define REG_PSRAM_0x04                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x04 * 4))
#define SFT_PSRAM_0x04_TYPE                                     (0)
#define MAX_PSRAM_0x04_TYPE                                     (0xF)
#define MSK_PSRAM_0x04_TYPE                                     (0xF << SFT_PSRAM_0x04_TYPE)
#define SFT_PSRAM_0x04_REGRD_LATENCY                            (4)
#define MAX_PSRAM_0x04_REGRD_LATENCY                            (0xF)
#define MSK_PSRAM_0x04_REGRD_LATENCY                            (0xF << SFT_PSRAM_0x04_REGRD_LATENCY)
#define SFT_PSRAM_0x04_REGWR_LATENCY                            (8)
#define MAX_PSRAM_0x04_REGWR_LATENCY                            (0xF)
#define MSK_PSRAM_0x04_REGWR_LATENCY                            (0xF << SFT_PSRAM_0x04_REGWR_LATENCY)
#define SFT_PSRAM_0x04_DATRD_LATENCY                            (12)
#define MAX_PSRAM_0x04_DATRD_LATENCY                            (0xF)
#define MSK_PSRAM_0x04_DATRD_LATENCY                            (0xF << SFT_PSRAM_0x04_DATRD_LATENCY)
#define SFT_PSRAM_0x04_DATWR_LATENCY                            (16)
#define MAX_PSRAM_0x04_DATWR_LATENCY                            (0xF)
#define MSK_PSRAM_0x04_DATWR_LATENCY                            (0xF << SFT_PSRAM_0x04_DATWR_LATENCY)
#define SFT_PSRAM_0x04_ADDR_SELECT                              (20)
#define MAX_PSRAM_0x04_ADDR_SELECT                              (0xF)
#define MSK_PSRAM_0x04_ADDR_SELECT                              (0xF << SFT_PSRAM_0x04_ADDR_SELECT)
#define SFT_PSRAM_0x04_NEMPT_NUMB                               (24)
#define MAX_PSRAM_0x04_NEMPT_NUMB                               (0xF)
#define MSK_PSRAM_0x04_NEMPT_NUMB                               (0xF << SFT_PSRAM_0x04_NEMPT_NUMB)
#define SFT_PSRAM_0x04_WRAP_CONF                                (28)
#define MAX_PSRAM_0x04_WRAP_CONF                                (0x7)
#define MSK_PSRAM_0x04_WRAP_CONF                                (0x7 << SFT_PSRAM_0x04_WRAP_CONF)
#define SFT_PSRAM_0x04_WFIFO_THRD16                             (31)
#define MAX_PSRAM_0x04_WFIFO_THRD16                             (0x1)
#define MSK_PSRAM_0x04_WFIFO_THRD16                             (0x1 << SFT_PSRAM_0x04_WFIFO_THRD16)
#define REG_PSRAM_0x08                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x08 * 4))
#define SFT_PSRAM_0x08_REQ_REGWR                                (0)
#define MAX_PSRAM_0x08_REQ_REGWR                                (0x1)
#define MSK_PSRAM_0x08_REQ_REGWR                                (0x1 << SFT_PSRAM_0x08_REQ_REGWR)
#define SFT_PSRAM_0x08_REQ_REGRD                                (1)
#define MAX_PSRAM_0x08_REQ_REGRD                                (0x1)
#define MSK_PSRAM_0x08_REQ_REGRD                                (0x1 << SFT_PSRAM_0x08_REQ_REGRD)
#define SFT_PSRAM_0x08_REQ_SWRST                                (2)
#define MAX_PSRAM_0x08_REQ_SWRST                                (0x1)
#define MSK_PSRAM_0x08_REQ_SWRST                                (0x1 << SFT_PSRAM_0x08_REQ_SWRST)
#define REG_PSRAM_0x09                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x09 * 4))
#define REG_PSRAM_0x0A                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x0A * 4))
#define REG_PSRAM_0x0B                                          (*(volatile unsigned long*)(MDU_PSRAM_BASE_ADDR + 0x0B * 4))

#define MDU_SBC_BASE_ADDR                                       0x47010000
#define REG_SBC_DEVICE_ID                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x00 * 4))
#define REG_SBC_VERSION_ID                                      (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x01 * 4))
#define REG_SBC_CLK_CONTROL                                     (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x02 * 4))
#define SFT_SBC_CLK_CONTROL_SOFT_RESET                          (0)
#define MAX_SBC_CLK_CONTROL_SOFT_RESET                          (0x1)
#define MSK_SBC_CLK_CONTROL_SOFT_RESET                          (0x1 << SFT_SBC_CLK_CONTROL_SOFT_RESET)
#define SFT_SBC_CLK_CONTROL_CLK_GATE                            (1)
#define MAX_SBC_CLK_CONTROL_CLK_GATE                            (0x1)
#define MSK_SBC_CLK_CONTROL_CLK_GATE                            (0x1 << SFT_SBC_CLK_CONTROL_CLK_GATE)
#define REG_SBC_GLOBAL_STATUS                                   (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x03 * 4))
#define REG_SBC_RES_BYTEH                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x04 * 4))
#define SFT_SBC_RES_BYTEH_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEH_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEH_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEH_BYTE_RESO)
#define REG_SBC_BIT_NUM                                         (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x05 * 4))
#define SFT_SBC_BIT_NUM_BITNUM                                  (0)
#define MAX_SBC_BIT_NUM_BITNUM                                  (0xFF)
#define MSK_SBC_BIT_NUM_BITNUM                                  (0xFF << SFT_SBC_BIT_NUM_BITNUM)
#define REG_SBC_SF                                              (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x06 * 4))
#define SFT_SBC_SF_SCALE_FACTOR                                 (0)
#define MAX_SBC_SF_SCALE_FACTOR                                 (0xFF)
#define MSK_SBC_SF_SCALE_FACTOR                                 (0xFF << SFT_SBC_SF_SCALE_FACTOR)
#define REG_SBC_LEVEL                                           (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x07 * 4))
#define REG_SBC_RES_BIT                                         (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x08 * 4))
#define SFT_SBC_RES_BIT_RES_BIT                                 (0)
#define MAX_SBC_RES_BIT_RES_BIT                                 (0x7)
#define MSK_SBC_RES_BIT_RES_BIT                                 (0x7 << SFT_SBC_RES_BIT_RES_BIT)
#define REG_SBC_DEC_EN                                          (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x09 * 4))
#define SFT_SBC_DEC_EN_DEC_EN                                   (0)
#define MAX_SBC_DEC_EN_DEC_EN                                   (0x1)
#define MSK_SBC_DEC_EN_DEC_EN                                   (0x1 << SFT_SBC_DEC_EN_DEC_EN)
#define REG_SBC_PCM_DATA                                        (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0A * 4))
#define REG_SBC_CTRL                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0C * 4))
#define SFT_SBC_CTRL_EN                                         (0)
#define MAX_SBC_CTRL_EN                                         (0x1)
#define MSK_SBC_CTRL_EN                                         (0x1 << SFT_SBC_CTRL_EN)
#define SFT_SBC_CTRL_CHANNEL                                    (1)
#define MAX_SBC_CTRL_CHANNEL                                    (0x1)
#define MSK_SBC_CTRL_CHANNEL                                    (0x1 << SFT_SBC_CTRL_CHANNEL)
#define SFT_SBC_CTRL_SUBBAND                                    (2)
#define MAX_SBC_CTRL_SUBBAND                                    (0x1)
#define MSK_SBC_CTRL_SUBBAND                                    (0x1 << SFT_SBC_CTRL_SUBBAND)
#define SFT_SBC_CTRL_CHN_COMB                                   (3)
#define MAX_SBC_CTRL_CHN_COMB                                   (0x1)
#define MSK_SBC_CTRL_CHN_COMB                                   (0x1 << SFT_SBC_CTRL_CHN_COMB)
#define SFT_SBC_CTRL_BLOCKS                                     (4)
#define MAX_SBC_CTRL_BLOCKS                                     (0x3)
#define MSK_SBC_CTRL_BLOCKS                                     (0x3 << SFT_SBC_CTRL_BLOCKS)
#define SFT_SBC_CTRL_MSBC_SUPPORT                               (6)
#define MAX_SBC_CTRL_MSBC_SUPPORT                               (0x1)
#define MSK_SBC_CTRL_MSBC_SUPPORT                               (0x1 << SFT_SBC_CTRL_MSBC_SUPPORT)
#define REG_SBC_STATE                                           (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0D * 4))
#define SFT_SBC_STATE_INT                                       (0)
#define MAX_SBC_STATE_INT                                       (0x1)
#define MSK_SBC_STATE_INT                                       (0x1 << SFT_SBC_STATE_INT)
#define SFT_SBC_STATE_IDLE                                      (1)
#define MAX_SBC_STATE_IDLE                                      (0x1)
#define MSK_SBC_STATE_IDLE                                      (0x1 << SFT_SBC_STATE_IDLE)
#define REG_SBC_RES_BYTEL                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0E * 4))
#define SFT_SBC_RES_BYTEL_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEL_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEL_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEL_BYTE_RESO)
#define REG_SBC_RES_BYTEM                                       (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x0F * 4))
#define SFT_SBC_RES_BYTEM_BYTE_RESO                             (0)
#define MAX_SBC_RES_BYTEM_BYTE_RESO                             (0xFF)
#define MSK_SBC_RES_BYTEM_BYTE_RESO                             (0xFF << SFT_SBC_RES_BYTEM_BYTE_RESO)
#define REG_SBC_MEM0                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x100 * 4))
#define REG_SBC_MEM1                                            (*(volatile unsigned long*)(MDU_SBC_BASE_ADDR + 0x200 * 4))

#define MDU_UART0_BASE_ADDR                                     0x44820000
#define REG_UART0_DEVICEID                                      (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x00 * 4))
#define REG_UART0_VERSIONID                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x01 * 4))
#define REG_UART0_GBLCONTROL                                    (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x02 * 4))
#define SFT_UART0_GBLCONTROL_SOFT_RESET                         (0)
#define MAX_UART0_GBLCONTROL_SOFT_RESET                         (0x1)
#define MSK_UART0_GBLCONTROL_SOFT_RESET                         (0x1 << SFT_UART0_GBLCONTROL_SOFT_RESET)
#define SFT_UART0_GBLCONTROL_CLKG_BYPASS                        (1)
#define MAX_UART0_GBLCONTROL_CLKG_BYPASS                        (0x1)
#define MSK_UART0_GBLCONTROL_CLKG_BYPASS                        (0x1 << SFT_UART0_GBLCONTROL_CLKG_BYPASS)
#define REG_UART0_DEVSTATUS                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x03 * 4))
#define REG_UART0_CONF                                          (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x04 * 4))
#define SFT_UART0_CONF_TX_ENABLE                                (0)
#define MAX_UART0_CONF_TX_ENABLE                                (0x1)
#define MSK_UART0_CONF_TX_ENABLE                                (0x1 << SFT_UART0_CONF_TX_ENABLE)
#define SFT_UART0_CONF_RX_ENABLE                                (1)
#define MAX_UART0_CONF_RX_ENABLE                                (0x1)
#define MSK_UART0_CONF_RX_ENABLE                                (0x1 << SFT_UART0_CONF_RX_ENABLE)
#define SFT_UART0_CONF_LEN                                      (3)
#define MAX_UART0_CONF_LEN                                      (0x3)
#define MSK_UART0_CONF_LEN                                      (0x3 << SFT_UART0_CONF_LEN)
#define SFT_UART0_CONF_PAR_EN                                   (5)
#define MAX_UART0_CONF_PAR_EN                                   (0x1)
#define MSK_UART0_CONF_PAR_EN                                   (0x1 << SFT_UART0_CONF_PAR_EN)
#define SFT_UART0_CONF_PAR_MODE                                 (6)
#define MAX_UART0_CONF_PAR_MODE                                 (0x1)
#define MSK_UART0_CONF_PAR_MODE                                 (0x1 << SFT_UART0_CONF_PAR_MODE)
#define SFT_UART0_CONF_STOP_LEN                                 (7)
#define MAX_UART0_CONF_STOP_LEN                                 (0x1)
#define MSK_UART0_CONF_STOP_LEN                                 (0x1 << SFT_UART0_CONF_STOP_LEN)
#define SFT_UART0_CONF_CLK_DIVID                                (8)
#define MAX_UART0_CONF_CLK_DIVID                                (0xFFFF)
#define MSK_UART0_CONF_CLK_DIVID                                (0xFFFF << SFT_UART0_CONF_CLK_DIVID)
#define REG_UART0_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x05 * 4))
#define SFT_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART0_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART0_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART0_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART0_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART0_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART0_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART0_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x06 * 4))
#define SFT_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART0_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART0_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART0_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART0_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART0_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART0_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART0_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART0_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART0_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART0_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART0_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART0_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART0_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART0_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART0_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART0_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART0_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART0_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x07 * 4))
#define SFT_UART0_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART0_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART0_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART0_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART0_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART0_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART0_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART0_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART0_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x08 * 4))
#define SFT_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART0_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART0_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART0_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART0_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART0_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART0_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART0_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART0_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART0_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART0_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART0_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART0_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART0_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART0_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART0_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART0_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x09 * 4))
#define SFT_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART0_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART0_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART0_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART0_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART0_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART0_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART0_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART0_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART0_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART0_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART0_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART0_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART0_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART0_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART0_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART0_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART0_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART0_INT_STATUS_TX_STOP_END)
#define SFT_UART0_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART0_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART0_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART0_INT_STATUS_RX_STOP_END)
#define SFT_UART0_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART0_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART0_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART0_INT_STATUS_RXD_WAKEUP)
#define REG_UART0_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x0A * 4))
#define SFT_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART0_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART0_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART0_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART0_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART0_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART0_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART0_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART0_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART0_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART0_BASE_ADDR + 0x0B * 4))
#define SFT_UART0_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART0_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART0_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART0_WAKE_CONF_WAKE_COUNT)
#define SFT_UART0_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART0_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART0_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART0_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART0_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART0_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART0_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART0_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART0_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART0_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART0_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART0_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART0_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_UART1_BASE_ADDR                                     0x45830000
#define REG_UART1_DEVICEID                                      (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x00 * 4))
#define REG_UART1_VERSIONID                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x01 * 4))
#define REG_UART1_GBLCONTROL                                    (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x02 * 4))
#define SFT_UART1_GBLCONTROL_SOFT_RESET                         (0)
#define MAX_UART1_GBLCONTROL_SOFT_RESET                         (0x1)
#define MSK_UART1_GBLCONTROL_SOFT_RESET                         (0x1 << SFT_UART1_GBLCONTROL_SOFT_RESET)
#define SFT_UART1_GBLCONTROL_CLKG_BYPASS                        (1)
#define MAX_UART1_GBLCONTROL_CLKG_BYPASS                        (0x1)
#define MSK_UART1_GBLCONTROL_CLKG_BYPASS                        (0x1 << SFT_UART1_GBLCONTROL_CLKG_BYPASS)
#define REG_UART1_DEVSTATUS                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x03 * 4))
#define REG_UART1_CONF                                          (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x04 * 4))
#define SFT_UART1_CONF_TX_ENABLE                                (0)
#define MAX_UART1_CONF_TX_ENABLE                                (0x1)
#define MSK_UART1_CONF_TX_ENABLE                                (0x1 << SFT_UART1_CONF_TX_ENABLE)
#define SFT_UART1_CONF_RX_ENABLE                                (1)
#define MAX_UART1_CONF_RX_ENABLE                                (0x1)
#define MSK_UART1_CONF_RX_ENABLE                                (0x1 << SFT_UART1_CONF_RX_ENABLE)
#define SFT_UART1_CONF_LEN                                      (3)
#define MAX_UART1_CONF_LEN                                      (0x3)
#define MSK_UART1_CONF_LEN                                      (0x3 << SFT_UART1_CONF_LEN)
#define SFT_UART1_CONF_PAR_EN                                   (5)
#define MAX_UART1_CONF_PAR_EN                                   (0x1)
#define MSK_UART1_CONF_PAR_EN                                   (0x1 << SFT_UART1_CONF_PAR_EN)
#define SFT_UART1_CONF_PAR_MODE                                 (6)
#define MAX_UART1_CONF_PAR_MODE                                 (0x1)
#define MSK_UART1_CONF_PAR_MODE                                 (0x1 << SFT_UART1_CONF_PAR_MODE)
#define SFT_UART1_CONF_STOP_LEN                                 (7)
#define MAX_UART1_CONF_STOP_LEN                                 (0x1)
#define MSK_UART1_CONF_STOP_LEN                                 (0x1 << SFT_UART1_CONF_STOP_LEN)
#define SFT_UART1_CONF_CLK_DIVID                                (8)
#define MAX_UART1_CONF_CLK_DIVID                                (0xFFFF)
#define MSK_UART1_CONF_CLK_DIVID                                (0xFFFF << SFT_UART1_CONF_CLK_DIVID)
#define REG_UART1_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x05 * 4))
#define SFT_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART1_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART1_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART1_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART1_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART1_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART1_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART1_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x06 * 4))
#define SFT_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART1_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART1_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART1_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART1_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART1_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART1_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART1_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART1_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART1_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART1_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART1_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART1_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART1_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART1_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART1_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART1_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART1_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART1_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x07 * 4))
#define SFT_UART1_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART1_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART1_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART1_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART1_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART1_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART1_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART1_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART1_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x08 * 4))
#define SFT_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART1_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART1_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART1_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART1_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART1_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART1_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART1_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART1_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART1_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART1_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART1_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART1_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART1_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART1_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART1_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART1_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x09 * 4))
#define SFT_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART1_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART1_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART1_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART1_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART1_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART1_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART1_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART1_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART1_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART1_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART1_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART1_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART1_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART1_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART1_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART1_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART1_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART1_INT_STATUS_TX_STOP_END)
#define SFT_UART1_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART1_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART1_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART1_INT_STATUS_RX_STOP_END)
#define SFT_UART1_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART1_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART1_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART1_INT_STATUS_RXD_WAKEUP)
#define REG_UART1_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x0A * 4))
#define SFT_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART1_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART1_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART1_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART1_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART1_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART1_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART1_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART1_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART1_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART1_BASE_ADDR + 0x0B * 4))
#define SFT_UART1_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART1_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART1_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART1_WAKE_CONF_WAKE_COUNT)
#define SFT_UART1_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART1_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART1_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART1_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART1_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART1_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART1_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART1_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART1_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART1_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART1_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART1_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART1_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_UART2_BASE_ADDR                                     0x45840000
#define REG_UART2_DEVICEID                                      (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x00 * 4))
#define REG_UART2_VERSIONID                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x01 * 4))
#define REG_UART2_GBLCONTROL                                    (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x02 * 4))
#define SFT_UART2_GBLCONTROL_SOFT_RESET                         (0)
#define MAX_UART2_GBLCONTROL_SOFT_RESET                         (0x1)
#define MSK_UART2_GBLCONTROL_SOFT_RESET                         (0x1 << SFT_UART2_GBLCONTROL_SOFT_RESET)
#define SFT_UART2_GBLCONTROL_CLKG_BYPASS                        (1)
#define MAX_UART2_GBLCONTROL_CLKG_BYPASS                        (0x1)
#define MSK_UART2_GBLCONTROL_CLKG_BYPASS                        (0x1 << SFT_UART2_GBLCONTROL_CLKG_BYPASS)
#define REG_UART2_DEVSTATUS                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x03 * 4))
#define REG_UART2_CONF                                          (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x04 * 4))
#define SFT_UART2_CONF_TX_ENABLE                                (0)
#define MAX_UART2_CONF_TX_ENABLE                                (0x1)
#define MSK_UART2_CONF_TX_ENABLE                                (0x1 << SFT_UART2_CONF_TX_ENABLE)
#define SFT_UART2_CONF_RX_ENABLE                                (1)
#define MAX_UART2_CONF_RX_ENABLE                                (0x1)
#define MSK_UART2_CONF_RX_ENABLE                                (0x1 << SFT_UART2_CONF_RX_ENABLE)
#define SFT_UART2_CONF_LEN                                      (3)
#define MAX_UART2_CONF_LEN                                      (0x3)
#define MSK_UART2_CONF_LEN                                      (0x3 << SFT_UART2_CONF_LEN)
#define SFT_UART2_CONF_PAR_EN                                   (5)
#define MAX_UART2_CONF_PAR_EN                                   (0x1)
#define MSK_UART2_CONF_PAR_EN                                   (0x1 << SFT_UART2_CONF_PAR_EN)
#define SFT_UART2_CONF_PAR_MODE                                 (6)
#define MAX_UART2_CONF_PAR_MODE                                 (0x1)
#define MSK_UART2_CONF_PAR_MODE                                 (0x1 << SFT_UART2_CONF_PAR_MODE)
#define SFT_UART2_CONF_STOP_LEN                                 (7)
#define MAX_UART2_CONF_STOP_LEN                                 (0x1)
#define MSK_UART2_CONF_STOP_LEN                                 (0x1 << SFT_UART2_CONF_STOP_LEN)
#define SFT_UART2_CONF_CLK_DIVID                                (8)
#define MAX_UART2_CONF_CLK_DIVID                                (0xFFFF)
#define MSK_UART2_CONF_CLK_DIVID                                (0xFFFF << SFT_UART2_CONF_CLK_DIVID)
#define REG_UART2_FIFO_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x05 * 4))
#define SFT_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0)
#define MAX_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART2_FIFO_CONF_TX_FIFO_THRESHOLD                   (0xFF << SFT_UART2_FIFO_CONF_TX_FIFO_THRESHOLD)
#define SFT_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (8)
#define MAX_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF)
#define MSK_UART2_FIFO_CONF_RX_FIFO_THRESHOLD                   (0xFF << SFT_UART2_FIFO_CONF_RX_FIFO_THRESHOLD)
#define SFT_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (16)
#define MAX_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3)
#define MSK_UART2_FIFO_CONF_RX_STOP_DETECT_TIME                 (0x3 << SFT_UART2_FIFO_CONF_RX_STOP_DETECT_TIME)
#define REG_UART2_FIFO_STATUS                                   (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x06 * 4))
#define SFT_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_COUNT                     (0xFF << SFT_UART2_FIFO_STATUS_TX_FIFO_COUNT)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (8)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_COUNT                     (0xFF << SFT_UART2_FIFO_STATUS_RX_FIFO_COUNT)
#define SFT_UART2_FIFO_STATUS_TX_FIFO_FULL                      (16)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_FULL                      (0x1)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_FULL                      (0x1 << SFT_UART2_FIFO_STATUS_TX_FIFO_FULL)
#define SFT_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (17)
#define MAX_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1)
#define MSK_UART2_FIFO_STATUS_TX_FIFO_EMPTY                     (0x1 << SFT_UART2_FIFO_STATUS_TX_FIFO_EMPTY)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_FULL                      (18)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_FULL                      (0x1)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_FULL                      (0x1 << SFT_UART2_FIFO_STATUS_RX_FIFO_FULL)
#define SFT_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (19)
#define MAX_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1)
#define MSK_UART2_FIFO_STATUS_RX_FIFO_EMPTY                     (0x1 << SFT_UART2_FIFO_STATUS_RX_FIFO_EMPTY)
#define SFT_UART2_FIFO_STATUS_FIFO_WR_READY                     (20)
#define MAX_UART2_FIFO_STATUS_FIFO_WR_READY                     (0x1)
#define MSK_UART2_FIFO_STATUS_FIFO_WR_READY                     (0x1 << SFT_UART2_FIFO_STATUS_FIFO_WR_READY)
#define SFT_UART2_FIFO_STATUS_FIFO_RD_READY                     (21)
#define MAX_UART2_FIFO_STATUS_FIFO_RD_READY                     (0x1)
#define MSK_UART2_FIFO_STATUS_FIFO_RD_READY                     (0x1 << SFT_UART2_FIFO_STATUS_FIFO_RD_READY)
#define REG_UART2_FIFO_PORT                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x07 * 4))
#define SFT_UART2_FIFO_PORT_TX_FIFO_DIN                         (0)
#define MAX_UART2_FIFO_PORT_TX_FIFO_DIN                         (0xFF)
#define MSK_UART2_FIFO_PORT_TX_FIFO_DIN                         (0xFF << SFT_UART2_FIFO_PORT_TX_FIFO_DIN)
#define SFT_UART2_FIFO_PORT_RX_FIFO_DOUT                        (8)
#define MAX_UART2_FIFO_PORT_RX_FIFO_DOUT                        (0xFF)
#define MSK_UART2_FIFO_PORT_RX_FIFO_DOUT                        (0xFF << SFT_UART2_FIFO_PORT_RX_FIFO_DOUT)
#define REG_UART2_INT_ENABLE                                    (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x08 * 4))
#define SFT_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0)
#define MAX_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1)
#define MSK_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK            (0x1 << SFT_UART2_INT_ENABLE_TX_FIFO_NEED_WRITE_MASK)
#define SFT_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (1)
#define MAX_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1)
#define MSK_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK             (0x1 << SFT_UART2_INT_ENABLE_RX_FIFO_NEED_READ_MASK)
#define SFT_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (2)
#define MAX_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1)
#define MSK_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK             (0x1 << SFT_UART2_INT_ENABLE_RX_FIFO_OVER_FLOW_MASK)
#define SFT_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (3)
#define MAX_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1)
#define MSK_UART2_INT_ENABLE_RX_PARITY_ERR_MASK                 (0x1 << SFT_UART2_INT_ENABLE_RX_PARITY_ERR_MASK)
#define SFT_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (4)
#define MAX_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_RX_STOP_ERR_MASK                   (0x1 << SFT_UART2_INT_ENABLE_RX_STOP_ERR_MASK)
#define SFT_UART2_INT_ENABLE_TX_STOP_END_MASK                   (5)
#define MAX_UART2_INT_ENABLE_TX_STOP_END_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_TX_STOP_END_MASK                   (0x1 << SFT_UART2_INT_ENABLE_TX_STOP_END_MASK)
#define SFT_UART2_INT_ENABLE_RX_STOP_END_MASK                   (6)
#define MAX_UART2_INT_ENABLE_RX_STOP_END_MASK                   (0x1)
#define MSK_UART2_INT_ENABLE_RX_STOP_END_MASK                   (0x1 << SFT_UART2_INT_ENABLE_RX_STOP_END_MASK)
#define SFT_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (7)
#define MAX_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1)
#define MSK_UART2_INT_ENABLE_RXD_WAKEUP_MASK                    (0x1 << SFT_UART2_INT_ENABLE_RXD_WAKEUP_MASK)
#define REG_UART2_INT_STATUS                                    (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x09 * 4))
#define SFT_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0)
#define MAX_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1)
#define MSK_UART2_INT_STATUS_TX_FIFO_NEED_WRITE                 (0x1 << SFT_UART2_INT_STATUS_TX_FIFO_NEED_WRITE)
#define SFT_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (1)
#define MAX_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (0x1)
#define MSK_UART2_INT_STATUS_RX_FIFO_NEED_READ                  (0x1 << SFT_UART2_INT_STATUS_RX_FIFO_NEED_READ)
#define SFT_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (2)
#define MAX_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1)
#define MSK_UART2_INT_STATUS_RX_FIFO_OVER_FLOW                  (0x1 << SFT_UART2_INT_STATUS_RX_FIFO_OVER_FLOW)
#define SFT_UART2_INT_STATUS_RX_PARITY_ERROR                    (3)
#define MAX_UART2_INT_STATUS_RX_PARITY_ERROR                    (0x1)
#define MSK_UART2_INT_STATUS_RX_PARITY_ERROR                    (0x1 << SFT_UART2_INT_STATUS_RX_PARITY_ERROR)
#define SFT_UART2_INT_STATUS_RX_STOP_ERROR                      (4)
#define MAX_UART2_INT_STATUS_RX_STOP_ERROR                      (0x1)
#define MSK_UART2_INT_STATUS_RX_STOP_ERROR                      (0x1 << SFT_UART2_INT_STATUS_RX_STOP_ERROR)
#define SFT_UART2_INT_STATUS_TX_STOP_END                        (5)
#define MAX_UART2_INT_STATUS_TX_STOP_END                        (0x1)
#define MSK_UART2_INT_STATUS_TX_STOP_END                        (0x1 << SFT_UART2_INT_STATUS_TX_STOP_END)
#define SFT_UART2_INT_STATUS_RX_STOP_END                        (6)
#define MAX_UART2_INT_STATUS_RX_STOP_END                        (0x1)
#define MSK_UART2_INT_STATUS_RX_STOP_END                        (0x1 << SFT_UART2_INT_STATUS_RX_STOP_END)
#define SFT_UART2_INT_STATUS_RXD_WAKEUP                         (7)
#define MAX_UART2_INT_STATUS_RXD_WAKEUP                         (0x1)
#define MSK_UART2_INT_STATUS_RXD_WAKEUP                         (0x1 << SFT_UART2_INT_STATUS_RXD_WAKEUP)
#define REG_UART2_FLOW_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x0A * 4))
#define SFT_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0)
#define MAX_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF)
#define MSK_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT                    (0xFF << SFT_UART2_FLOW_CONF_FLOW_CTL_LOW_CNT)
#define SFT_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (8)
#define MAX_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF)
#define MSK_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT                   (0xFF << SFT_UART2_FLOW_CONF_FLOW_CTL_HIGH_CNT)
#define SFT_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (16)
#define MAX_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1)
#define MSK_UART2_FLOW_CONF_FLOW_CONTROL_ENA                    (0x1 << SFT_UART2_FLOW_CONF_FLOW_CONTROL_ENA)
#define SFT_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (17)
#define MAX_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (0x1)
#define MSK_UART2_FLOW_CONF_RTS_POLARITY_SEL                    (0x1 << SFT_UART2_FLOW_CONF_RTS_POLARITY_SEL)
#define SFT_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (18)
#define MAX_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (0x1)
#define MSK_UART2_FLOW_CONF_CTS_POLARITY_SEL                    (0x1 << SFT_UART2_FLOW_CONF_CTS_POLARITY_SEL)
#define REG_UART2_WAKE_CONF                                     (*(volatile unsigned long*)(MDU_UART2_BASE_ADDR + 0x0B * 4))
#define SFT_UART2_WAKE_CONF_WAKE_COUNT                          (0)
#define MAX_UART2_WAKE_CONF_WAKE_COUNT                          (0x3FF)
#define MSK_UART2_WAKE_CONF_WAKE_COUNT                          (0x3FF << SFT_UART2_WAKE_CONF_WAKE_COUNT)
#define SFT_UART2_WAKE_CONF_TXD_WAIT_CNT                        (10)
#define MAX_UART2_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF)
#define MSK_UART2_WAKE_CONF_TXD_WAIT_CNT                        (0x3FF << SFT_UART2_WAKE_CONF_TXD_WAIT_CNT)
#define SFT_UART2_WAKE_CONF_RXD_WAKE_EN                         (20)
#define MAX_UART2_WAKE_CONF_RXD_WAKE_EN                         (0x1)
#define MSK_UART2_WAKE_CONF_RXD_WAKE_EN                         (0x1 << SFT_UART2_WAKE_CONF_RXD_WAKE_EN)
#define SFT_UART2_WAKE_CONF_TXD_WAKE_EN                         (21)
#define MAX_UART2_WAKE_CONF_TXD_WAKE_EN                         (0x1)
#define MSK_UART2_WAKE_CONF_TXD_WAKE_EN                         (0x1 << SFT_UART2_WAKE_CONF_TXD_WAKE_EN)
#define SFT_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (22)
#define MAX_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1)
#define MSK_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN                 (0x1 << SFT_UART2_WAKE_CONF_RXD_NEGEDGE_WAKE_EN)

#define MDU_CAN_BASE_ADDR                                       0x46020000
#define REG_CAN_0x00                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x00 * 4))
#define SFT_CAN_0x00_ID                                         (0)
#define MAX_CAN_0x00_ID                                         (0xFF)
#define MSK_CAN_0x00_ID                                         (0xFF << SFT_CAN_0x00_ID)
#define REG_CAN_0x01                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x01 * 4))
#define SFT_CAN_0x01_ID                                         (0)
#define MAX_CAN_0x01_ID                                         (0xFF)
#define MSK_CAN_0x01_ID                                         (0xFF << SFT_CAN_0x01_ID)
#define REG_CAN_0x02                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x02 * 4))
#define SFT_CAN_0x02_ID                                         (0)
#define MAX_CAN_0x02_ID                                         (0xFF)
#define MSK_CAN_0x02_ID                                         (0xFF << SFT_CAN_0x02_ID)
#define REG_CAN_0x03                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x03 * 4))
#define SFT_CAN_0x03_ID                                         (0)
#define MAX_CAN_0x03_ID                                         (0x1F)
#define MSK_CAN_0x03_ID                                         (0x1F << SFT_CAN_0x03_ID)
#define SFT_CAN_0x03_ESI                                        (7)
#define MAX_CAN_0x03_ESI                                        (0x1)
#define MSK_CAN_0x03_ESI                                        (0x1 << SFT_CAN_0x03_ESI)
#define REG_CAN_0x04                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x04 * 4))
#define SFT_CAN_0x04_DLC                                        (0)
#define MAX_CAN_0x04_DLC                                        (0xF)
#define MSK_CAN_0x04_DLC                                        (0xF << SFT_CAN_0x04_DLC)
#define SFT_CAN_0x04_BRS                                        (4)
#define MAX_CAN_0x04_BRS                                        (0x1)
#define MSK_CAN_0x04_BRS                                        (0x1 << SFT_CAN_0x04_BRS)
#define SFT_CAN_0x04_FDF                                        (5)
#define MAX_CAN_0x04_FDF                                        (0x1)
#define MSK_CAN_0x04_FDF                                        (0x1 << SFT_CAN_0x04_FDF)
#define SFT_CAN_0x04_RTR                                        (6)
#define MAX_CAN_0x04_RTR                                        (0x1)
#define MSK_CAN_0x04_RTR                                        (0x1 << SFT_CAN_0x04_RTR)
#define SFT_CAN_0x04_IDE                                        (7)
#define MAX_CAN_0x04_IDE                                        (0x1)
#define MSK_CAN_0x04_IDE                                        (0x1 << SFT_CAN_0x04_IDE)
#define REG_CAN_0x08                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x08 * 4))
#define REG_CAN_0x0C                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x0C * 4))
#define REG_CAN_0x50                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x50 * 4))
#define SFT_CAN_0x50_ID                                         (0)
#define MAX_CAN_0x50_ID                                         (0xFF)
#define MSK_CAN_0x50_ID                                         (0xFF << SFT_CAN_0x50_ID)
#define REG_CAN_0x51                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x51 * 4))
#define SFT_CAN_0x51_ID                                         (0)
#define MAX_CAN_0x51_ID                                         (0xFF)
#define MSK_CAN_0x51_ID                                         (0xFF << SFT_CAN_0x51_ID)
#define REG_CAN_0x52                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x52 * 4))
#define SFT_CAN_0x52_ID                                         (0)
#define MAX_CAN_0x52_ID                                         (0xFF)
#define MSK_CAN_0x52_ID                                         (0xFF << SFT_CAN_0x52_ID)
#define REG_CAN_0x53                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x53 * 4))
#define SFT_CAN_0x53_ID                                         (0)
#define MAX_CAN_0x53_ID                                         (0x1F)
#define MSK_CAN_0x53_ID                                         (0x1F << SFT_CAN_0x53_ID)
#define SFT_CAN_0x53_ESI                                        (7)
#define MAX_CAN_0x53_ESI                                        (0x1)
#define MSK_CAN_0x53_ESI                                        (0x1 << SFT_CAN_0x53_ESI)
#define REG_CAN_0x54                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x54 * 4))
#define SFT_CAN_0x54_DLC                                        (0)
#define MAX_CAN_0x54_DLC                                        (0xF)
#define MSK_CAN_0x54_DLC                                        (0xF << SFT_CAN_0x54_DLC)
#define SFT_CAN_0x54_BRS                                        (4)
#define MAX_CAN_0x54_BRS                                        (0x1)
#define MSK_CAN_0x54_BRS                                        (0x1 << SFT_CAN_0x54_BRS)
#define SFT_CAN_0x54_FDF                                        (5)
#define MAX_CAN_0x54_FDF                                        (0x1)
#define MSK_CAN_0x54_FDF                                        (0x1 << SFT_CAN_0x54_FDF)
#define SFT_CAN_0x54_RTR                                        (6)
#define MAX_CAN_0x54_RTR                                        (0x1)
#define MSK_CAN_0x54_RTR                                        (0x1 << SFT_CAN_0x54_RTR)
#define SFT_CAN_0x54_IDE                                        (7)
#define MAX_CAN_0x54_IDE                                        (0x1)
#define MSK_CAN_0x54_IDE                                        (0x1 << SFT_CAN_0x54_IDE)
#define REG_CAN_0x58                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x58 * 4))
#define REG_CAN_0x5C                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x5C * 4))
#define REG_CAN_0x94                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x94 * 4))
#define REG_CAN_0x98                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x98 * 4))
#define REG_CAN_0x9C                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0x9C * 4))
#define REG_CAN_CFG_STAT                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA0 * 4))
#define SFT_CAN_CFG_STAT_RESET                                  (7)
#define MAX_CAN_CFG_STAT_RESET                                  (0x1)
#define MSK_CAN_CFG_STAT_RESET                                  (0x1 << SFT_CAN_CFG_STAT_RESET)
#define SFT_CAN_CFG_STAT_LBME                                   (6)
#define MAX_CAN_CFG_STAT_LBME                                   (0x1)
#define MSK_CAN_CFG_STAT_LBME                                   (0x1 << SFT_CAN_CFG_STAT_LBME)
#define SFT_CAN_CFG_STAT_LBMI                                   (5)
#define MAX_CAN_CFG_STAT_LBMI                                   (0x1)
#define MSK_CAN_CFG_STAT_LBMI                                   (0x1 << SFT_CAN_CFG_STAT_LBMI)
#define SFT_CAN_CFG_STAT_TPSS                                   (4)
#define MAX_CAN_CFG_STAT_TPSS                                   (0x1)
#define MSK_CAN_CFG_STAT_TPSS                                   (0x1 << SFT_CAN_CFG_STAT_TPSS)
#define SFT_CAN_CFG_STAT_TSSS                                   (3)
#define MAX_CAN_CFG_STAT_TSSS                                   (0x1)
#define MSK_CAN_CFG_STAT_TSSS                                   (0x1 << SFT_CAN_CFG_STAT_TSSS)
#define SFT_CAN_CFG_STAT_RACTIVE                                (2)
#define MAX_CAN_CFG_STAT_RACTIVE                                (0x1)
#define MSK_CAN_CFG_STAT_RACTIVE                                (0x1 << SFT_CAN_CFG_STAT_RACTIVE)
#define SFT_CAN_CFG_STAT_TACTIVE                                (1)
#define MAX_CAN_CFG_STAT_TACTIVE                                (0x1)
#define MSK_CAN_CFG_STAT_TACTIVE                                (0x1 << SFT_CAN_CFG_STAT_TACTIVE)
#define SFT_CAN_CFG_STAT_BUSOFF                                 (0)
#define MAX_CAN_CFG_STAT_BUSOFF                                 (0x1)
#define MSK_CAN_CFG_STAT_BUSOFF                                 (0x1 << SFT_CAN_CFG_STAT_BUSOFF)
#define REG_CAN_TCMD                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA1 * 4))
#define SFT_CAN_TCMD_TBSEL                                      (7)
#define MAX_CAN_TCMD_TBSEL                                      (0x1)
#define MSK_CAN_TCMD_TBSEL                                      (0x1 << SFT_CAN_TCMD_TBSEL)
#define SFT_CAN_TCMD_LOM                                        (6)
#define MAX_CAN_TCMD_LOM                                        (0x1)
#define MSK_CAN_TCMD_LOM                                        (0x1 << SFT_CAN_TCMD_LOM)
#define SFT_CAN_TCMD_STBY                                       (5)
#define MAX_CAN_TCMD_STBY                                       (0x1)
#define MSK_CAN_TCMD_STBY                                       (0x1 << SFT_CAN_TCMD_STBY)
#define SFT_CAN_TCMD_TPE                                        (4)
#define MAX_CAN_TCMD_TPE                                        (0x1)
#define MSK_CAN_TCMD_TPE                                        (0x1 << SFT_CAN_TCMD_TPE)
#define SFT_CAN_TCMD_TPA                                        (3)
#define MAX_CAN_TCMD_TPA                                        (0x1)
#define MSK_CAN_TCMD_TPA                                        (0x1 << SFT_CAN_TCMD_TPA)
#define SFT_CAN_TCMD_TSONE                                      (2)
#define MAX_CAN_TCMD_TSONE                                      (0x1)
#define MSK_CAN_TCMD_TSONE                                      (0x1 << SFT_CAN_TCMD_TSONE)
#define SFT_CAN_TCMD_TSALL                                      (1)
#define MAX_CAN_TCMD_TSALL                                      (0x1)
#define MSK_CAN_TCMD_TSALL                                      (0x1 << SFT_CAN_TCMD_TSALL)
#define SFT_CAN_TCMD_TSA                                        (0)
#define MAX_CAN_TCMD_TSA                                        (0x1)
#define MSK_CAN_TCMD_TSA                                        (0x1 << SFT_CAN_TCMD_TSA)
#define REG_CAN_TCTRL                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA2 * 4))
#define SFT_CAN_TCTRL_FD_ISO                                    (7)
#define MAX_CAN_TCTRL_FD_ISO                                    (0x1)
#define MSK_CAN_TCTRL_FD_ISO                                    (0x1 << SFT_CAN_TCTRL_FD_ISO)
#define SFT_CAN_TCTRL_TSNEXT                                    (6)
#define MAX_CAN_TCTRL_TSNEXT                                    (0x1)
#define MSK_CAN_TCTRL_TSNEXT                                    (0x1 << SFT_CAN_TCTRL_TSNEXT)
#define SFT_CAN_TCTRL_TSMODE                                    (5)
#define MAX_CAN_TCTRL_TSMODE                                    (0x1)
#define MSK_CAN_TCTRL_TSMODE                                    (0x1 << SFT_CAN_TCTRL_TSMODE)
#define SFT_CAN_TCTRL_TTTBM                                     (4)
#define MAX_CAN_TCTRL_TTTBM                                     (0x1)
#define MSK_CAN_TCTRL_TTTBM                                     (0x1 << SFT_CAN_TCTRL_TTTBM)
#define SFT_CAN_TCTRL_TSSTAT                                    (0)
#define MAX_CAN_TCTRL_TSSTAT                                    (0x3)
#define MSK_CAN_TCTRL_TSSTAT                                    (0x3 << SFT_CAN_TCTRL_TSSTAT)
#define REG_CAN_RCTRL                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA3 * 4))
#define SFT_CAN_RCTRL_SACK                                      (7)
#define MAX_CAN_RCTRL_SACK                                      (0x1)
#define MSK_CAN_RCTRL_SACK                                      (0x1 << SFT_CAN_RCTRL_SACK)
#define SFT_CAN_RCTRL_ROM                                       (6)
#define MAX_CAN_RCTRL_ROM                                       (0x1)
#define MSK_CAN_RCTRL_ROM                                       (0x1 << SFT_CAN_RCTRL_ROM)
#define SFT_CAN_RCTRL_ROV                                       (5)
#define MAX_CAN_RCTRL_ROV                                       (0x1)
#define MSK_CAN_RCTRL_ROV                                       (0x1 << SFT_CAN_RCTRL_ROV)
#define SFT_CAN_RCTRL_RREL                                      (4)
#define MAX_CAN_RCTRL_RREL                                      (0x1)
#define MSK_CAN_RCTRL_RREL                                      (0x1 << SFT_CAN_RCTRL_RREL)
#define SFT_CAN_RCTRL_RBALL                                     (3)
#define MAX_CAN_RCTRL_RBALL                                     (0x1)
#define MSK_CAN_RCTRL_RBALL                                     (0x1 << SFT_CAN_RCTRL_RBALL)
#define SFT_CAN_RCTRL_RSTAT                                     (0)
#define MAX_CAN_RCTRL_RSTAT                                     (0x3)
#define MSK_CAN_RCTRL_RSTAT                                     (0x3 << SFT_CAN_RCTRL_RSTAT)
#define REG_CAN_TRIE                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA4 * 4))
#define SFT_CAN_TRIE_RIE                                        (7)
#define MAX_CAN_TRIE_RIE                                        (0x1)
#define MSK_CAN_TRIE_RIE                                        (0x1 << SFT_CAN_TRIE_RIE)
#define SFT_CAN_TRIE_ROIE                                       (6)
#define MAX_CAN_TRIE_ROIE                                       (0x1)
#define MSK_CAN_TRIE_ROIE                                       (0x1 << SFT_CAN_TRIE_ROIE)
#define SFT_CAN_TRIE_RFIE                                       (5)
#define MAX_CAN_TRIE_RFIE                                       (0x1)
#define MSK_CAN_TRIE_RFIE                                       (0x1 << SFT_CAN_TRIE_RFIE)
#define SFT_CAN_TRIE_RAFIE                                      (4)
#define MAX_CAN_TRIE_RAFIE                                      (0x1)
#define MSK_CAN_TRIE_RAFIE                                      (0x1 << SFT_CAN_TRIE_RAFIE)
#define SFT_CAN_TRIE_TPIE                                       (3)
#define MAX_CAN_TRIE_TPIE                                       (0x1)
#define MSK_CAN_TRIE_TPIE                                       (0x1 << SFT_CAN_TRIE_TPIE)
#define SFT_CAN_TRIE_TSIE                                       (2)
#define MAX_CAN_TRIE_TSIE                                       (0x1)
#define MSK_CAN_TRIE_TSIE                                       (0x1 << SFT_CAN_TRIE_TSIE)
#define SFT_CAN_TRIE_EIE                                        (1)
#define MAX_CAN_TRIE_EIE                                        (0x1)
#define MSK_CAN_TRIE_EIE                                        (0x1 << SFT_CAN_TRIE_EIE)
#define SFT_CAN_TRIE_TSFF                                       (0)
#define MAX_CAN_TRIE_TSFF                                       (0x1)
#define MSK_CAN_TRIE_TSFF                                       (0x1 << SFT_CAN_TRIE_TSFF)
#define REG_CAN_TRIF                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA5 * 4))
#define SFT_CAN_TRIF_RIF                                        (7)
#define MAX_CAN_TRIF_RIF                                        (0x1)
#define MSK_CAN_TRIF_RIF                                        (0x1 << SFT_CAN_TRIF_RIF)
#define SFT_CAN_TRIF_ROIF                                       (6)
#define MAX_CAN_TRIF_ROIF                                       (0x1)
#define MSK_CAN_TRIF_ROIF                                       (0x1 << SFT_CAN_TRIF_ROIF)
#define SFT_CAN_TRIF_RFIF                                       (5)
#define MAX_CAN_TRIF_RFIF                                       (0x1)
#define MSK_CAN_TRIF_RFIF                                       (0x1 << SFT_CAN_TRIF_RFIF)
#define SFT_CAN_TRIF_RAFIF                                      (4)
#define MAX_CAN_TRIF_RAFIF                                      (0x1)
#define MSK_CAN_TRIF_RAFIF                                      (0x1 << SFT_CAN_TRIF_RAFIF)
#define SFT_CAN_TRIF_TPIF                                       (3)
#define MAX_CAN_TRIF_TPIF                                       (0x1)
#define MSK_CAN_TRIF_TPIF                                       (0x1 << SFT_CAN_TRIF_TPIF)
#define SFT_CAN_TRIF_TSIF                                       (2)
#define MAX_CAN_TRIF_TSIF                                       (0x1)
#define MSK_CAN_TRIF_TSIF                                       (0x1 << SFT_CAN_TRIF_TSIF)
#define SFT_CAN_TRIF_EIF                                        (1)
#define MAX_CAN_TRIF_EIF                                        (0x1)
#define MSK_CAN_TRIF_EIF                                        (0x1 << SFT_CAN_TRIF_EIF)
#define SFT_CAN_TRIF_AIF                                        (0)
#define MAX_CAN_TRIF_AIF                                        (0x1)
#define MSK_CAN_TRIF_AIF                                        (0x1 << SFT_CAN_TRIF_AIF)
#define REG_CAN_ERRINT                                          (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA6 * 4))
#define SFT_CAN_ERRINT_EWARN                                    (7)
#define MAX_CAN_ERRINT_EWARN                                    (0x1)
#define MSK_CAN_ERRINT_EWARN                                    (0x1 << SFT_CAN_ERRINT_EWARN)
#define SFT_CAN_ERRINT_EPASS                                    (6)
#define MAX_CAN_ERRINT_EPASS                                    (0x1)
#define MSK_CAN_ERRINT_EPASS                                    (0x1 << SFT_CAN_ERRINT_EPASS)
#define SFT_CAN_ERRINT_EPIE                                     (5)
#define MAX_CAN_ERRINT_EPIE                                     (0x1)
#define MSK_CAN_ERRINT_EPIE                                     (0x1 << SFT_CAN_ERRINT_EPIE)
#define SFT_CAN_ERRINT_EPIF                                     (4)
#define MAX_CAN_ERRINT_EPIF                                     (0x1)
#define MSK_CAN_ERRINT_EPIF                                     (0x1 << SFT_CAN_ERRINT_EPIF)
#define SFT_CAN_ERRINT_ALIE                                     (3)
#define MAX_CAN_ERRINT_ALIE                                     (0x1)
#define MSK_CAN_ERRINT_ALIE                                     (0x1 << SFT_CAN_ERRINT_ALIE)
#define SFT_CAN_ERRINT_ALIF                                     (2)
#define MAX_CAN_ERRINT_ALIF                                     (0x1)
#define MSK_CAN_ERRINT_ALIF                                     (0x1 << SFT_CAN_ERRINT_ALIF)
#define SFT_CAN_ERRINT_BEIE                                     (1)
#define MAX_CAN_ERRINT_BEIE                                     (0x1)
#define MSK_CAN_ERRINT_BEIE                                     (0x1 << SFT_CAN_ERRINT_BEIE)
#define SFT_CAN_ERRINT_BEIF                                     (0)
#define MAX_CAN_ERRINT_BEIF                                     (0x1)
#define MSK_CAN_ERRINT_BEIF                                     (0x1 << SFT_CAN_ERRINT_BEIF)
#define REG_CAN_LIMIT                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA7 * 4))
#define SFT_CAN_LIMIT_AFWL                                      (4)
#define MAX_CAN_LIMIT_AFWL                                      (0xF)
#define MSK_CAN_LIMIT_AFWL                                      (0xF << SFT_CAN_LIMIT_AFWL)
#define SFT_CAN_LIMIT_EWL                                       (0)
#define MAX_CAN_LIMIT_EWL                                       (0xF)
#define MSK_CAN_LIMIT_EWL                                       (0xF << SFT_CAN_LIMIT_EWL)
#define REG_CAN_S_SEG_1                                         (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA8 * 4))
#define SFT_CAN_S_SEG_1_S_SEG_1                                 (0)
#define MAX_CAN_S_SEG_1_S_SEG_1                                 (0xFF)
#define MSK_CAN_S_SEG_1_S_SEG_1                                 (0xFF << SFT_CAN_S_SEG_1_S_SEG_1)
#define REG_CAN_0xA9                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xA9 * 4))
#define SFT_CAN_0xA9_S_SEG_2                                    (0)
#define MAX_CAN_0xA9_S_SEG_2                                    (0x7F)
#define MSK_CAN_0xA9_S_SEG_2                                    (0x7F << SFT_CAN_0xA9_S_SEG_2)
#define REG_CAN_0xAA                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xAA * 4))
#define SFT_CAN_0xAA_S_SJW                                      (0)
#define MAX_CAN_0xAA_S_SJW                                      (0x7F)
#define MSK_CAN_0xAA_S_SJW                                      (0x7F << SFT_CAN_0xAA_S_SJW)
#define REG_CAN_0xAC                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xAC * 4))
#define SFT_CAN_0xAC_F_SEG_1                                    (0)
#define MAX_CAN_0xAC_F_SEG_1                                    (0x1F)
#define MSK_CAN_0xAC_F_SEG_1                                    (0x1F << SFT_CAN_0xAC_F_SEG_1)
#define REG_CAN_0xAD                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xAD * 4))
#define SFT_CAN_0xAD_F_SEG_2                                    (0)
#define MAX_CAN_0xAD_F_SEG_2                                    (0xF)
#define MSK_CAN_0xAD_F_SEG_2                                    (0xF << SFT_CAN_0xAD_F_SEG_2)
#define REG_CAN_0xAE                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xAE * 4))
#define SFT_CAN_0xAE_F_SJW                                      (0)
#define MAX_CAN_0xAE_F_SJW                                      (0xF)
#define MSK_CAN_0xAE_F_SJW                                      (0xF << SFT_CAN_0xAE_F_SJW)
#define REG_CAN_S_F_PRESC                                       (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xAF * 4))
#define SFT_CAN_S_F_PRESC_S_PRESC                               (0)
#define MAX_CAN_S_F_PRESC_S_PRESC                               (0xFF)
#define MSK_CAN_S_F_PRESC_S_PRESC                               (0xFF << SFT_CAN_S_F_PRESC_S_PRESC)
#define REG_CAN_0xB0                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB0 * 4))
#define SFT_CAN_0xB0_KOER                                       (5)
#define MAX_CAN_0xB0_KOER                                       (0x7)
#define MSK_CAN_0xB0_KOER                                       (0x7 << SFT_CAN_0xB0_KOER)
#define SFT_CAN_0xB0_ALC                                        (0)
#define MAX_CAN_0xB0_ALC                                        (0x1F)
#define MSK_CAN_0xB0_ALC                                        (0x1F << SFT_CAN_0xB0_ALC)
#define REG_CAN_TDC                                             (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB1 * 4))
#define SFT_CAN_TDC_TDCEN                                       (7)
#define MAX_CAN_TDC_TDCEN                                       (0x1)
#define MSK_CAN_TDC_TDCEN                                       (0x1 << SFT_CAN_TDC_TDCEN)
#define SFT_CAN_TDC_SSPOFF                                      (0)
#define MAX_CAN_TDC_SSPOFF                                      (0x7F)
#define MSK_CAN_TDC_SSPOFF                                      (0x7F << SFT_CAN_TDC_SSPOFF)
#define REG_CAN_TECNT                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB3 * 4))
#define SFT_CAN_TECNT_RECNT                                     (0)
#define MAX_CAN_TECNT_RECNT                                     (0xFF)
#define MSK_CAN_TECNT_RECNT                                     (0xFF << SFT_CAN_TECNT_RECNT)
#define SFT_CAN_TECNT_TECNT                                     (0)
#define MAX_CAN_TECNT_TECNT                                     (0xFF)
#define MSK_CAN_TECNT_TECNT                                     (0xFF << SFT_CAN_TECNT_TECNT)
#define REG_CAN_ACFCTRL_                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB4 * 4))
#define SFT_CAN_ACFCTRL__SELMASK                                (5)
#define MAX_CAN_ACFCTRL__SELMASK                                (0x1)
#define MSK_CAN_ACFCTRL__SELMASK                                (0x1 << SFT_CAN_ACFCTRL__SELMASK)
#define SFT_CAN_ACFCTRL__ACFADR                                 (0)
#define MAX_CAN_ACFCTRL__ACFADR                                 (0xF)
#define MSK_CAN_ACFCTRL__ACFADR                                 (0xF << SFT_CAN_ACFCTRL__ACFADR)
#define REG_CAN_ACODE_X                                         (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB8 * 4))
#define REG_CAN_AIDEE                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xBB * 4))
#define SFT_CAN_AIDEE_AIDEE                                     (6)
#define MAX_CAN_AIDEE_AIDEE                                     (0x1)
#define MSK_CAN_AIDEE_AIDEE                                     (0x1 << SFT_CAN_AIDEE_AIDEE)
#define SFT_CAN_AIDEE_AIDE                                      (5)
#define MAX_CAN_AIDEE_AIDE                                      (0x1)
#define MSK_CAN_AIDEE_AIDE                                      (0x1 << SFT_CAN_AIDEE_AIDE)
#define REG_CAN_ACF_EN_0                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB6 * 4))
#define SFT_CAN_ACF_EN_0_AE_X                                   (0)
#define MAX_CAN_ACF_EN_0_AE_X                                   (0xFF)
#define MSK_CAN_ACF_EN_0_AE_X                                   (0xFF << SFT_CAN_ACF_EN_0_AE_X)
#define REG_CAN_ACF_EN_1                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB7 * 4))
#define SFT_CAN_ACF_EN_1_AE_X                                   (0)
#define MAX_CAN_ACF_EN_1_AE_X                                   (0xFF)
#define MSK_CAN_ACF_EN_1_AE_X                                   (0xFF << SFT_CAN_ACF_EN_1_AE_X)
#define REG_CAN_VER_0                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xBC * 4))
#define SFT_CAN_VER_0_VER_0                                     (0)
#define MAX_CAN_VER_0_VER_0                                     (0xFF)
#define MSK_CAN_VER_0_VER_0                                     (0xFF << SFT_CAN_VER_0_VER_0)
#define REG_CAN_VER_1                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xBD * 4))
#define SFT_CAN_VER_1_VER_1                                     (0)
#define MAX_CAN_VER_1_VER_1                                     (0xFF)
#define MSK_CAN_VER_1_VER_1                                     (0xFF << SFT_CAN_VER_1_VER_1)
#define REG_CAN_0xB5                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xB5 * 4))
#define SFT_CAN_0xB5_TIMEPOS                                    (1)
#define MAX_CAN_0xB5_TIMEPOS                                    (0x1)
#define MSK_CAN_0xB5_TIMEPOS                                    (0x1 << SFT_CAN_0xB5_TIMEPOS)
#define SFT_CAN_0xB5_TIMEEN                                     (0)
#define MAX_CAN_0xB5_TIMEEN                                     (0x1)
#define MSK_CAN_0xB5_TIMEEN                                     (0x1 << SFT_CAN_0xB5_TIMEEN)
#define REG_CAN_TBSLOT                                          (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xBE * 4))
#define SFT_CAN_TBSLOT_TBE                                      (7)
#define MAX_CAN_TBSLOT_TBE                                      (0x1)
#define MSK_CAN_TBSLOT_TBE                                      (0x1 << SFT_CAN_TBSLOT_TBE)
#define SFT_CAN_TBSLOT_TBF                                      (6)
#define MAX_CAN_TBSLOT_TBF                                      (0x1)
#define MSK_CAN_TBSLOT_TBF                                      (0x1 << SFT_CAN_TBSLOT_TBF)
#define SFT_CAN_TBSLOT_TBPTR                                    (0)
#define MAX_CAN_TBSLOT_TBPTR                                    (0x3F)
#define MSK_CAN_TBSLOT_TBPTR                                    (0x3F << SFT_CAN_TBSLOT_TBPTR)
#define REG_CAN_TTCFG                                           (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xBF * 4))
#define SFT_CAN_TTCFG_TTEN                                      (0)
#define MAX_CAN_TTCFG_TTEN                                      (0x1)
#define MSK_CAN_TTCFG_TTEN                                      (0x1 << SFT_CAN_TTCFG_TTEN)
#define SFT_CAN_TTCFG_T_PRESC                                   (1)
#define MAX_CAN_TTCFG_T_PRESC                                   (0x3)
#define MSK_CAN_TTCFG_T_PRESC                                   (0x3 << SFT_CAN_TTCFG_T_PRESC)
#define SFT_CAN_TTCFG_TTIF                                      (3)
#define MAX_CAN_TTCFG_TTIF                                      (0x1)
#define MSK_CAN_TTCFG_TTIF                                      (0x1 << SFT_CAN_TTCFG_TTIF)
#define SFT_CAN_TTCFG_TTIE                                      (4)
#define MAX_CAN_TTCFG_TTIE                                      (0x1)
#define MSK_CAN_TTCFG_TTIE                                      (0x1 << SFT_CAN_TTCFG_TTIE)
#define SFT_CAN_TTCFG_TEIF                                      (5)
#define MAX_CAN_TTCFG_TEIF                                      (0x1)
#define MSK_CAN_TTCFG_TEIF                                      (0x1 << SFT_CAN_TTCFG_TEIF)
#define SFT_CAN_TTCFG_WTIF                                      (6)
#define MAX_CAN_TTCFG_WTIF                                      (0x1)
#define MSK_CAN_TTCFG_WTIF                                      (0x1 << SFT_CAN_TTCFG_WTIF)
#define SFT_CAN_TTCFG_WTIE                                      (7)
#define MAX_CAN_TTCFG_WTIE                                      (0x1)
#define MSK_CAN_TTCFG_WTIE                                      (0x1 << SFT_CAN_TTCFG_WTIE)
#define REG_CAN_REF_MSG                                         (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xC0 * 4))
#define SFT_CAN_REF_MSG_REF_ID                                  (0)
#define MAX_CAN_REF_MSG_REF_ID                                  (0x1FFFFFFF)
#define MSK_CAN_REF_MSG_REF_ID                                  (0x1FFFFFFF << SFT_CAN_REF_MSG_REF_ID)
#define SFT_CAN_REF_MSG_REF_IDE                                 (31)
#define MAX_CAN_REF_MSG_REF_IDE                                 (0x1)
#define MSK_CAN_REF_MSG_REF_IDE                                 (0x1 << SFT_CAN_REF_MSG_REF_IDE)
#define REG_CAN_TRIG_CFG_0                                      (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xC4 * 4))
#define SFT_CAN_TRIG_CFG_0_TTPTR                                (0)
#define MAX_CAN_TRIG_CFG_0_TTPTR                                (0x3F)
#define MSK_CAN_TRIG_CFG_0_TTPTR                                (0x3F << SFT_CAN_TRIG_CFG_0_TTPTR)
#define REG_CAN_TRIG_CFG_1                                      (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xC5 * 4))
#define SFT_CAN_TRIG_CFG_1_TTYPE                                (0)
#define MAX_CAN_TRIG_CFG_1_TTYPE                                (0x7)
#define MSK_CAN_TRIG_CFG_1_TTYPE                                (0x7 << SFT_CAN_TRIG_CFG_1_TTYPE)
#define SFT_CAN_TRIG_CFG_1_TEW                                  (4)
#define MAX_CAN_TRIG_CFG_1_TEW                                  (0xF)
#define MSK_CAN_TRIG_CFG_1_TEW                                  (0xF << SFT_CAN_TRIG_CFG_1_TEW)
#define REG_CAN_TT_TRIG                                         (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xC6 * 4))
#define SFT_CAN_TT_TRIG_TT_TRIG                                 (0)
#define MAX_CAN_TT_TRIG_TT_TRIG                                 (0xFFFF)
#define MSK_CAN_TT_TRIG_TT_TRIG                                 (0xFFFF << SFT_CAN_TT_TRIG_TT_TRIG)
#define REG_CAN_TT_WTRIG                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xC8 * 4))
#define SFT_CAN_TT_WTRIG_TT_WTRIG                               (0)
#define MAX_CAN_TT_WTRIG_TT_WTRIG                               (0xFFFF)
#define MSK_CAN_TT_WTRIG_TT_WTRIG                               (0xFFFF << SFT_CAN_TT_WTRIG_TT_WTRIG)
#define REG_CAN_MEM_PORT                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCA * 4))
#define SFT_CAN_MEM_PORT_MPEN                                   (0)
#define MAX_CAN_MEM_PORT_MPEN                                   (0x1)
#define MSK_CAN_MEM_PORT_MPEN                                   (0x1 << SFT_CAN_MEM_PORT_MPEN)
#define SFT_CAN_MEM_PORT_MDWIE                                  (1)
#define MAX_CAN_MEM_PORT_MDWIE                                  (0x1)
#define MSK_CAN_MEM_PORT_MDWIE                                  (0x1 << SFT_CAN_MEM_PORT_MDWIE)
#define SFT_CAN_MEM_PORT_MDWIF                                  (2)
#define MAX_CAN_MEM_PORT_MDWIF                                  (0x1)
#define MSK_CAN_MEM_PORT_MDWIF                                  (0x1 << SFT_CAN_MEM_PORT_MDWIF)
#define SFT_CAN_MEM_PORT_MDEIF                                  (3)
#define MAX_CAN_MEM_PORT_MDEIF                                  (0x1)
#define MSK_CAN_MEM_PORT_MDEIF                                  (0x1 << SFT_CAN_MEM_PORT_MDEIF)
#define SFT_CAN_MEM_PORT_MAEIF                                  (4)
#define MAX_CAN_MEM_PORT_MAEIF                                  (0x1)
#define MSK_CAN_MEM_PORT_MAEIF                                  (0x1 << SFT_CAN_MEM_PORT_MAEIF)
#define REG_CAN_MEM_STAT                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCB * 4))
#define SFT_CAN_MEM_STAT_ACFA                                   (0)
#define MAX_CAN_MEM_STAT_ACFA                                   (0x1)
#define MSK_CAN_MEM_STAT_ACFA                                   (0x1 << SFT_CAN_MEM_STAT_ACFA)
#define SFT_CAN_MEM_STAT_TXS                                    (1)
#define MAX_CAN_MEM_STAT_TXS                                    (0x1)
#define MSK_CAN_MEM_STAT_TXS                                    (0x1 << SFT_CAN_MEM_STAT_TXS)
#define SFT_CAN_MEM_STAT_TXB                                    (2)
#define MAX_CAN_MEM_STAT_TXB                                    (0x1)
#define MSK_CAN_MEM_STAT_TXB                                    (0x1 << SFT_CAN_MEM_STAT_TXB)
#define SFT_CAN_MEM_STAT_HELOC                                  (3)
#define MAX_CAN_MEM_STAT_HELOC                                  (0x3)
#define MSK_CAN_MEM_STAT_HELOC                                  (0x3 << SFT_CAN_MEM_STAT_HELOC)
#define REG_CAN_MEM_ES_0                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCC * 4))
#define SFT_CAN_MEM_ES_0_MEBP1                                  (0)
#define MAX_CAN_MEM_ES_0_MEBP1                                  (0x3F)
#define MSK_CAN_MEM_ES_0_MEBP1                                  (0x3F << SFT_CAN_MEM_ES_0_MEBP1)
#define SFT_CAN_MEM_ES_0_ME1EE                                  (6)
#define MAX_CAN_MEM_ES_0_ME1EE                                  (0x1)
#define MSK_CAN_MEM_ES_0_ME1EE                                  (0x1 << SFT_CAN_MEM_ES_0_ME1EE)
#define SFT_CAN_MEM_ES_0_MEAEE                                  (7)
#define MAX_CAN_MEM_ES_0_MEAEE                                  (0x1)
#define MSK_CAN_MEM_ES_0_MEAEE                                  (0x1 << SFT_CAN_MEM_ES_0_MEAEE)
#define REG_CAN_MEM_ES_1                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCD * 4))
#define SFT_CAN_MEM_ES_1_MEBP2                                  (0)
#define MAX_CAN_MEM_ES_1_MEBP2                                  (0x3F)
#define MSK_CAN_MEM_ES_1_MEBP2                                  (0x3F << SFT_CAN_MEM_ES_1_MEBP2)
#define SFT_CAN_MEM_ES_1_ME2EE                                  (6)
#define MAX_CAN_MEM_ES_1_ME2EE                                  (0x1)
#define MSK_CAN_MEM_ES_1_ME2EE                                  (0x1 << SFT_CAN_MEM_ES_1_ME2EE)
#define REG_CAN_MEM_ES_2                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCE * 4))
#define SFT_CAN_MEM_ES_2_MEEEC                                  (0)
#define MAX_CAN_MEM_ES_2_MEEEC                                  (0xF)
#define MSK_CAN_MEM_ES_2_MEEEC                                  (0xF << SFT_CAN_MEM_ES_2_MEEEC)
#define SFT_CAN_MEM_ES_2_MENEC                                  (4)
#define MAX_CAN_MEM_ES_2_MENEC                                  (0xF)
#define MSK_CAN_MEM_ES_2_MENEC                                  (0xF << SFT_CAN_MEM_ES_2_MENEC)
#define REG_CAN_MEM_ES_3                                        (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xCF * 4))
#define SFT_CAN_MEM_ES_3_MEL                                    (0)
#define MAX_CAN_MEM_ES_3_MEL                                    (0x3)
#define MSK_CAN_MEM_ES_3_MEL                                    (0x3 << SFT_CAN_MEM_ES_3_MEL)
#define SFT_CAN_MEM_ES_3_MES                                    (2)
#define MAX_CAN_MEM_ES_3_MES                                    (0x1)
#define MSK_CAN_MEM_ES_3_MES                                    (0x1 << SFT_CAN_MEM_ES_3_MES)
#define REG_CAN_SCFG                                            (*(volatile unsigned long*)(MDU_CAN_BASE_ADDR + 0xD0 * 4))
#define SFT_CAN_SCFG_XMREN                                      (0)
#define MAX_CAN_SCFG_XMREN                                      (0x1)
#define MSK_CAN_SCFG_XMREN                                      (0x1 << SFT_CAN_SCFG_XMREN)
#define SFT_CAN_SCFG_SEIF                                       (1)
#define MAX_CAN_SCFG_SEIF                                       (0x1)
#define MSK_CAN_SCFG_SEIF                                       (0x1 << SFT_CAN_SCFG_SEIF)
#define SFT_CAN_SCFG_SWIE                                       (2)
#define MAX_CAN_SCFG_SWIE                                       (0x1)
#define MSK_CAN_SCFG_SWIE                                       (0x1 << SFT_CAN_SCFG_SWIE)
#define SFT_CAN_SCFG_SWIF                                       (3)
#define MAX_CAN_SCFG_SWIF                                       (0x1)
#define MSK_CAN_SCFG_SWIF                                       (0x1 << SFT_CAN_SCFG_SWIF)
#define SFT_CAN_SCFG_FSTIM                                      (4)
#define MAX_CAN_SCFG_FSTIM                                      (0x7)
#define MSK_CAN_SCFG_FSTIM                                      (0x7 << SFT_CAN_SCFG_FSTIM)

#define MDU_WDT_BASE_ADDR                                       0x44800000
#define REG_WDT_SMB_DEVID                                       (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x00 * 4))
#define REG_WDT_SMB_VERID                                       (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x01 * 4))
#define REG_WDT_SMB_CLKRST                                      (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x02 * 4))
#define SFT_WDT_SMB_CLKRST_SOFT_RESET                           (0)
#define MAX_WDT_SMB_CLKRST_SOFT_RESET                           (0x1)
#define MSK_WDT_SMB_CLKRST_SOFT_RESET                           (0x1 << SFT_WDT_SMB_CLKRST_SOFT_RESET)
#define SFT_WDT_SMB_CLKRST_CLKG_BYPASS                          (1)
#define MAX_WDT_SMB_CLKRST_CLKG_BYPASS                          (0x1)
#define MSK_WDT_SMB_CLKRST_CLKG_BYPASS                          (0x1 << SFT_WDT_SMB_CLKRST_CLKG_BYPASS)
#define REG_WDT_SMB_STATE                                       (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x03 * 4))
#define REG_WDT_CONFIG                                          (*(volatile unsigned long*)(MDU_WDT_BASE_ADDR + 0x04 * 4))
#define SFT_WDT_CONFIG_WDKEY                                    (16)
#define MAX_WDT_CONFIG_WDKEY                                    (0xFF)
#define MSK_WDT_CONFIG_WDKEY                                    (0xFF << SFT_WDT_CONFIG_WDKEY)
#define SFT_WDT_CONFIG_WD_PERIOD                                (0)
#define MAX_WDT_CONFIG_WD_PERIOD                                (0xFFFF)
#define MSK_WDT_CONFIG_WD_PERIOD                                (0xFFFF << SFT_WDT_CONFIG_WD_PERIOD)

#define MDU_SPI0_BASE_ADDR                                      0x44870000
#define REG_SPI0_SMB_DEVID                                      (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x00 * 4))
#define REG_SPI0_SMB_VERID                                      (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x01 * 4))
#define REG_SPI0_SMB_CLKRST                                     (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x02 * 4))
#define SFT_SPI0_SMB_CLKRST_CLKG_BYPASS                         (1)
#define MAX_SPI0_SMB_CLKRST_CLKG_BYPASS                         (0x1)
#define MSK_SPI0_SMB_CLKRST_CLKG_BYPASS                         (0x1 << SFT_SPI0_SMB_CLKRST_CLKG_BYPASS)
#define SFT_SPI0_SMB_CLKRST_SOFT_RESET                          (0)
#define MAX_SPI0_SMB_CLKRST_SOFT_RESET                          (0x1)
#define MSK_SPI0_SMB_CLKRST_SOFT_RESET                          (0x1 << SFT_SPI0_SMB_CLKRST_SOFT_RESET)
#define REG_SPI0_SMB_STATE                                      (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x03 * 4))
#define REG_SPI0_CFG                                            (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x04 * 4))
#define SFT_SPI0_CFG_BYTE_INTLVAL                               (24)
#define MAX_SPI0_CFG_BYTE_INTLVAL                               (0x3F)
#define MSK_SPI0_CFG_BYTE_INTLVAL                               (0x3F << SFT_SPI0_CFG_BYTE_INTLVAL)
#define SFT_SPI0_CFG_EN                                         (23)
#define MAX_SPI0_CFG_EN                                         (0x1)
#define MSK_SPI0_CFG_EN                                         (0x1 << SFT_SPI0_CFG_EN)
#define SFT_SPI0_CFG_MSTEN                                      (22)
#define MAX_SPI0_CFG_MSTEN                                      (0x1)
#define MSK_SPI0_CFG_MSTEN                                      (0x1 << SFT_SPI0_CFG_MSTEN)
#define SFT_SPI0_CFG_CKPHA                                      (21)
#define MAX_SPI0_CFG_CKPHA                                      (0x1)
#define MSK_SPI0_CFG_CKPHA                                      (0x1 << SFT_SPI0_CFG_CKPHA)
#define SFT_SPI0_CFG_CKPOL                                      (20)
#define MAX_SPI0_CFG_CKPOL                                      (0x1)
#define MSK_SPI0_CFG_CKPOL                                      (0x1 << SFT_SPI0_CFG_CKPOL)
#define SFT_SPI0_CFG_LSB_FIRST                                  (19)
#define MAX_SPI0_CFG_LSB_FIRST                                  (0x1)
#define MSK_SPI0_CFG_LSB_FIRST                                  (0x1 << SFT_SPI0_CFG_LSB_FIRST)
#define SFT_SPI0_CFG_BIT_WDTH                                   (18)
#define MAX_SPI0_CFG_BIT_WDTH                                   (0x1)
#define MSK_SPI0_CFG_BIT_WDTH                                   (0x1 << SFT_SPI0_CFG_BIT_WDTH)
#define SFT_SPI0_CFG_WIRE3_EN                                   (17)
#define MAX_SPI0_CFG_WIRE3_EN                                   (0x1)
#define MSK_SPI0_CFG_WIRE3_EN                                   (0x1 << SFT_SPI0_CFG_WIRE3_EN)
#define SFT_SPI0_CFG_SLV_RELEASE_INTEN                          (16)
#define MAX_SPI0_CFG_SLV_RELEASE_INTEN                          (0x1)
#define MSK_SPI0_CFG_SLV_RELEASE_INTEN                          (0x1 << SFT_SPI0_CFG_SLV_RELEASE_INTEN)
#define SFT_SPI0_CFG_CKR                                        (8)
#define MAX_SPI0_CFG_CKR                                        (0xFF)
#define MSK_SPI0_CFG_CKR                                        (0xFF << SFT_SPI0_CFG_CKR)
#define SFT_SPI0_CFG_RXFIFO_INT_EN                              (7)
#define MAX_SPI0_CFG_RXFIFO_INT_EN                              (0x1)
#define MSK_SPI0_CFG_RXFIFO_INT_EN                              (0x1 << SFT_SPI0_CFG_RXFIFO_INT_EN)
#define SFT_SPI0_CFG_TXFIFO_INT_EN                              (6)
#define MAX_SPI0_CFG_TXFIFO_INT_EN                              (0x1)
#define MSK_SPI0_CFG_TXFIFO_INT_EN                              (0x1 << SFT_SPI0_CFG_TXFIFO_INT_EN)
#define SFT_SPI0_CFG_RXOVF_EN                                   (5)
#define MAX_SPI0_CFG_RXOVF_EN                                   (0x1)
#define MSK_SPI0_CFG_RXOVF_EN                                   (0x1 << SFT_SPI0_CFG_RXOVF_EN)
#define SFT_SPI0_CFG_TXUDF_EN                                   (4)
#define MAX_SPI0_CFG_TXUDF_EN                                   (0x1)
#define MSK_SPI0_CFG_TXUDF_EN                                   (0x1 << SFT_SPI0_CFG_TXUDF_EN)
#define SFT_SPI0_CFG_RXFIFO_INT_LEVEL                           (2)
#define MAX_SPI0_CFG_RXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI0_CFG_RXFIFO_INT_LEVEL                           (0x3 << SFT_SPI0_CFG_RXFIFO_INT_LEVEL)
#define SFT_SPI0_CFG_TXFIFO_INT_LEVEL                           (0)
#define MAX_SPI0_CFG_TXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI0_CFG_TXFIFO_INT_LEVEL                           (0x3 << SFT_SPI0_CFG_TXFIFO_INT_LEVEL)
#define REG_SPI0_CN                                             (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x05 * 4))
#define SFT_SPI0_CN_RX_TRANS_LEN                                (20)
#define MAX_SPI0_CN_RX_TRANS_LEN                                (0xFFF)
#define MSK_SPI0_CN_RX_TRANS_LEN                                (0xFFF << SFT_SPI0_CN_RX_TRANS_LEN)
#define SFT_SPI0_CN_TX_TRANS_LEN                                (8)
#define MAX_SPI0_CN_TX_TRANS_LEN                                (0xFFF)
#define MSK_SPI0_CN_TX_TRANS_LEN                                (0xFFF << SFT_SPI0_CN_TX_TRANS_LEN)
#define SFT_SPI0_CN_RX_FINISH_INT_EN                            (3)
#define MAX_SPI0_CN_RX_FINISH_INT_EN                            (0x1)
#define MSK_SPI0_CN_RX_FINISH_INT_EN                            (0x1 << SFT_SPI0_CN_RX_FINISH_INT_EN)
#define SFT_SPI0_CN_TX_FINISH_INT_EN                            (2)
#define MAX_SPI0_CN_TX_FINISH_INT_EN                            (0x1)
#define MSK_SPI0_CN_TX_FINISH_INT_EN                            (0x1 << SFT_SPI0_CN_TX_FINISH_INT_EN)
#define SFT_SPI0_CN_RX_EN                                       (1)
#define MAX_SPI0_CN_RX_EN                                       (0x1)
#define MSK_SPI0_CN_RX_EN                                       (0x1 << SFT_SPI0_CN_RX_EN)
#define SFT_SPI0_CN_TX_EN                                       (0)
#define MAX_SPI0_CN_TX_EN                                       (0x1)
#define MSK_SPI0_CN_TX_EN                                       (0x1 << SFT_SPI0_CN_TX_EN)
#define REG_SPI0_STAT                                           (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x06 * 4))
#define SFT_SPI0_STAT_RXFIFO_CLR                                (17)
#define MAX_SPI0_STAT_RXFIFO_CLR                                (0x1)
#define MSK_SPI0_STAT_RXFIFO_CLR                                (0x1 << SFT_SPI0_STAT_RXFIFO_CLR)
#define SFT_SPI0_STAT_TXFIFO_CLR                                (16)
#define MAX_SPI0_STAT_TXFIFO_CLR                                (0x1)
#define MSK_SPI0_STAT_TXFIFO_CLR                                (0x1 << SFT_SPI0_STAT_TXFIFO_CLR)
#define SFT_SPI0_STAT_RX_FINISH_INT                             (14)
#define MAX_SPI0_STAT_RX_FINISH_INT                             (0x1)
#define MSK_SPI0_STAT_RX_FINISH_INT                             (0x1 << SFT_SPI0_STAT_RX_FINISH_INT)
#define SFT_SPI0_STAT_TX_FINISH_INT                             (13)
#define MAX_SPI0_STAT_TX_FINISH_INT                             (0x1)
#define MSK_SPI0_STAT_TX_FINISH_INT                             (0x1 << SFT_SPI0_STAT_TX_FINISH_INT)
#define SFT_SPI0_STAT_RXOVF                                     (12)
#define MAX_SPI0_STAT_RXOVF                                     (0x1)
#define MSK_SPI0_STAT_RXOVF                                     (0x1 << SFT_SPI0_STAT_RXOVF)
#define SFT_SPI0_STAT_TXUDF                                     (11)
#define MAX_SPI0_STAT_TXUDF                                     (0x1)
#define MSK_SPI0_STAT_TXUDF                                     (0x1 << SFT_SPI0_STAT_TXUDF)
#define SFT_SPI0_STAT_SLV_RELEASE_INT                           (10)
#define MAX_SPI0_STAT_SLV_RELEASE_INT                           (0x1)
#define MSK_SPI0_STAT_SLV_RELEASE_INT                           (0x1 << SFT_SPI0_STAT_SLV_RELEASE_INT)
#define SFT_SPI0_STAT_RXFIFO_INT                                (9)
#define MAX_SPI0_STAT_RXFIFO_INT                                (0x1)
#define MSK_SPI0_STAT_RXFIFO_INT                                (0x1 << SFT_SPI0_STAT_RXFIFO_INT)
#define SFT_SPI0_STAT_TXFIFO_INT                                (8)
#define MAX_SPI0_STAT_TXFIFO_INT                                (0x1)
#define MSK_SPI0_STAT_TXFIFO_INT                                (0x1 << SFT_SPI0_STAT_TXFIFO_INT)
#define SFT_SPI0_STAT_RESERVED1                                 (4)
#define MAX_SPI0_STAT_RESERVED1                                 (0xF)
#define MSK_SPI0_STAT_RESERVED1                                 (0xF << SFT_SPI0_STAT_RESERVED1)
#define SFT_SPI0_STAT_RESERVED2                                 (3)
#define MAX_SPI0_STAT_RESERVED2                                 (0x1)
#define MSK_SPI0_STAT_RESERVED2                                 (0x1 << SFT_SPI0_STAT_RESERVED2)
#define SFT_SPI0_STAT_RXFIFO_RD_READY                           (2)
#define MAX_SPI0_STAT_RXFIFO_RD_READY                           (0x1)
#define MSK_SPI0_STAT_RXFIFO_RD_READY                           (0x1 << SFT_SPI0_STAT_RXFIFO_RD_READY)
#define SFT_SPI0_STAT_TXFIFO_WR_READY                           (1)
#define MAX_SPI0_STAT_TXFIFO_WR_READY                           (0x1)
#define MSK_SPI0_STAT_TXFIFO_WR_READY                           (0x1 << SFT_SPI0_STAT_TXFIFO_WR_READY)
#define SFT_SPI0_STAT_RESERVED3                                 (0)
#define MAX_SPI0_STAT_RESERVED3                                 (0x1)
#define MSK_SPI0_STAT_RESERVED3                                 (0x1 << SFT_SPI0_STAT_RESERVED3)
#define REG_SPI0_DAT                                            (*(volatile unsigned long*)(MDU_SPI0_BASE_ADDR + 0x07 * 4))
#define SFT_SPI0_DAT_RESERVED4                                  (16)
#define MAX_SPI0_DAT_RESERVED4                                  (0xFFFF)
#define MSK_SPI0_DAT_RESERVED4                                  (0xFFFF << SFT_SPI0_DAT_RESERVED4)
#define SFT_SPI0_DAT_DAT                                        (0)
#define MAX_SPI0_DAT_DAT                                        (0xFFFF)
#define MSK_SPI0_DAT_DAT                                        (0xFFFF << SFT_SPI0_DAT_DAT)

#define MDU_SPI1_BASE_ADDR                                      0x45880000
#define REG_SPI1_SMB_DEVID                                      (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x00 * 4))
#define REG_SPI1_SMB_VERID                                      (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x01 * 4))
#define REG_SPI1_SMB_CLKRST                                     (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x02 * 4))
#define SFT_SPI1_SMB_CLKRST_CLKG_BYPASS                         (1)
#define MAX_SPI1_SMB_CLKRST_CLKG_BYPASS                         (0x1)
#define MSK_SPI1_SMB_CLKRST_CLKG_BYPASS                         (0x1 << SFT_SPI1_SMB_CLKRST_CLKG_BYPASS)
#define SFT_SPI1_SMB_CLKRST_SOFT_RESET                          (0)
#define MAX_SPI1_SMB_CLKRST_SOFT_RESET                          (0x1)
#define MSK_SPI1_SMB_CLKRST_SOFT_RESET                          (0x1 << SFT_SPI1_SMB_CLKRST_SOFT_RESET)
#define REG_SPI1_SMB_STATE                                      (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x03 * 4))
#define REG_SPI1_CFG                                            (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x04 * 4))
#define SFT_SPI1_CFG_BYTE_INTLVAL                               (24)
#define MAX_SPI1_CFG_BYTE_INTLVAL                               (0x3F)
#define MSK_SPI1_CFG_BYTE_INTLVAL                               (0x3F << SFT_SPI1_CFG_BYTE_INTLVAL)
#define SFT_SPI1_CFG_EN                                         (23)
#define MAX_SPI1_CFG_EN                                         (0x1)
#define MSK_SPI1_CFG_EN                                         (0x1 << SFT_SPI1_CFG_EN)
#define SFT_SPI1_CFG_MSTEN                                      (22)
#define MAX_SPI1_CFG_MSTEN                                      (0x1)
#define MSK_SPI1_CFG_MSTEN                                      (0x1 << SFT_SPI1_CFG_MSTEN)
#define SFT_SPI1_CFG_CKPHA                                      (21)
#define MAX_SPI1_CFG_CKPHA                                      (0x1)
#define MSK_SPI1_CFG_CKPHA                                      (0x1 << SFT_SPI1_CFG_CKPHA)
#define SFT_SPI1_CFG_CKPOL                                      (20)
#define MAX_SPI1_CFG_CKPOL                                      (0x1)
#define MSK_SPI1_CFG_CKPOL                                      (0x1 << SFT_SPI1_CFG_CKPOL)
#define SFT_SPI1_CFG_LSB_FIRST                                  (19)
#define MAX_SPI1_CFG_LSB_FIRST                                  (0x1)
#define MSK_SPI1_CFG_LSB_FIRST                                  (0x1 << SFT_SPI1_CFG_LSB_FIRST)
#define SFT_SPI1_CFG_BIT_WDTH                                   (18)
#define MAX_SPI1_CFG_BIT_WDTH                                   (0x1)
#define MSK_SPI1_CFG_BIT_WDTH                                   (0x1 << SFT_SPI1_CFG_BIT_WDTH)
#define SFT_SPI1_CFG_WIRE3_EN                                   (17)
#define MAX_SPI1_CFG_WIRE3_EN                                   (0x1)
#define MSK_SPI1_CFG_WIRE3_EN                                   (0x1 << SFT_SPI1_CFG_WIRE3_EN)
#define SFT_SPI1_CFG_SLV_RELEASE_INTEN                          (16)
#define MAX_SPI1_CFG_SLV_RELEASE_INTEN                          (0x1)
#define MSK_SPI1_CFG_SLV_RELEASE_INTEN                          (0x1 << SFT_SPI1_CFG_SLV_RELEASE_INTEN)
#define SFT_SPI1_CFG_CKR                                        (8)
#define MAX_SPI1_CFG_CKR                                        (0xFF)
#define MSK_SPI1_CFG_CKR                                        (0xFF << SFT_SPI1_CFG_CKR)
#define SFT_SPI1_CFG_RXFIFO_INT_EN                              (7)
#define MAX_SPI1_CFG_RXFIFO_INT_EN                              (0x1)
#define MSK_SPI1_CFG_RXFIFO_INT_EN                              (0x1 << SFT_SPI1_CFG_RXFIFO_INT_EN)
#define SFT_SPI1_CFG_TXFIFO_INT_EN                              (6)
#define MAX_SPI1_CFG_TXFIFO_INT_EN                              (0x1)
#define MSK_SPI1_CFG_TXFIFO_INT_EN                              (0x1 << SFT_SPI1_CFG_TXFIFO_INT_EN)
#define SFT_SPI1_CFG_RXOVF_EN                                   (5)
#define MAX_SPI1_CFG_RXOVF_EN                                   (0x1)
#define MSK_SPI1_CFG_RXOVF_EN                                   (0x1 << SFT_SPI1_CFG_RXOVF_EN)
#define SFT_SPI1_CFG_TXUDF_EN                                   (4)
#define MAX_SPI1_CFG_TXUDF_EN                                   (0x1)
#define MSK_SPI1_CFG_TXUDF_EN                                   (0x1 << SFT_SPI1_CFG_TXUDF_EN)
#define SFT_SPI1_CFG_RXFIFO_INT_LEVEL                           (2)
#define MAX_SPI1_CFG_RXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI1_CFG_RXFIFO_INT_LEVEL                           (0x3 << SFT_SPI1_CFG_RXFIFO_INT_LEVEL)
#define SFT_SPI1_CFG_TXFIFO_INT_LEVEL                           (0)
#define MAX_SPI1_CFG_TXFIFO_INT_LEVEL                           (0x3)
#define MSK_SPI1_CFG_TXFIFO_INT_LEVEL                           (0x3 << SFT_SPI1_CFG_TXFIFO_INT_LEVEL)
#define REG_SPI1_CN                                             (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x05 * 4))
#define SFT_SPI1_CN_RX_TRANS_LEN                                (20)
#define MAX_SPI1_CN_RX_TRANS_LEN                                (0xFFF)
#define MSK_SPI1_CN_RX_TRANS_LEN                                (0xFFF << SFT_SPI1_CN_RX_TRANS_LEN)
#define SFT_SPI1_CN_TX_TRANS_LEN                                (8)
#define MAX_SPI1_CN_TX_TRANS_LEN                                (0xFFF)
#define MSK_SPI1_CN_TX_TRANS_LEN                                (0xFFF << SFT_SPI1_CN_TX_TRANS_LEN)
#define SFT_SPI1_CN_RX_FINISH_INT_EN                            (3)
#define MAX_SPI1_CN_RX_FINISH_INT_EN                            (0x1)
#define MSK_SPI1_CN_RX_FINISH_INT_EN                            (0x1 << SFT_SPI1_CN_RX_FINISH_INT_EN)
#define SFT_SPI1_CN_TX_FINISH_INT_EN                            (2)
#define MAX_SPI1_CN_TX_FINISH_INT_EN                            (0x1)
#define MSK_SPI1_CN_TX_FINISH_INT_EN                            (0x1 << SFT_SPI1_CN_TX_FINISH_INT_EN)
#define SFT_SPI1_CN_RX_EN                                       (1)
#define MAX_SPI1_CN_RX_EN                                       (0x1)
#define MSK_SPI1_CN_RX_EN                                       (0x1 << SFT_SPI1_CN_RX_EN)
#define SFT_SPI1_CN_TX_EN                                       (0)
#define MAX_SPI1_CN_TX_EN                                       (0x1)
#define MSK_SPI1_CN_TX_EN                                       (0x1 << SFT_SPI1_CN_TX_EN)
#define REG_SPI1_STAT                                           (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x06 * 4))
#define SFT_SPI1_STAT_RXFIFO_CLR                                (17)
#define MAX_SPI1_STAT_RXFIFO_CLR                                (0x1)
#define MSK_SPI1_STAT_RXFIFO_CLR                                (0x1 << SFT_SPI1_STAT_RXFIFO_CLR)
#define SFT_SPI1_STAT_TXFIFO_CLR                                (16)
#define MAX_SPI1_STAT_TXFIFO_CLR                                (0x1)
#define MSK_SPI1_STAT_TXFIFO_CLR                                (0x1 << SFT_SPI1_STAT_TXFIFO_CLR)
#define SFT_SPI1_STAT_RX_FINISH_INT                             (14)
#define MAX_SPI1_STAT_RX_FINISH_INT                             (0x1)
#define MSK_SPI1_STAT_RX_FINISH_INT                             (0x1 << SFT_SPI1_STAT_RX_FINISH_INT)
#define SFT_SPI1_STAT_TX_FINISH_INT                             (13)
#define MAX_SPI1_STAT_TX_FINISH_INT                             (0x1)
#define MSK_SPI1_STAT_TX_FINISH_INT                             (0x1 << SFT_SPI1_STAT_TX_FINISH_INT)
#define SFT_SPI1_STAT_RXOVF                                     (12)
#define MAX_SPI1_STAT_RXOVF                                     (0x1)
#define MSK_SPI1_STAT_RXOVF                                     (0x1 << SFT_SPI1_STAT_RXOVF)
#define SFT_SPI1_STAT_TXUDF                                     (11)
#define MAX_SPI1_STAT_TXUDF                                     (0x1)
#define MSK_SPI1_STAT_TXUDF                                     (0x1 << SFT_SPI1_STAT_TXUDF)
#define SFT_SPI1_STAT_SLV_RELEASE_INT                           (10)
#define MAX_SPI1_STAT_SLV_RELEASE_INT                           (0x1)
#define MSK_SPI1_STAT_SLV_RELEASE_INT                           (0x1 << SFT_SPI1_STAT_SLV_RELEASE_INT)
#define SFT_SPI1_STAT_RXFIFO_INT                                (9)
#define MAX_SPI1_STAT_RXFIFO_INT                                (0x1)
#define MSK_SPI1_STAT_RXFIFO_INT                                (0x1 << SFT_SPI1_STAT_RXFIFO_INT)
#define SFT_SPI1_STAT_TXFIFO_INT                                (8)
#define MAX_SPI1_STAT_TXFIFO_INT                                (0x1)
#define MSK_SPI1_STAT_TXFIFO_INT                                (0x1 << SFT_SPI1_STAT_TXFIFO_INT)
#define SFT_SPI1_STAT_RESERVED1                                 (4)
#define MAX_SPI1_STAT_RESERVED1                                 (0xF)
#define MSK_SPI1_STAT_RESERVED1                                 (0xF << SFT_SPI1_STAT_RESERVED1)
#define SFT_SPI1_STAT_RESERVED2                                 (3)
#define MAX_SPI1_STAT_RESERVED2                                 (0x1)
#define MSK_SPI1_STAT_RESERVED2                                 (0x1 << SFT_SPI1_STAT_RESERVED2)
#define SFT_SPI1_STAT_RXFIFO_RD_READY                           (2)
#define MAX_SPI1_STAT_RXFIFO_RD_READY                           (0x1)
#define MSK_SPI1_STAT_RXFIFO_RD_READY                           (0x1 << SFT_SPI1_STAT_RXFIFO_RD_READY)
#define SFT_SPI1_STAT_TXFIFO_WR_READY                           (1)
#define MAX_SPI1_STAT_TXFIFO_WR_READY                           (0x1)
#define MSK_SPI1_STAT_TXFIFO_WR_READY                           (0x1 << SFT_SPI1_STAT_TXFIFO_WR_READY)
#define SFT_SPI1_STAT_RESERVED3                                 (0)
#define MAX_SPI1_STAT_RESERVED3                                 (0x1)
#define MSK_SPI1_STAT_RESERVED3                                 (0x1 << SFT_SPI1_STAT_RESERVED3)
#define REG_SPI1_DAT                                            (*(volatile unsigned long*)(MDU_SPI1_BASE_ADDR + 0x07 * 4))
#define SFT_SPI1_DAT_RESERVED4                                  (16)
#define MAX_SPI1_DAT_RESERVED4                                  (0xFFFF)
#define MSK_SPI1_DAT_RESERVED4                                  (0xFFFF << SFT_SPI1_DAT_RESERVED4)
#define SFT_SPI1_DAT_DAT                                        (0)
#define MAX_SPI1_DAT_DAT                                        (0xFFFF)
#define MSK_SPI1_DAT_DAT                                        (0xFFFF << SFT_SPI1_DAT_DAT)

#define MDU_I2C0_BASE_ADDR                                      0x45850000
#define REG_I2C0_DID                                            (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x00 * 4))
#define REG_I2C0_VID                                            (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x01 * 4))
#define REG_I2C0_CLK                                            (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x02 * 4))
#define SFT_I2C0_CLK_CLKG_BYPASS                                (1)
#define MAX_I2C0_CLK_CLKG_BYPASS                                (0x1)
#define MSK_I2C0_CLK_CLKG_BYPASS                                (0x1 << SFT_I2C0_CLK_CLKG_BYPASS)
#define SFT_I2C0_CLK_SOFT_RESET                                 (0)
#define MAX_I2C0_CLK_SOFT_RESET                                 (0x1)
#define MSK_I2C0_CLK_SOFT_RESET                                 (0x1 << SFT_I2C0_CLK_SOFT_RESET)
#define REG_I2C0_STATUS                                         (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x03 * 4))
#define REG_I2C0_SMB_CN                                         (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x04 * 4))
#define SFT_I2C0_SMB_CN_ENSMB                                   (31)
#define MAX_I2C0_SMB_CN_ENSMB                                   (0x1)
#define MSK_I2C0_SMB_CN_ENSMB                                   (0x1 << SFT_I2C0_SMB_CN_ENSMB)
#define SFT_I2C0_SMB_CN_INH                                     (30)
#define MAX_I2C0_SMB_CN_INH                                     (0x1)
#define MSK_I2C0_SMB_CN_INH                                     (0x1 << SFT_I2C0_SMB_CN_INH)
#define SFT_I2C0_SMB_CN_SMBFTE                                  (29)
#define MAX_I2C0_SMB_CN_SMBFTE                                  (0x1)
#define MSK_I2C0_SMB_CN_SMBFTE                                  (0x1 << SFT_I2C0_SMB_CN_SMBFTE)
#define SFT_I2C0_SMB_CN_SMBTOE                                  (28)
#define MAX_I2C0_SMB_CN_SMBTOE                                  (0x1)
#define MSK_I2C0_SMB_CN_SMBTOE                                  (0x1 << SFT_I2C0_SMB_CN_SMBTOE)
#define SFT_I2C0_SMB_CN_SMBCS                                   (26)
#define MAX_I2C0_SMB_CN_SMBCS                                   (0x3)
#define MSK_I2C0_SMB_CN_SMBCS                                   (0x3 << SFT_I2C0_SMB_CN_SMBCS)
#define SFT_I2C0_SMB_CN_SLV_ADDR                                (16)
#define MAX_I2C0_SMB_CN_SLV_ADDR                                (0x3FF)
#define MSK_I2C0_SMB_CN_SLV_ADDR                                (0x3FF << SFT_I2C0_SMB_CN_SLV_ADDR)
#define SFT_I2C0_SMB_CN_FREQ_DIV                                (6)
#define MAX_I2C0_SMB_CN_FREQ_DIV                                (0x3FF)
#define MSK_I2C0_SMB_CN_FREQ_DIV                                (0x3FF << SFT_I2C0_SMB_CN_FREQ_DIV)
#define SFT_I2C0_SMB_CN_SCL_CR                                  (3)
#define MAX_I2C0_SMB_CN_SCL_CR                                  (0x7)
#define MSK_I2C0_SMB_CN_SCL_CR                                  (0x7 << SFT_I2C0_SMB_CN_SCL_CR)
#define SFT_I2C0_SMB_CN_IDLE_CR                                 (0)
#define MAX_I2C0_SMB_CN_IDLE_CR                                 (0x7)
#define MSK_I2C0_SMB_CN_IDLE_CR                                 (0x7 << SFT_I2C0_SMB_CN_IDLE_CR)
#define REG_I2C0_SMB_STAT                                       (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x05 * 4))
#define SFT_I2C0_SMB_STAT_RESERVED1                             (16)
#define MAX_I2C0_SMB_STAT_RESERVED1                             (0xFFFF)
#define MSK_I2C0_SMB_STAT_RESERVED1                             (0xFFFF << SFT_I2C0_SMB_STAT_RESERVED1)
#define SFT_I2C0_SMB_STAT_BUSY                                  (15)
#define MAX_I2C0_SMB_STAT_BUSY                                  (0x1)
#define MSK_I2C0_SMB_STAT_BUSY                                  (0x1 << SFT_I2C0_SMB_STAT_BUSY)
#define SFT_I2C0_SMB_STAT_MASTER                                (14)
#define MAX_I2C0_SMB_STAT_MASTER                                (0x1)
#define MSK_I2C0_SMB_STAT_MASTER                                (0x1 << SFT_I2C0_SMB_STAT_MASTER)
#define SFT_I2C0_SMB_STAT_TXMODE                                (13)
#define MAX_I2C0_SMB_STAT_TXMODE                                (0x1)
#define MSK_I2C0_SMB_STAT_TXMODE                                (0x1 << SFT_I2C0_SMB_STAT_TXMODE)
#define SFT_I2C0_SMB_STAT_ACKRQ                                 (12)
#define MAX_I2C0_SMB_STAT_ACKRQ                                 (0x1)
#define MSK_I2C0_SMB_STAT_ACKRQ                                 (0x1 << SFT_I2C0_SMB_STAT_ACKRQ)
#define SFT_I2C0_SMB_STAT_ADDR_MATCH                            (11)
#define MAX_I2C0_SMB_STAT_ADDR_MATCH                            (0x1)
#define MSK_I2C0_SMB_STAT_ADDR_MATCH                            (0x1 << SFT_I2C0_SMB_STAT_ADDR_MATCH)
#define SFT_I2C0_SMB_STAT_STA                                   (10)
#define MAX_I2C0_SMB_STAT_STA                                   (0x1)
#define MSK_I2C0_SMB_STAT_STA                                   (0x1 << SFT_I2C0_SMB_STAT_STA)
#define SFT_I2C0_SMB_STAT_STO                                   (9)
#define MAX_I2C0_SMB_STAT_STO                                   (0x1)
#define MSK_I2C0_SMB_STAT_STO                                   (0x1 << SFT_I2C0_SMB_STAT_STO)
#define SFT_I2C0_SMB_STAT_ACK                                   (8)
#define MAX_I2C0_SMB_STAT_ACK                                   (0x1)
#define MSK_I2C0_SMB_STAT_ACK                                   (0x1 << SFT_I2C0_SMB_STAT_ACK)
#define SFT_I2C0_SMB_STAT_INT_MODE                              (6)
#define MAX_I2C0_SMB_STAT_INT_MODE                              (0x3)
#define MSK_I2C0_SMB_STAT_INT_MODE                              (0x3 << SFT_I2C0_SMB_STAT_INT_MODE)
#define SFT_I2C0_SMB_STAT_TXFIFO_FULL                           (5)
#define MAX_I2C0_SMB_STAT_TXFIFO_FULL                           (0x1)
#define MSK_I2C0_SMB_STAT_TXFIFO_FULL                           (0x1 << SFT_I2C0_SMB_STAT_TXFIFO_FULL)
#define SFT_I2C0_SMB_STAT_RXFIFO_EMPTY                          (4)
#define MAX_I2C0_SMB_STAT_RXFIFO_EMPTY                          (0x1)
#define MSK_I2C0_SMB_STAT_RXFIFO_EMPTY                          (0x1 << SFT_I2C0_SMB_STAT_RXFIFO_EMPTY)
#define SFT_I2C0_SMB_STAT_ARBLOST                               (3)
#define MAX_I2C0_SMB_STAT_ARBLOST                               (0x1)
#define MSK_I2C0_SMB_STAT_ARBLOST                               (0x1 << SFT_I2C0_SMB_STAT_ARBLOST)
#define SFT_I2C0_SMB_STAT_RESERVED2                             (2)
#define MAX_I2C0_SMB_STAT_RESERVED2                             (0x1)
#define MSK_I2C0_SMB_STAT_RESERVED2                             (0x1 << SFT_I2C0_SMB_STAT_RESERVED2)
#define SFT_I2C0_SMB_STAT_SCL_TMOT                              (1)
#define MAX_I2C0_SMB_STAT_SCL_TMOT                              (0x1)
#define MSK_I2C0_SMB_STAT_SCL_TMOT                              (0x1 << SFT_I2C0_SMB_STAT_SCL_TMOT)
#define SFT_I2C0_SMB_STAT_SI                                    (0)
#define MAX_I2C0_SMB_STAT_SI                                    (0x1)
#define MSK_I2C0_SMB_STAT_SI                                    (0x1 << SFT_I2C0_SMB_STAT_SI)
#define REG_I2C0_SMB_DATA                                       (*(volatile unsigned long*)(MDU_I2C0_BASE_ADDR + 0x06 * 4))
#define SFT_I2C0_SMB_DATA_SMB_DAT                               (0)
#define MAX_I2C0_SMB_DATA_SMB_DAT                               (0xFF)
#define MSK_I2C0_SMB_DATA_SMB_DAT                               (0xFF << SFT_I2C0_SMB_DATA_SMB_DAT)

#define MDU_I2C1_BASE_ADDR                                      0x45860000
#define REG_I2C1_DID                                            (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x00 * 4))
#define REG_I2C1_VID                                            (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x01 * 4))
#define REG_I2C1_CLK                                            (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x02 * 4))
#define SFT_I2C1_CLK_CLKG_BYPASS                                (1)
#define MAX_I2C1_CLK_CLKG_BYPASS                                (0x1)
#define MSK_I2C1_CLK_CLKG_BYPASS                                (0x1 << SFT_I2C1_CLK_CLKG_BYPASS)
#define SFT_I2C1_CLK_SOFT_RESET                                 (0)
#define MAX_I2C1_CLK_SOFT_RESET                                 (0x1)
#define MSK_I2C1_CLK_SOFT_RESET                                 (0x1 << SFT_I2C1_CLK_SOFT_RESET)
#define REG_I2C1_STATUS                                         (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x03 * 4))
#define REG_I2C1_SMB_CN                                         (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x04 * 4))
#define SFT_I2C1_SMB_CN_ENSMB                                   (31)
#define MAX_I2C1_SMB_CN_ENSMB                                   (0x1)
#define MSK_I2C1_SMB_CN_ENSMB                                   (0x1 << SFT_I2C1_SMB_CN_ENSMB)
#define SFT_I2C1_SMB_CN_INH                                     (30)
#define MAX_I2C1_SMB_CN_INH                                     (0x1)
#define MSK_I2C1_SMB_CN_INH                                     (0x1 << SFT_I2C1_SMB_CN_INH)
#define SFT_I2C1_SMB_CN_SMBFTE                                  (29)
#define MAX_I2C1_SMB_CN_SMBFTE                                  (0x1)
#define MSK_I2C1_SMB_CN_SMBFTE                                  (0x1 << SFT_I2C1_SMB_CN_SMBFTE)
#define SFT_I2C1_SMB_CN_SMBTOE                                  (28)
#define MAX_I2C1_SMB_CN_SMBTOE                                  (0x1)
#define MSK_I2C1_SMB_CN_SMBTOE                                  (0x1 << SFT_I2C1_SMB_CN_SMBTOE)
#define SFT_I2C1_SMB_CN_SMBCS                                   (26)
#define MAX_I2C1_SMB_CN_SMBCS                                   (0x3)
#define MSK_I2C1_SMB_CN_SMBCS                                   (0x3 << SFT_I2C1_SMB_CN_SMBCS)
#define SFT_I2C1_SMB_CN_SLV_ADDR                                (16)
#define MAX_I2C1_SMB_CN_SLV_ADDR                                (0x3FF)
#define MSK_I2C1_SMB_CN_SLV_ADDR                                (0x3FF << SFT_I2C1_SMB_CN_SLV_ADDR)
#define SFT_I2C1_SMB_CN_FREQ_DIV                                (6)
#define MAX_I2C1_SMB_CN_FREQ_DIV                                (0x3FF)
#define MSK_I2C1_SMB_CN_FREQ_DIV                                (0x3FF << SFT_I2C1_SMB_CN_FREQ_DIV)
#define SFT_I2C1_SMB_CN_SCL_CR                                  (3)
#define MAX_I2C1_SMB_CN_SCL_CR                                  (0x7)
#define MSK_I2C1_SMB_CN_SCL_CR                                  (0x7 << SFT_I2C1_SMB_CN_SCL_CR)
#define SFT_I2C1_SMB_CN_IDLE_CR                                 (0)
#define MAX_I2C1_SMB_CN_IDLE_CR                                 (0x7)
#define MSK_I2C1_SMB_CN_IDLE_CR                                 (0x7 << SFT_I2C1_SMB_CN_IDLE_CR)
#define REG_I2C1_SMB_STAT                                       (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x05 * 4))
#define SFT_I2C1_SMB_STAT_RESERVED1                             (16)
#define MAX_I2C1_SMB_STAT_RESERVED1                             (0xFFFF)
#define MSK_I2C1_SMB_STAT_RESERVED1                             (0xFFFF << SFT_I2C1_SMB_STAT_RESERVED1)
#define SFT_I2C1_SMB_STAT_BUSY                                  (15)
#define MAX_I2C1_SMB_STAT_BUSY                                  (0x1)
#define MSK_I2C1_SMB_STAT_BUSY                                  (0x1 << SFT_I2C1_SMB_STAT_BUSY)
#define SFT_I2C1_SMB_STAT_MASTER                                (14)
#define MAX_I2C1_SMB_STAT_MASTER                                (0x1)
#define MSK_I2C1_SMB_STAT_MASTER                                (0x1 << SFT_I2C1_SMB_STAT_MASTER)
#define SFT_I2C1_SMB_STAT_TXMODE                                (13)
#define MAX_I2C1_SMB_STAT_TXMODE                                (0x1)
#define MSK_I2C1_SMB_STAT_TXMODE                                (0x1 << SFT_I2C1_SMB_STAT_TXMODE)
#define SFT_I2C1_SMB_STAT_ACKRQ                                 (12)
#define MAX_I2C1_SMB_STAT_ACKRQ                                 (0x1)
#define MSK_I2C1_SMB_STAT_ACKRQ                                 (0x1 << SFT_I2C1_SMB_STAT_ACKRQ)
#define SFT_I2C1_SMB_STAT_ADDR_MATCH                            (11)
#define MAX_I2C1_SMB_STAT_ADDR_MATCH                            (0x1)
#define MSK_I2C1_SMB_STAT_ADDR_MATCH                            (0x1 << SFT_I2C1_SMB_STAT_ADDR_MATCH)
#define SFT_I2C1_SMB_STAT_STA                                   (10)
#define MAX_I2C1_SMB_STAT_STA                                   (0x1)
#define MSK_I2C1_SMB_STAT_STA                                   (0x1 << SFT_I2C1_SMB_STAT_STA)
#define SFT_I2C1_SMB_STAT_STO                                   (9)
#define MAX_I2C1_SMB_STAT_STO                                   (0x1)
#define MSK_I2C1_SMB_STAT_STO                                   (0x1 << SFT_I2C1_SMB_STAT_STO)
#define SFT_I2C1_SMB_STAT_ACK                                   (8)
#define MAX_I2C1_SMB_STAT_ACK                                   (0x1)
#define MSK_I2C1_SMB_STAT_ACK                                   (0x1 << SFT_I2C1_SMB_STAT_ACK)
#define SFT_I2C1_SMB_STAT_INT_MODE                              (6)
#define MAX_I2C1_SMB_STAT_INT_MODE                              (0x3)
#define MSK_I2C1_SMB_STAT_INT_MODE                              (0x3 << SFT_I2C1_SMB_STAT_INT_MODE)
#define SFT_I2C1_SMB_STAT_TXFIFO_FULL                           (5)
#define MAX_I2C1_SMB_STAT_TXFIFO_FULL                           (0x1)
#define MSK_I2C1_SMB_STAT_TXFIFO_FULL                           (0x1 << SFT_I2C1_SMB_STAT_TXFIFO_FULL)
#define SFT_I2C1_SMB_STAT_RXFIFO_EMPTY                          (4)
#define MAX_I2C1_SMB_STAT_RXFIFO_EMPTY                          (0x1)
#define MSK_I2C1_SMB_STAT_RXFIFO_EMPTY                          (0x1 << SFT_I2C1_SMB_STAT_RXFIFO_EMPTY)
#define SFT_I2C1_SMB_STAT_ARBLOST                               (3)
#define MAX_I2C1_SMB_STAT_ARBLOST                               (0x1)
#define MSK_I2C1_SMB_STAT_ARBLOST                               (0x1 << SFT_I2C1_SMB_STAT_ARBLOST)
#define SFT_I2C1_SMB_STAT_RESERVED2                             (2)
#define MAX_I2C1_SMB_STAT_RESERVED2                             (0x1)
#define MSK_I2C1_SMB_STAT_RESERVED2                             (0x1 << SFT_I2C1_SMB_STAT_RESERVED2)
#define SFT_I2C1_SMB_STAT_SCL_TMOT                              (1)
#define MAX_I2C1_SMB_STAT_SCL_TMOT                              (0x1)
#define MSK_I2C1_SMB_STAT_SCL_TMOT                              (0x1 << SFT_I2C1_SMB_STAT_SCL_TMOT)
#define SFT_I2C1_SMB_STAT_SI                                    (0)
#define MAX_I2C1_SMB_STAT_SI                                    (0x1)
#define MSK_I2C1_SMB_STAT_SI                                    (0x1 << SFT_I2C1_SMB_STAT_SI)
#define REG_I2C1_SMB_DATA                                       (*(volatile unsigned long*)(MDU_I2C1_BASE_ADDR + 0x06 * 4))
#define SFT_I2C1_SMB_DATA_SMB_DAT                               (0)
#define MAX_I2C1_SMB_DATA_SMB_DAT                               (0xFF)
#define MSK_I2C1_SMB_DATA_SMB_DAT                               (0xFF << SFT_I2C1_SMB_DATA_SMB_DAT)

#define MDU_TIMG0_BASE_ADDR                                     0x44810000
#define REG_TIMG0_0x00                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x00 * 4))
#define REG_TIMG0_0x01                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x01 * 4))
#define REG_TIMG0_0x02                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x02 * 4))
#define SFT_TIMG0_0x02_SOFT_RESET                               (0)
#define MAX_TIMG0_0x02_SOFT_RESET                               (0x1)
#define MSK_TIMG0_0x02_SOFT_RESET                               (0x1 << SFT_TIMG0_0x02_SOFT_RESET)
#define SFT_TIMG0_0x02_CLKG_BYPASS                              (1)
#define MAX_TIMG0_0x02_CLKG_BYPASS                              (0x1)
#define MSK_TIMG0_0x02_CLKG_BYPASS                              (0x1 << SFT_TIMG0_0x02_CLKG_BYPASS)
#define REG_TIMG0_0x03                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x03 * 4))
#define REG_TIMG0_0x04                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x04 * 4))
#define REG_TIMG0_0x05                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x05 * 4))
#define REG_TIMG0_0x06                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x06 * 4))
#define REG_TIMG0_0x07                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x07 * 4))
#define SFT_TIMG0_0x07_TIMER0_EN                                (0)
#define MAX_TIMG0_0x07_TIMER0_EN                                (0x1)
#define MSK_TIMG0_0x07_TIMER0_EN                                (0x1 << SFT_TIMG0_0x07_TIMER0_EN)
#define SFT_TIMG0_0x07_TIMER1_EN                                (1)
#define MAX_TIMG0_0x07_TIMER1_EN                                (0x1)
#define MSK_TIMG0_0x07_TIMER1_EN                                (0x1 << SFT_TIMG0_0x07_TIMER1_EN)
#define SFT_TIMG0_0x07_TIMER2_EN                                (2)
#define MAX_TIMG0_0x07_TIMER2_EN                                (0x1)
#define MSK_TIMG0_0x07_TIMER2_EN                                (0x1 << SFT_TIMG0_0x07_TIMER2_EN)
#define SFT_TIMG0_0x07_CLK_DIV                                  (3)
#define MAX_TIMG0_0x07_CLK_DIV                                  (0xF)
#define MSK_TIMG0_0x07_CLK_DIV                                  (0xF << SFT_TIMG0_0x07_CLK_DIV)
#define SFT_TIMG0_0x07_TIMER0_INT                               (7)
#define MAX_TIMG0_0x07_TIMER0_INT                               (0x1)
#define MSK_TIMG0_0x07_TIMER0_INT                               (0x1 << SFT_TIMG0_0x07_TIMER0_INT)
#define SFT_TIMG0_0x07_TIMER1_INT                               (8)
#define MAX_TIMG0_0x07_TIMER1_INT                               (0x1)
#define MSK_TIMG0_0x07_TIMER1_INT                               (0x1 << SFT_TIMG0_0x07_TIMER1_INT)
#define SFT_TIMG0_0x07_TIMER2_INT                               (9)
#define MAX_TIMG0_0x07_TIMER2_INT                               (0x1)
#define MSK_TIMG0_0x07_TIMER2_INT                               (0x1 << SFT_TIMG0_0x07_TIMER2_INT)
#define REG_TIMG0_0x08                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x08 * 4))
#define SFT_TIMG0_0x08_TIMERL_CNT_READ                          (0)
#define MAX_TIMG0_0x08_TIMERL_CNT_READ                          (0x1)
#define MSK_TIMG0_0x08_TIMERL_CNT_READ                          (0x1 << SFT_TIMG0_0x08_TIMERL_CNT_READ)
#define SFT_TIMG0_0x08_RESERVED2                                (1)
#define MAX_TIMG0_0x08_RESERVED2                                (0x1)
#define MSK_TIMG0_0x08_RESERVED2                                (0x1 << SFT_TIMG0_0x08_RESERVED2)
#define SFT_TIMG0_0x08_TIMERL_INDEX                             (2)
#define MAX_TIMG0_0x08_TIMERL_INDEX                             (0x3)
#define MSK_TIMG0_0x08_TIMERL_INDEX                             (0x3 << SFT_TIMG0_0x08_TIMERL_INDEX)
#define SFT_TIMG0_0x08_RESERVED1                                (4)
#define MAX_TIMG0_0x08_RESERVED1                                (0xFFFFFFF)
#define MSK_TIMG0_0x08_RESERVED1                                (0xFFFFFFF << SFT_TIMG0_0x08_RESERVED1)
#define REG_TIMG0_0x09                                          (*(volatile unsigned long*)(MDU_TIMG0_BASE_ADDR + 0x09 * 4))

#define MDU_TIMG1_BASE_ADDR                                     0x45800000
#define REG_TIMG1_0x00                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x00 * 4))
#define REG_TIMG1_0x01                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x01 * 4))
#define REG_TIMG1_0x02                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x02 * 4))
#define SFT_TIMG1_0x02_SOFT_RESET                               (0)
#define MAX_TIMG1_0x02_SOFT_RESET                               (0x1)
#define MSK_TIMG1_0x02_SOFT_RESET                               (0x1 << SFT_TIMG1_0x02_SOFT_RESET)
#define SFT_TIMG1_0x02_CLKG_BYPASS                              (1)
#define MAX_TIMG1_0x02_CLKG_BYPASS                              (0x1)
#define MSK_TIMG1_0x02_CLKG_BYPASS                              (0x1 << SFT_TIMG1_0x02_CLKG_BYPASS)
#define REG_TIMG1_0x03                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x03 * 4))
#define REG_TIMG1_0x04                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x04 * 4))
#define REG_TIMG1_0x05                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x05 * 4))
#define REG_TIMG1_0x06                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x06 * 4))
#define REG_TIMG1_0x07                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x07 * 4))
#define SFT_TIMG1_0x07_TIMER0_EN                                (0)
#define MAX_TIMG1_0x07_TIMER0_EN                                (0x1)
#define MSK_TIMG1_0x07_TIMER0_EN                                (0x1 << SFT_TIMG1_0x07_TIMER0_EN)
#define SFT_TIMG1_0x07_TIMER1_EN                                (1)
#define MAX_TIMG1_0x07_TIMER1_EN                                (0x1)
#define MSK_TIMG1_0x07_TIMER1_EN                                (0x1 << SFT_TIMG1_0x07_TIMER1_EN)
#define SFT_TIMG1_0x07_TIMER2_EN                                (2)
#define MAX_TIMG1_0x07_TIMER2_EN                                (0x1)
#define MSK_TIMG1_0x07_TIMER2_EN                                (0x1 << SFT_TIMG1_0x07_TIMER2_EN)
#define SFT_TIMG1_0x07_CLK_DIV                                  (3)
#define MAX_TIMG1_0x07_CLK_DIV                                  (0xF)
#define MSK_TIMG1_0x07_CLK_DIV                                  (0xF << SFT_TIMG1_0x07_CLK_DIV)
#define SFT_TIMG1_0x07_TIMER0_INT                               (7)
#define MAX_TIMG1_0x07_TIMER0_INT                               (0x1)
#define MSK_TIMG1_0x07_TIMER0_INT                               (0x1 << SFT_TIMG1_0x07_TIMER0_INT)
#define SFT_TIMG1_0x07_TIMER1_INT                               (8)
#define MAX_TIMG1_0x07_TIMER1_INT                               (0x1)
#define MSK_TIMG1_0x07_TIMER1_INT                               (0x1 << SFT_TIMG1_0x07_TIMER1_INT)
#define SFT_TIMG1_0x07_TIMER2_INT                               (9)
#define MAX_TIMG1_0x07_TIMER2_INT                               (0x1)
#define MSK_TIMG1_0x07_TIMER2_INT                               (0x1 << SFT_TIMG1_0x07_TIMER2_INT)
#define REG_TIMG1_0x08                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x08 * 4))
#define SFT_TIMG1_0x08_TIMERL_CNT_READ                          (0)
#define MAX_TIMG1_0x08_TIMERL_CNT_READ                          (0x1)
#define MSK_TIMG1_0x08_TIMERL_CNT_READ                          (0x1 << SFT_TIMG1_0x08_TIMERL_CNT_READ)
#define SFT_TIMG1_0x08_RESERVED2                                (1)
#define MAX_TIMG1_0x08_RESERVED2                                (0x1)
#define MSK_TIMG1_0x08_RESERVED2                                (0x1 << SFT_TIMG1_0x08_RESERVED2)
#define SFT_TIMG1_0x08_TIMERL_INDEX                             (2)
#define MAX_TIMG1_0x08_TIMERL_INDEX                             (0x3)
#define MSK_TIMG1_0x08_TIMERL_INDEX                             (0x3 << SFT_TIMG1_0x08_TIMERL_INDEX)
#define SFT_TIMG1_0x08_RESERVED1                                (4)
#define MAX_TIMG1_0x08_RESERVED1                                (0xFFFFFFF)
#define MSK_TIMG1_0x08_RESERVED1                                (0xFFFFFFF << SFT_TIMG1_0x08_RESERVED1)
#define REG_TIMG1_0x09                                          (*(volatile unsigned long*)(MDU_TIMG1_BASE_ADDR + 0x09 * 4))

#define MDU_PWMG0_BASE_ADDR                                     0x458a0000
#define REG_PWMG0_0x00                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x00 * 4))
#define REG_PWMG0_0x01                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x01 * 4))
#define REG_PWMG0_0x02                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x02 * 4))
#define SFT_PWMG0_0x02_BPS_CLKGATE                              (1)
#define MAX_PWMG0_0x02_BPS_CLKGATE                              (0x1)
#define MSK_PWMG0_0x02_BPS_CLKGATE                              (0x1 << SFT_PWMG0_0x02_BPS_CLKGATE)
#define SFT_PWMG0_0x02_SOFT_RESET                               (0)
#define MAX_PWMG0_0x02_SOFT_RESET                               (0x1)
#define MSK_PWMG0_0x02_SOFT_RESET                               (0x1 << SFT_PWMG0_0x02_SOFT_RESET)
#define REG_PWMG0_0x03                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x03 * 4))
#define REG_PWMG0_0x04                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x04 * 4))
#define SFT_PWMG0_0x04_DIR_TIM1                                 (31)
#define MAX_PWMG0_0x04_DIR_TIM1                                 (0x1)
#define MSK_PWMG0_0x04_DIR_TIM1                                 (0x1 << SFT_PWMG0_0x04_DIR_TIM1)
#define SFT_PWMG0_0x04_DIR_TIM2                                 (30)
#define MAX_PWMG0_0x04_DIR_TIM2                                 (0x1)
#define MSK_PWMG0_0x04_DIR_TIM2                                 (0x1 << SFT_PWMG0_0x04_DIR_TIM2)
#define SFT_PWMG0_0x04_DIR_TIM3                                 (29)
#define MAX_PWMG0_0x04_DIR_TIM3                                 (0x1)
#define MSK_PWMG0_0x04_DIR_TIM3                                 (0x1 << SFT_PWMG0_0x04_DIR_TIM3)
#define SFT_PWMG0_0x04_URS1                                     (28)
#define MAX_PWMG0_0x04_URS1                                     (0x1)
#define MSK_PWMG0_0x04_URS1                                     (0x1 << SFT_PWMG0_0x04_URS1)
#define SFT_PWMG0_0x04_URS2                                     (27)
#define MAX_PWMG0_0x04_URS2                                     (0x1)
#define MSK_PWMG0_0x04_URS2                                     (0x1 << SFT_PWMG0_0x04_URS2)
#define SFT_PWMG0_0x04_URS3                                     (26)
#define MAX_PWMG0_0x04_URS3                                     (0x1)
#define MSK_PWMG0_0x04_URS3                                     (0x1 << SFT_PWMG0_0x04_URS3)
#define SFT_PWMG0_0x04_CMS_TIM1                                 (22)
#define MAX_PWMG0_0x04_CMS_TIM1                                 (0x3)
#define MSK_PWMG0_0x04_CMS_TIM1                                 (0x3 << SFT_PWMG0_0x04_CMS_TIM1)
#define SFT_PWMG0_0x04_CMS_TIM2                                 (20)
#define MAX_PWMG0_0x04_CMS_TIM2                                 (0x3)
#define MSK_PWMG0_0x04_CMS_TIM2                                 (0x3 << SFT_PWMG0_0x04_CMS_TIM2)
#define SFT_PWMG0_0x04_CMS_TIM3                                 (18)
#define MAX_PWMG0_0x04_CMS_TIM3                                 (0x3)
#define MSK_PWMG0_0x04_CMS_TIM3                                 (0x3 << SFT_PWMG0_0x04_CMS_TIM3)
#define REG_PWMG0_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0A * 4))
#define SFT_PWMG0_0x0A_OC1PE                                    (8)
#define MAX_PWMG0_0x0A_OC1PE                                    (0x1)
#define MSK_PWMG0_0x0A_OC1PE                                    (0x1 << SFT_PWMG0_0x0A_OC1PE)
#define SFT_PWMG0_0x0A_OC2PE                                    (7)
#define MAX_PWMG0_0x0A_OC2PE                                    (0x1)
#define MSK_PWMG0_0x0A_OC2PE                                    (0x1 << SFT_PWMG0_0x0A_OC2PE)
#define SFT_PWMG0_0x0A_OC3PE                                    (6)
#define MAX_PWMG0_0x0A_OC3PE                                    (0x1)
#define MSK_PWMG0_0x0A_OC3PE                                    (0x1 << SFT_PWMG0_0x0A_OC3PE)
#define REG_PWMG0_0x04                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x04 * 4))
#define SFT_PWMG0_0x04_ARPE1                                    (5)
#define MAX_PWMG0_0x04_ARPE1                                    (0x1)
#define MSK_PWMG0_0x04_ARPE1                                    (0x1 << SFT_PWMG0_0x04_ARPE1)
#define SFT_PWMG0_0x04_ARPE2                                    (4)
#define MAX_PWMG0_0x04_ARPE2                                    (0x1)
#define MSK_PWMG0_0x04_ARPE2                                    (0x1 << SFT_PWMG0_0x04_ARPE2)
#define SFT_PWMG0_0x04_ARPE3                                    (3)
#define MAX_PWMG0_0x04_ARPE3                                    (0x1)
#define MSK_PWMG0_0x04_ARPE3                                    (0x1 << SFT_PWMG0_0x04_ARPE3)
#define SFT_PWMG0_0x04_CEN1                                     (2)
#define MAX_PWMG0_0x04_CEN1                                     (0x1)
#define MSK_PWMG0_0x04_CEN1                                     (0x1 << SFT_PWMG0_0x04_CEN1)
#define SFT_PWMG0_0x04_CEN2                                     (1)
#define MAX_PWMG0_0x04_CEN2                                     (0x1)
#define MSK_PWMG0_0x04_CEN2                                     (0x1 << SFT_PWMG0_0x04_CEN2)
#define SFT_PWMG0_0x04_CEN3                                     (0)
#define MAX_PWMG0_0x04_CEN3                                     (0x1)
#define MSK_PWMG0_0x04_CEN3                                     (0x1 << SFT_PWMG0_0x04_CEN3)
#define REG_PWMG0_0x05                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x05 * 4))
#define SFT_PWMG0_0x05_ADCS1                                    (29)
#define MAX_PWMG0_0x05_ADCS1                                    (0x7)
#define MSK_PWMG0_0x05_ADCS1                                    (0x7 << SFT_PWMG0_0x05_ADCS1)
#define SFT_PWMG0_0x05_TRIOS1                                   (26)
#define MAX_PWMG0_0x05_TRIOS1                                   (0x7)
#define MSK_PWMG0_0x05_TRIOS1                                   (0x7 << SFT_PWMG0_0x05_TRIOS1)
#define SFT_PWMG0_0x05_ADCS2                                    (21)
#define MAX_PWMG0_0x05_ADCS2                                    (0x7)
#define MSK_PWMG0_0x05_ADCS2                                    (0x7 << SFT_PWMG0_0x05_ADCS2)
#define SFT_PWMG0_0x05_TRIOS2                                   (18)
#define MAX_PWMG0_0x05_TRIOS2                                   (0x7)
#define MSK_PWMG0_0x05_TRIOS2                                   (0x7 << SFT_PWMG0_0x05_TRIOS2)
#define SFT_PWMG0_0x05_CCUS                                     (17)
#define MAX_PWMG0_0x05_CCUS                                     (0x1)
#define MSK_PWMG0_0x05_CCUS                                     (0x1 << SFT_PWMG0_0x05_CCUS)
#define SFT_PWMG0_0x05_ADCS3                                    (13)
#define MAX_PWMG0_0x05_ADCS3                                    (0x7)
#define MSK_PWMG0_0x05_ADCS3                                    (0x7 << SFT_PWMG0_0x05_ADCS3)
#define SFT_PWMG0_0x05_TRIOS3                                   (10)
#define MAX_PWMG0_0x05_TRIOS3                                   (0x7)
#define MSK_PWMG0_0x05_TRIOS3                                   (0x7 << SFT_PWMG0_0x05_TRIOS3)
#define SFT_PWMG0_0x05_CCPC                                     (9)
#define MAX_PWMG0_0x05_CCPC                                     (0x1)
#define MSK_PWMG0_0x05_CCPC                                     (0x1 << SFT_PWMG0_0x05_CCPC)
#define SFT_PWMG0_0x05_TI1S                                     (8)
#define MAX_PWMG0_0x05_TI1S                                     (0x1)
#define MSK_PWMG0_0x05_TI1S                                     (0x1 << SFT_PWMG0_0x05_TI1S)
#define REG_PWMG0_0x06                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x06 * 4))
#define SFT_PWMG0_0x06_TS3                                      (19)
#define MAX_PWMG0_0x06_TS3                                      (0x7)
#define MSK_PWMG0_0x06_TS3                                      (0x7 << SFT_PWMG0_0x06_TS3)
#define SFT_PWMG0_0x06_TS2                                      (16)
#define MAX_PWMG0_0x06_TS2                                      (0x7)
#define MSK_PWMG0_0x06_TS2                                      (0x7 << SFT_PWMG0_0x06_TS2)
#define SFT_PWMG0_0x06_TS1                                      (12)
#define MAX_PWMG0_0x06_TS1                                      (0x7)
#define MSK_PWMG0_0x06_TS1                                      (0x7 << SFT_PWMG0_0x06_TS1)
#define SFT_PWMG0_0x06_SMS3                                     (8)
#define MAX_PWMG0_0x06_SMS3                                     (0xF)
#define MSK_PWMG0_0x06_SMS3                                     (0xF << SFT_PWMG0_0x06_SMS3)
#define SFT_PWMG0_0x06_SMS2                                     (4)
#define MAX_PWMG0_0x06_SMS2                                     (0xF)
#define MSK_PWMG0_0x06_SMS2                                     (0xF << SFT_PWMG0_0x06_SMS2)
#define SFT_PWMG0_0x06_SMS1                                     (0)
#define MAX_PWMG0_0x06_SMS1                                     (0xF)
#define MSK_PWMG0_0x06_SMS1                                     (0xF << SFT_PWMG0_0x06_SMS1)
#define REG_PWMG0_0x07                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x07 * 4))
#define SFT_PWMG0_0x07_DF_TIM3                                  (28)
#define MAX_PWMG0_0x07_DF_TIM3                                  (0xF)
#define MSK_PWMG0_0x07_DF_TIM3                                  (0xF << SFT_PWMG0_0x07_DF_TIM3)
#define SFT_PWMG0_0x07_DF_TIM2                                  (24)
#define MAX_PWMG0_0x07_DF_TIM2                                  (0xF)
#define MSK_PWMG0_0x07_DF_TIM2                                  (0xF << SFT_PWMG0_0x07_DF_TIM2)
#define SFT_PWMG0_0x07_DF_TIM1                                  (20)
#define MAX_PWMG0_0x07_DF_TIM1                                  (0xF)
#define MSK_PWMG0_0x07_DF_TIM1                                  (0xF << SFT_PWMG0_0x07_DF_TIM1)
#define REG_PWMG0_0x06                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x06 * 4))
#define REG_PWMG0_0x07                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x07 * 4))
#define SFT_PWMG0_0x07_COMIE                                    (15)
#define MAX_PWMG0_0x07_COMIE                                    (0x1)
#define MSK_PWMG0_0x07_COMIE                                    (0x1 << SFT_PWMG0_0x07_COMIE)
#define SFT_PWMG0_0x07_TIE3                                     (14)
#define MAX_PWMG0_0x07_TIE3                                     (0x1)
#define MSK_PWMG0_0x07_TIE3                                     (0x1 << SFT_PWMG0_0x07_TIE3)
#define SFT_PWMG0_0x07_TIE2                                     (13)
#define MAX_PWMG0_0x07_TIE2                                     (0x1)
#define MSK_PWMG0_0x07_TIE2                                     (0x1 << SFT_PWMG0_0x07_TIE2)
#define SFT_PWMG0_0x07_TIE1                                     (12)
#define MAX_PWMG0_0x07_TIE1                                     (0x1)
#define MSK_PWMG0_0x07_TIE1                                     (0x1 << SFT_PWMG0_0x07_TIE1)
#define SFT_PWMG0_0x07_UIE3                                     (11)
#define MAX_PWMG0_0x07_UIE3                                     (0x1)
#define MSK_PWMG0_0x07_UIE3                                     (0x1 << SFT_PWMG0_0x07_UIE3)
#define SFT_PWMG0_0x07_UIE2                                     (10)
#define MAX_PWMG0_0x07_UIE2                                     (0x1)
#define MSK_PWMG0_0x07_UIE2                                     (0x1 << SFT_PWMG0_0x07_UIE2)
#define SFT_PWMG0_0x07_UIE1                                     (9)
#define MAX_PWMG0_0x07_UIE1                                     (0x1)
#define MSK_PWMG0_0x07_UIE1                                     (0x1 << SFT_PWMG0_0x07_UIE1)
#define SFT_PWMG0_0x07_CC9IE                                    (8)
#define MAX_PWMG0_0x07_CC9IE                                    (0x1)
#define MSK_PWMG0_0x07_CC9IE                                    (0x1 << SFT_PWMG0_0x07_CC9IE)
#define SFT_PWMG0_0x07_CC8IE                                    (7)
#define MAX_PWMG0_0x07_CC8IE                                    (0x1)
#define MSK_PWMG0_0x07_CC8IE                                    (0x1 << SFT_PWMG0_0x07_CC8IE)
#define SFT_PWMG0_0x07_CC7IE                                    (6)
#define MAX_PWMG0_0x07_CC7IE                                    (0x1)
#define MSK_PWMG0_0x07_CC7IE                                    (0x1 << SFT_PWMG0_0x07_CC7IE)
#define SFT_PWMG0_0x07_CC6IE                                    (5)
#define MAX_PWMG0_0x07_CC6IE                                    (0x1)
#define MSK_PWMG0_0x07_CC6IE                                    (0x1 << SFT_PWMG0_0x07_CC6IE)
#define SFT_PWMG0_0x07_CC5IE                                    (4)
#define MAX_PWMG0_0x07_CC5IE                                    (0x1)
#define MSK_PWMG0_0x07_CC5IE                                    (0x1 << SFT_PWMG0_0x07_CC5IE)
#define SFT_PWMG0_0x07_CC4IE                                    (3)
#define MAX_PWMG0_0x07_CC4IE                                    (0x1)
#define MSK_PWMG0_0x07_CC4IE                                    (0x1 << SFT_PWMG0_0x07_CC4IE)
#define SFT_PWMG0_0x07_CC3IE                                    (2)
#define MAX_PWMG0_0x07_CC3IE                                    (0x1)
#define MSK_PWMG0_0x07_CC3IE                                    (0x1 << SFT_PWMG0_0x07_CC3IE)
#define SFT_PWMG0_0x07_CC2IE                                    (1)
#define MAX_PWMG0_0x07_CC2IE                                    (0x1)
#define MSK_PWMG0_0x07_CC2IE                                    (0x1 << SFT_PWMG0_0x07_CC2IE)
#define SFT_PWMG0_0x07_CC1IE                                    (0)
#define MAX_PWMG0_0x07_CC1IE                                    (0x1)
#define MSK_PWMG0_0x07_CC1IE                                    (0x1 << SFT_PWMG0_0x07_CC1IE)
#define REG_PWMG0_0x06                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x06 * 4))
#define REG_PWMG0_0x08                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x08 * 4))
#define SFT_PWMG0_0x08_COMIF                                    (15)
#define MAX_PWMG0_0x08_COMIF                                    (0x1)
#define MSK_PWMG0_0x08_COMIF                                    (0x1 << SFT_PWMG0_0x08_COMIF)
#define SFT_PWMG0_0x08_TIF3                                     (14)
#define MAX_PWMG0_0x08_TIF3                                     (0x1)
#define MSK_PWMG0_0x08_TIF3                                     (0x1 << SFT_PWMG0_0x08_TIF3)
#define SFT_PWMG0_0x08_TIF2                                     (13)
#define MAX_PWMG0_0x08_TIF2                                     (0x1)
#define MSK_PWMG0_0x08_TIF2                                     (0x1 << SFT_PWMG0_0x08_TIF2)
#define SFT_PWMG0_0x08_TIF1                                     (12)
#define MAX_PWMG0_0x08_TIF1                                     (0x1)
#define MSK_PWMG0_0x08_TIF1                                     (0x1 << SFT_PWMG0_0x08_TIF1)
#define SFT_PWMG0_0x08_UIF3                                     (11)
#define MAX_PWMG0_0x08_UIF3                                     (0x1)
#define MSK_PWMG0_0x08_UIF3                                     (0x1 << SFT_PWMG0_0x08_UIF3)
#define SFT_PWMG0_0x08_UIF2                                     (10)
#define MAX_PWMG0_0x08_UIF2                                     (0x1)
#define MSK_PWMG0_0x08_UIF2                                     (0x1 << SFT_PWMG0_0x08_UIF2)
#define SFT_PWMG0_0x08_UIF1                                     (9)
#define MAX_PWMG0_0x08_UIF1                                     (0x1)
#define MSK_PWMG0_0x08_UIF1                                     (0x1 << SFT_PWMG0_0x08_UIF1)
#define SFT_PWMG0_0x08_CC9IF                                    (8)
#define MAX_PWMG0_0x08_CC9IF                                    (0x1)
#define MSK_PWMG0_0x08_CC9IF                                    (0x1 << SFT_PWMG0_0x08_CC9IF)
#define SFT_PWMG0_0x08_CC8IF                                    (7)
#define MAX_PWMG0_0x08_CC8IF                                    (0x1)
#define MSK_PWMG0_0x08_CC8IF                                    (0x1 << SFT_PWMG0_0x08_CC8IF)
#define SFT_PWMG0_0x08_CC7IF                                    (6)
#define MAX_PWMG0_0x08_CC7IF                                    (0x1)
#define MSK_PWMG0_0x08_CC7IF                                    (0x1 << SFT_PWMG0_0x08_CC7IF)
#define SFT_PWMG0_0x08_CC6IF                                    (5)
#define MAX_PWMG0_0x08_CC6IF                                    (0x1)
#define MSK_PWMG0_0x08_CC6IF                                    (0x1 << SFT_PWMG0_0x08_CC6IF)
#define SFT_PWMG0_0x08_CC5IF                                    (4)
#define MAX_PWMG0_0x08_CC5IF                                    (0x1)
#define MSK_PWMG0_0x08_CC5IF                                    (0x1 << SFT_PWMG0_0x08_CC5IF)
#define SFT_PWMG0_0x08_CC4IF                                    (3)
#define MAX_PWMG0_0x08_CC4IF                                    (0x1)
#define MSK_PWMG0_0x08_CC4IF                                    (0x1 << SFT_PWMG0_0x08_CC4IF)
#define SFT_PWMG0_0x08_CC3IF                                    (2)
#define MAX_PWMG0_0x08_CC3IF                                    (0x1)
#define MSK_PWMG0_0x08_CC3IF                                    (0x1 << SFT_PWMG0_0x08_CC3IF)
#define SFT_PWMG0_0x08_CC2IF                                    (1)
#define MAX_PWMG0_0x08_CC2IF                                    (0x1)
#define MSK_PWMG0_0x08_CC2IF                                    (0x1 << SFT_PWMG0_0x08_CC2IF)
#define SFT_PWMG0_0x08_CC1IF                                    (0)
#define MAX_PWMG0_0x08_CC1IF                                    (0x1)
#define MSK_PWMG0_0x08_CC1IF                                    (0x1 << SFT_PWMG0_0x08_CC1IF)
#define REG_PWMG0_0x09                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x09 * 4))
#define SFT_PWMG0_0x09_COMG                                     (15)
#define MAX_PWMG0_0x09_COMG                                     (0x1)
#define MSK_PWMG0_0x09_COMG                                     (0x1 << SFT_PWMG0_0x09_COMG)
#define SFT_PWMG0_0x09_TG3                                      (14)
#define MAX_PWMG0_0x09_TG3                                      (0x1)
#define MSK_PWMG0_0x09_TG3                                      (0x1 << SFT_PWMG0_0x09_TG3)
#define SFT_PWMG0_0x09_TG2                                      (13)
#define MAX_PWMG0_0x09_TG2                                      (0x1)
#define MSK_PWMG0_0x09_TG2                                      (0x1 << SFT_PWMG0_0x09_TG2)
#define SFT_PWMG0_0x09_TG1                                      (12)
#define MAX_PWMG0_0x09_TG1                                      (0x1)
#define MSK_PWMG0_0x09_TG1                                      (0x1 << SFT_PWMG0_0x09_TG1)
#define SFT_PWMG0_0x09_UG3                                      (11)
#define MAX_PWMG0_0x09_UG3                                      (0x1)
#define MSK_PWMG0_0x09_UG3                                      (0x1 << SFT_PWMG0_0x09_UG3)
#define SFT_PWMG0_0x09_UG2                                      (10)
#define MAX_PWMG0_0x09_UG2                                      (0x1)
#define MSK_PWMG0_0x09_UG2                                      (0x1 << SFT_PWMG0_0x09_UG2)
#define SFT_PWMG0_0x09_UG1                                      (9)
#define MAX_PWMG0_0x09_UG1                                      (0x1)
#define MSK_PWMG0_0x09_UG1                                      (0x1 << SFT_PWMG0_0x09_UG1)
#define REG_PWMG0_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0A * 4))
#define SFT_PWMG0_0x0A_OC3M                                     (27)
#define MAX_PWMG0_0x0A_OC3M                                     (0x7)
#define MSK_PWMG0_0x0A_OC3M                                     (0x7 << SFT_PWMG0_0x0A_OC3M)
#define SFT_PWMG0_0x0A_OC2M                                     (24)
#define MAX_PWMG0_0x0A_OC2M                                     (0x7)
#define MSK_PWMG0_0x0A_OC2M                                     (0x7 << SFT_PWMG0_0x0A_OC2M)
#define SFT_PWMG0_0x0A_OC1M                                     (21)
#define MAX_PWMG0_0x0A_OC1M                                     (0x7)
#define MSK_PWMG0_0x0A_OC1M                                     (0x7 << SFT_PWMG0_0x0A_OC1M)
#define SFT_PWMG0_0x0A_TIM3CCM                                  (20)
#define MAX_PWMG0_0x0A_TIM3CCM                                  (0x1)
#define MSK_PWMG0_0x0A_TIM3CCM                                  (0x1 << SFT_PWMG0_0x0A_TIM3CCM)
#define SFT_PWMG0_0x0A_TIM2CCM                                  (19)
#define MAX_PWMG0_0x0A_TIM2CCM                                  (0x1)
#define MSK_PWMG0_0x0A_TIM2CCM                                  (0x1 << SFT_PWMG0_0x0A_TIM2CCM)
#define SFT_PWMG0_0x0A_TIM1CCM                                  (18)
#define MAX_PWMG0_0x0A_TIM1CCM                                  (0x1)
#define MSK_PWMG0_0x0A_TIM1CCM                                  (0x1 << SFT_PWMG0_0x0A_TIM1CCM)
#define SFT_PWMG0_0x0A_CC6E                                     (17)
#define MAX_PWMG0_0x0A_CC6E                                     (0x1)
#define MSK_PWMG0_0x0A_CC6E                                     (0x1 << SFT_PWMG0_0x0A_CC6E)
#define SFT_PWMG0_0x0A_CC5E                                     (16)
#define MAX_PWMG0_0x0A_CC5E                                     (0x1)
#define MSK_PWMG0_0x0A_CC5E                                     (0x1 << SFT_PWMG0_0x0A_CC5E)
#define SFT_PWMG0_0x0A_CC4E                                     (15)
#define MAX_PWMG0_0x0A_CC4E                                     (0x1)
#define MSK_PWMG0_0x0A_CC4E                                     (0x1 << SFT_PWMG0_0x0A_CC4E)
#define SFT_PWMG0_0x0A_CC3E                                     (14)
#define MAX_PWMG0_0x0A_CC3E                                     (0x1)
#define MSK_PWMG0_0x0A_CC3E                                     (0x1 << SFT_PWMG0_0x0A_CC3E)
#define SFT_PWMG0_0x0A_CH2E                                     (13)
#define MAX_PWMG0_0x0A_CH2E                                     (0x1)
#define MSK_PWMG0_0x0A_CH2E                                     (0x1 << SFT_PWMG0_0x0A_CH2E)
#define SFT_PWMG0_0x0A_CH1E                                     (12)
#define MAX_PWMG0_0x0A_CH1E                                     (0x1)
#define MSK_PWMG0_0x0A_CH1E                                     (0x1 << SFT_PWMG0_0x0A_CH1E)
#define SFT_PWMG0_0x0A_CH6P                                     (10)
#define MAX_PWMG0_0x0A_CH6P                                     (0x3)
#define MSK_PWMG0_0x0A_CH6P                                     (0x3 << SFT_PWMG0_0x0A_CH6P)
#define SFT_PWMG0_0x0A_CH5P                                     (8)
#define MAX_PWMG0_0x0A_CH5P                                     (0x3)
#define MSK_PWMG0_0x0A_CH5P                                     (0x3 << SFT_PWMG0_0x0A_CH5P)
#define SFT_PWMG0_0x0A_CH4P                                     (6)
#define MAX_PWMG0_0x0A_CH4P                                     (0x3)
#define MSK_PWMG0_0x0A_CH4P                                     (0x3 << SFT_PWMG0_0x0A_CH4P)
#define SFT_PWMG0_0x0A_CH3P                                     (4)
#define MAX_PWMG0_0x0A_CH3P                                     (0x3)
#define MSK_PWMG0_0x0A_CH3P                                     (0x3 << SFT_PWMG0_0x0A_CH3P)
#define SFT_PWMG0_0x0A_CH2P                                     (2)
#define MAX_PWMG0_0x0A_CH2P                                     (0x3)
#define MSK_PWMG0_0x0A_CH2P                                     (0x3 << SFT_PWMG0_0x0A_CH2P)
#define SFT_PWMG0_0x0A_CH1P                                     (0)
#define MAX_PWMG0_0x0A_CH1P                                     (0x3)
#define MSK_PWMG0_0x0A_CH1P                                     (0x3 << SFT_PWMG0_0x0A_CH1P)
#define REG_PWMG0_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0B * 4))
#define REG_PWMG0_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0C * 4))
#define REG_PWMG0_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0D * 4))
#define REG_PWMG0_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0A * 4))
#define REG_PWMG0_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG0_0x0E_PSC3                                     (16)
#define MAX_PWMG0_0x0E_PSC3                                     (0xFF)
#define MSK_PWMG0_0x0E_PSC3                                     (0xFF << SFT_PWMG0_0x0E_PSC3)
#define SFT_PWMG0_0x0E_PSC2                                     (8)
#define MAX_PWMG0_0x0E_PSC2                                     (0xFF)
#define MSK_PWMG0_0x0E_PSC2                                     (0xFF << SFT_PWMG0_0x0E_PSC2)
#define SFT_PWMG0_0x0E_PSC1                                     (0)
#define MAX_PWMG0_0x0E_PSC1                                     (0xFF)
#define MSK_PWMG0_0x0E_PSC1                                     (0xFF << SFT_PWMG0_0x0E_PSC1)
#define REG_PWMG0_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0F * 4))
#define REG_PWMG0_0x10                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x10 * 4))
#define REG_PWMG0_0x11                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x11 * 4))
#define REG_PWMG0_0x12                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x12 * 4))
#define REG_PWMG0_0x13                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x13 * 4))
#define REG_PWMG0_0x14                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x14 * 4))
#define REG_PWMG0_0x15                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x15 * 4))
#define REG_PWMG0_0x16                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x16 * 4))
#define REG_PWMG0_0x17                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x17 * 4))
#define REG_PWMG0_0x18                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x18 * 4))
#define REG_PWMG0_0x19                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x19 * 4))
#define REG_PWMG0_0x1A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1A * 4))
#define REG_PWMG0_0x1B                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1B * 4))
#define REG_PWMG0_0x1C                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1C * 4))
#define REG_PWMG0_0x1D                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1D * 4))
#define REG_PWMG0_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x0A * 4))
#define REG_PWMG0_0x1F                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1F * 4))
#define REG_PWMG0_0x20                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x20 * 4))
#define REG_PWMG0_0x21                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x21 * 4))
#define REG_PWMG0_0x22                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x22 * 4))
#define REG_PWMG0_0x23                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x23 * 4))
#define REG_PWMG0_0x24                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x24 * 4))
#define REG_PWMG0_0x25                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x25 * 4))
#define REG_PWMG0_0x26                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x26 * 4))
#define REG_PWMG0_0x27                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x27 * 4))
#define REG_PWMG0_0x28                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x28 * 4))
#define REG_PWMG0_0x29                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x29 * 4))
#define REG_PWMG0_0x2A                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x2A * 4))
#define REG_PWMG0_0x2B                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x2B * 4))
#define REG_PWMG0_0x2C                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x2C * 4))
#define REG_PWMG0_0x2D                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x2D * 4))
#define REG_PWMG0_0x2E                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x2E * 4))
#define SFT_PWMG0_0x2E_OC3M_SHAD                                (12)
#define MAX_PWMG0_0x2E_OC3M_SHAD                                (0x7)
#define MSK_PWMG0_0x2E_OC3M_SHAD                                (0x7 << SFT_PWMG0_0x2E_OC3M_SHAD)
#define SFT_PWMG0_0x2E_OC2M_SHAD                                (9)
#define MAX_PWMG0_0x2E_OC2M_SHAD                                (0x7)
#define MSK_PWMG0_0x2E_OC2M_SHAD                                (0x7 << SFT_PWMG0_0x2E_OC2M_SHAD)
#define SFT_PWMG0_0x2E_OC1M_SHAD                                (6)
#define MAX_PWMG0_0x2E_OC1M_SHAD                                (0x7)
#define MSK_PWMG0_0x2E_OC1M_SHAD                                (0x7 << SFT_PWMG0_0x2E_OC1M_SHAD)
#define SFT_PWMG0_0x2E_CH1E_SHAD                                (5)
#define MAX_PWMG0_0x2E_CH1E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH1E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH1E_SHAD)
#define SFT_PWMG0_0x2E_CH2E_SHAD                                (4)
#define MAX_PWMG0_0x2E_CH2E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH2E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH2E_SHAD)
#define SFT_PWMG0_0x2E_CH3E_SHAD                                (3)
#define MAX_PWMG0_0x2E_CH3E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH3E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH3E_SHAD)
#define SFT_PWMG0_0x2E_CH4E_SHAD                                (2)
#define MAX_PWMG0_0x2E_CH4E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH4E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH4E_SHAD)
#define SFT_PWMG0_0x2E_CH5E_SHAD                                (1)
#define MAX_PWMG0_0x2E_CH5E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH5E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH5E_SHAD)
#define SFT_PWMG0_0x2E_CH6E_SHAD                                (0)
#define MAX_PWMG0_0x2E_CH6E_SHAD                                (0x1)
#define MSK_PWMG0_0x2E_CH6E_SHAD                                (0x1 << SFT_PWMG0_0x2E_CH6E_SHAD)
#define REG_PWMG0_F                                             (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x1F * 4))
#define SFT_PWMG0_F_DML                                         (10)
#define MAX_PWMG0_F_DML                                         (0x3F)
#define MSK_PWMG0_F_DML                                         (0x3F << SFT_PWMG0_F_DML)
#define SFT_PWMG0_F_DMAB                                        (0)
#define MAX_PWMG0_F_DMAB                                        (0x3F)
#define MSK_PWMG0_F_DMAB                                        (0x3F << SFT_PWMG0_F_DMAB)
#define REG_PWMG0_0x20                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x20 * 4))
#define REG_PWMG0_0x21                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x21 * 4))
#define REG_PWMG0_0x22                                          (*(volatile unsigned long*)(MDU_PWMG0_BASE_ADDR + 0x22 * 4))

#define MDU_PWMG1_BASE_ADDR                                     0x458f0000
#define REG_PWMG1_0x00                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x00 * 4))
#define REG_PWMG1_0x01                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x01 * 4))
#define REG_PWMG1_0x02                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x02 * 4))
#define SFT_PWMG1_0x02_BPS_CLKGATE                              (1)
#define MAX_PWMG1_0x02_BPS_CLKGATE                              (0x1)
#define MSK_PWMG1_0x02_BPS_CLKGATE                              (0x1 << SFT_PWMG1_0x02_BPS_CLKGATE)
#define SFT_PWMG1_0x02_SOFT_RESET                               (0)
#define MAX_PWMG1_0x02_SOFT_RESET                               (0x1)
#define MSK_PWMG1_0x02_SOFT_RESET                               (0x1 << SFT_PWMG1_0x02_SOFT_RESET)
#define REG_PWMG1_0x03                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x03 * 4))
#define REG_PWMG1_0x04                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x04 * 4))
#define SFT_PWMG1_0x04_DIR_TIM1                                 (31)
#define MAX_PWMG1_0x04_DIR_TIM1                                 (0x1)
#define MSK_PWMG1_0x04_DIR_TIM1                                 (0x1 << SFT_PWMG1_0x04_DIR_TIM1)
#define SFT_PWMG1_0x04_DIR_TIM2                                 (30)
#define MAX_PWMG1_0x04_DIR_TIM2                                 (0x1)
#define MSK_PWMG1_0x04_DIR_TIM2                                 (0x1 << SFT_PWMG1_0x04_DIR_TIM2)
#define SFT_PWMG1_0x04_DIR_TIM3                                 (29)
#define MAX_PWMG1_0x04_DIR_TIM3                                 (0x1)
#define MSK_PWMG1_0x04_DIR_TIM3                                 (0x1 << SFT_PWMG1_0x04_DIR_TIM3)
#define SFT_PWMG1_0x04_URS1                                     (28)
#define MAX_PWMG1_0x04_URS1                                     (0x1)
#define MSK_PWMG1_0x04_URS1                                     (0x1 << SFT_PWMG1_0x04_URS1)
#define SFT_PWMG1_0x04_URS2                                     (27)
#define MAX_PWMG1_0x04_URS2                                     (0x1)
#define MSK_PWMG1_0x04_URS2                                     (0x1 << SFT_PWMG1_0x04_URS2)
#define SFT_PWMG1_0x04_URS3                                     (26)
#define MAX_PWMG1_0x04_URS3                                     (0x1)
#define MSK_PWMG1_0x04_URS3                                     (0x1 << SFT_PWMG1_0x04_URS3)
#define SFT_PWMG1_0x04_CMS_TIM1                                 (22)
#define MAX_PWMG1_0x04_CMS_TIM1                                 (0x3)
#define MSK_PWMG1_0x04_CMS_TIM1                                 (0x3 << SFT_PWMG1_0x04_CMS_TIM1)
#define SFT_PWMG1_0x04_CMS_TIM2                                 (20)
#define MAX_PWMG1_0x04_CMS_TIM2                                 (0x3)
#define MSK_PWMG1_0x04_CMS_TIM2                                 (0x3 << SFT_PWMG1_0x04_CMS_TIM2)
#define SFT_PWMG1_0x04_CMS_TIM3                                 (18)
#define MAX_PWMG1_0x04_CMS_TIM3                                 (0x3)
#define MSK_PWMG1_0x04_CMS_TIM3                                 (0x3 << SFT_PWMG1_0x04_CMS_TIM3)
#define REG_PWMG1_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0A * 4))
#define SFT_PWMG1_0x0A_OC1PE                                    (8)
#define MAX_PWMG1_0x0A_OC1PE                                    (0x1)
#define MSK_PWMG1_0x0A_OC1PE                                    (0x1 << SFT_PWMG1_0x0A_OC1PE)
#define SFT_PWMG1_0x0A_OC2PE                                    (7)
#define MAX_PWMG1_0x0A_OC2PE                                    (0x1)
#define MSK_PWMG1_0x0A_OC2PE                                    (0x1 << SFT_PWMG1_0x0A_OC2PE)
#define SFT_PWMG1_0x0A_OC3PE                                    (6)
#define MAX_PWMG1_0x0A_OC3PE                                    (0x1)
#define MSK_PWMG1_0x0A_OC3PE                                    (0x1 << SFT_PWMG1_0x0A_OC3PE)
#define REG_PWMG1_0x04                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x04 * 4))
#define SFT_PWMG1_0x04_ARPE1                                    (5)
#define MAX_PWMG1_0x04_ARPE1                                    (0x1)
#define MSK_PWMG1_0x04_ARPE1                                    (0x1 << SFT_PWMG1_0x04_ARPE1)
#define SFT_PWMG1_0x04_ARPE2                                    (4)
#define MAX_PWMG1_0x04_ARPE2                                    (0x1)
#define MSK_PWMG1_0x04_ARPE2                                    (0x1 << SFT_PWMG1_0x04_ARPE2)
#define SFT_PWMG1_0x04_ARPE3                                    (3)
#define MAX_PWMG1_0x04_ARPE3                                    (0x1)
#define MSK_PWMG1_0x04_ARPE3                                    (0x1 << SFT_PWMG1_0x04_ARPE3)
#define SFT_PWMG1_0x04_CEN1                                     (2)
#define MAX_PWMG1_0x04_CEN1                                     (0x1)
#define MSK_PWMG1_0x04_CEN1                                     (0x1 << SFT_PWMG1_0x04_CEN1)
#define SFT_PWMG1_0x04_CEN2                                     (1)
#define MAX_PWMG1_0x04_CEN2                                     (0x1)
#define MSK_PWMG1_0x04_CEN2                                     (0x1 << SFT_PWMG1_0x04_CEN2)
#define SFT_PWMG1_0x04_CEN3                                     (0)
#define MAX_PWMG1_0x04_CEN3                                     (0x1)
#define MSK_PWMG1_0x04_CEN3                                     (0x1 << SFT_PWMG1_0x04_CEN3)
#define REG_PWMG1_0x05                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x05 * 4))
#define SFT_PWMG1_0x05_ADCS1                                    (29)
#define MAX_PWMG1_0x05_ADCS1                                    (0x7)
#define MSK_PWMG1_0x05_ADCS1                                    (0x7 << SFT_PWMG1_0x05_ADCS1)
#define SFT_PWMG1_0x05_TRIOS1                                   (26)
#define MAX_PWMG1_0x05_TRIOS1                                   (0x7)
#define MSK_PWMG1_0x05_TRIOS1                                   (0x7 << SFT_PWMG1_0x05_TRIOS1)
#define SFT_PWMG1_0x05_ADCS2                                    (21)
#define MAX_PWMG1_0x05_ADCS2                                    (0x7)
#define MSK_PWMG1_0x05_ADCS2                                    (0x7 << SFT_PWMG1_0x05_ADCS2)
#define SFT_PWMG1_0x05_TRIOS2                                   (18)
#define MAX_PWMG1_0x05_TRIOS2                                   (0x7)
#define MSK_PWMG1_0x05_TRIOS2                                   (0x7 << SFT_PWMG1_0x05_TRIOS2)
#define SFT_PWMG1_0x05_CCUS                                     (17)
#define MAX_PWMG1_0x05_CCUS                                     (0x1)
#define MSK_PWMG1_0x05_CCUS                                     (0x1 << SFT_PWMG1_0x05_CCUS)
#define SFT_PWMG1_0x05_ADCS3                                    (13)
#define MAX_PWMG1_0x05_ADCS3                                    (0x7)
#define MSK_PWMG1_0x05_ADCS3                                    (0x7 << SFT_PWMG1_0x05_ADCS3)
#define SFT_PWMG1_0x05_TRIOS3                                   (10)
#define MAX_PWMG1_0x05_TRIOS3                                   (0x7)
#define MSK_PWMG1_0x05_TRIOS3                                   (0x7 << SFT_PWMG1_0x05_TRIOS3)
#define SFT_PWMG1_0x05_CCPC                                     (9)
#define MAX_PWMG1_0x05_CCPC                                     (0x1)
#define MSK_PWMG1_0x05_CCPC                                     (0x1 << SFT_PWMG1_0x05_CCPC)
#define SFT_PWMG1_0x05_TI1S                                     (8)
#define MAX_PWMG1_0x05_TI1S                                     (0x1)
#define MSK_PWMG1_0x05_TI1S                                     (0x1 << SFT_PWMG1_0x05_TI1S)
#define REG_PWMG1_0x06                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x06 * 4))
#define SFT_PWMG1_0x06_TS3                                      (19)
#define MAX_PWMG1_0x06_TS3                                      (0x7)
#define MSK_PWMG1_0x06_TS3                                      (0x7 << SFT_PWMG1_0x06_TS3)
#define SFT_PWMG1_0x06_TS2                                      (16)
#define MAX_PWMG1_0x06_TS2                                      (0x7)
#define MSK_PWMG1_0x06_TS2                                      (0x7 << SFT_PWMG1_0x06_TS2)
#define SFT_PWMG1_0x06_TS1                                      (12)
#define MAX_PWMG1_0x06_TS1                                      (0x7)
#define MSK_PWMG1_0x06_TS1                                      (0x7 << SFT_PWMG1_0x06_TS1)
#define SFT_PWMG1_0x06_SMS3                                     (8)
#define MAX_PWMG1_0x06_SMS3                                     (0xF)
#define MSK_PWMG1_0x06_SMS3                                     (0xF << SFT_PWMG1_0x06_SMS3)
#define SFT_PWMG1_0x06_SMS2                                     (4)
#define MAX_PWMG1_0x06_SMS2                                     (0xF)
#define MSK_PWMG1_0x06_SMS2                                     (0xF << SFT_PWMG1_0x06_SMS2)
#define SFT_PWMG1_0x06_SMS1                                     (0)
#define MAX_PWMG1_0x06_SMS1                                     (0xF)
#define MSK_PWMG1_0x06_SMS1                                     (0xF << SFT_PWMG1_0x06_SMS1)
#define REG_PWMG1_0x07                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x07 * 4))
#define SFT_PWMG1_0x07_DF_TIM3                                  (28)
#define MAX_PWMG1_0x07_DF_TIM3                                  (0xF)
#define MSK_PWMG1_0x07_DF_TIM3                                  (0xF << SFT_PWMG1_0x07_DF_TIM3)
#define SFT_PWMG1_0x07_DF_TIM2                                  (24)
#define MAX_PWMG1_0x07_DF_TIM2                                  (0xF)
#define MSK_PWMG1_0x07_DF_TIM2                                  (0xF << SFT_PWMG1_0x07_DF_TIM2)
#define SFT_PWMG1_0x07_DF_TIM1                                  (20)
#define MAX_PWMG1_0x07_DF_TIM1                                  (0xF)
#define MSK_PWMG1_0x07_DF_TIM1                                  (0xF << SFT_PWMG1_0x07_DF_TIM1)
#define REG_PWMG1_0x06                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x06 * 4))
#define REG_PWMG1_0x07                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x07 * 4))
#define SFT_PWMG1_0x07_COMIE                                    (15)
#define MAX_PWMG1_0x07_COMIE                                    (0x1)
#define MSK_PWMG1_0x07_COMIE                                    (0x1 << SFT_PWMG1_0x07_COMIE)
#define SFT_PWMG1_0x07_TIE3                                     (14)
#define MAX_PWMG1_0x07_TIE3                                     (0x1)
#define MSK_PWMG1_0x07_TIE3                                     (0x1 << SFT_PWMG1_0x07_TIE3)
#define SFT_PWMG1_0x07_TIE2                                     (13)
#define MAX_PWMG1_0x07_TIE2                                     (0x1)
#define MSK_PWMG1_0x07_TIE2                                     (0x1 << SFT_PWMG1_0x07_TIE2)
#define SFT_PWMG1_0x07_TIE1                                     (12)
#define MAX_PWMG1_0x07_TIE1                                     (0x1)
#define MSK_PWMG1_0x07_TIE1                                     (0x1 << SFT_PWMG1_0x07_TIE1)
#define SFT_PWMG1_0x07_UIE3                                     (11)
#define MAX_PWMG1_0x07_UIE3                                     (0x1)
#define MSK_PWMG1_0x07_UIE3                                     (0x1 << SFT_PWMG1_0x07_UIE3)
#define SFT_PWMG1_0x07_UIE2                                     (10)
#define MAX_PWMG1_0x07_UIE2                                     (0x1)
#define MSK_PWMG1_0x07_UIE2                                     (0x1 << SFT_PWMG1_0x07_UIE2)
#define SFT_PWMG1_0x07_UIE1                                     (9)
#define MAX_PWMG1_0x07_UIE1                                     (0x1)
#define MSK_PWMG1_0x07_UIE1                                     (0x1 << SFT_PWMG1_0x07_UIE1)
#define SFT_PWMG1_0x07_CC9IE                                    (8)
#define MAX_PWMG1_0x07_CC9IE                                    (0x1)
#define MSK_PWMG1_0x07_CC9IE                                    (0x1 << SFT_PWMG1_0x07_CC9IE)
#define SFT_PWMG1_0x07_CC8IE                                    (7)
#define MAX_PWMG1_0x07_CC8IE                                    (0x1)
#define MSK_PWMG1_0x07_CC8IE                                    (0x1 << SFT_PWMG1_0x07_CC8IE)
#define SFT_PWMG1_0x07_CC7IE                                    (6)
#define MAX_PWMG1_0x07_CC7IE                                    (0x1)
#define MSK_PWMG1_0x07_CC7IE                                    (0x1 << SFT_PWMG1_0x07_CC7IE)
#define SFT_PWMG1_0x07_CC6IE                                    (5)
#define MAX_PWMG1_0x07_CC6IE                                    (0x1)
#define MSK_PWMG1_0x07_CC6IE                                    (0x1 << SFT_PWMG1_0x07_CC6IE)
#define SFT_PWMG1_0x07_CC5IE                                    (4)
#define MAX_PWMG1_0x07_CC5IE                                    (0x1)
#define MSK_PWMG1_0x07_CC5IE                                    (0x1 << SFT_PWMG1_0x07_CC5IE)
#define SFT_PWMG1_0x07_CC4IE                                    (3)
#define MAX_PWMG1_0x07_CC4IE                                    (0x1)
#define MSK_PWMG1_0x07_CC4IE                                    (0x1 << SFT_PWMG1_0x07_CC4IE)
#define SFT_PWMG1_0x07_CC3IE                                    (2)
#define MAX_PWMG1_0x07_CC3IE                                    (0x1)
#define MSK_PWMG1_0x07_CC3IE                                    (0x1 << SFT_PWMG1_0x07_CC3IE)
#define SFT_PWMG1_0x07_CC2IE                                    (1)
#define MAX_PWMG1_0x07_CC2IE                                    (0x1)
#define MSK_PWMG1_0x07_CC2IE                                    (0x1 << SFT_PWMG1_0x07_CC2IE)
#define SFT_PWMG1_0x07_CC1IE                                    (0)
#define MAX_PWMG1_0x07_CC1IE                                    (0x1)
#define MSK_PWMG1_0x07_CC1IE                                    (0x1 << SFT_PWMG1_0x07_CC1IE)
#define REG_PWMG1_0x06                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x06 * 4))
#define REG_PWMG1_0x08                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x08 * 4))
#define SFT_PWMG1_0x08_COMIF                                    (15)
#define MAX_PWMG1_0x08_COMIF                                    (0x1)
#define MSK_PWMG1_0x08_COMIF                                    (0x1 << SFT_PWMG1_0x08_COMIF)
#define SFT_PWMG1_0x08_TIF3                                     (14)
#define MAX_PWMG1_0x08_TIF3                                     (0x1)
#define MSK_PWMG1_0x08_TIF3                                     (0x1 << SFT_PWMG1_0x08_TIF3)
#define SFT_PWMG1_0x08_TIF2                                     (13)
#define MAX_PWMG1_0x08_TIF2                                     (0x1)
#define MSK_PWMG1_0x08_TIF2                                     (0x1 << SFT_PWMG1_0x08_TIF2)
#define SFT_PWMG1_0x08_TIF1                                     (12)
#define MAX_PWMG1_0x08_TIF1                                     (0x1)
#define MSK_PWMG1_0x08_TIF1                                     (0x1 << SFT_PWMG1_0x08_TIF1)
#define SFT_PWMG1_0x08_UIF3                                     (11)
#define MAX_PWMG1_0x08_UIF3                                     (0x1)
#define MSK_PWMG1_0x08_UIF3                                     (0x1 << SFT_PWMG1_0x08_UIF3)
#define SFT_PWMG1_0x08_UIF2                                     (10)
#define MAX_PWMG1_0x08_UIF2                                     (0x1)
#define MSK_PWMG1_0x08_UIF2                                     (0x1 << SFT_PWMG1_0x08_UIF2)
#define SFT_PWMG1_0x08_UIF1                                     (9)
#define MAX_PWMG1_0x08_UIF1                                     (0x1)
#define MSK_PWMG1_0x08_UIF1                                     (0x1 << SFT_PWMG1_0x08_UIF1)
#define SFT_PWMG1_0x08_CC9IF                                    (8)
#define MAX_PWMG1_0x08_CC9IF                                    (0x1)
#define MSK_PWMG1_0x08_CC9IF                                    (0x1 << SFT_PWMG1_0x08_CC9IF)
#define SFT_PWMG1_0x08_CC8IF                                    (7)
#define MAX_PWMG1_0x08_CC8IF                                    (0x1)
#define MSK_PWMG1_0x08_CC8IF                                    (0x1 << SFT_PWMG1_0x08_CC8IF)
#define SFT_PWMG1_0x08_CC7IF                                    (6)
#define MAX_PWMG1_0x08_CC7IF                                    (0x1)
#define MSK_PWMG1_0x08_CC7IF                                    (0x1 << SFT_PWMG1_0x08_CC7IF)
#define SFT_PWMG1_0x08_CC6IF                                    (5)
#define MAX_PWMG1_0x08_CC6IF                                    (0x1)
#define MSK_PWMG1_0x08_CC6IF                                    (0x1 << SFT_PWMG1_0x08_CC6IF)
#define SFT_PWMG1_0x08_CC5IF                                    (4)
#define MAX_PWMG1_0x08_CC5IF                                    (0x1)
#define MSK_PWMG1_0x08_CC5IF                                    (0x1 << SFT_PWMG1_0x08_CC5IF)
#define SFT_PWMG1_0x08_CC4IF                                    (3)
#define MAX_PWMG1_0x08_CC4IF                                    (0x1)
#define MSK_PWMG1_0x08_CC4IF                                    (0x1 << SFT_PWMG1_0x08_CC4IF)
#define SFT_PWMG1_0x08_CC3IF                                    (2)
#define MAX_PWMG1_0x08_CC3IF                                    (0x1)
#define MSK_PWMG1_0x08_CC3IF                                    (0x1 << SFT_PWMG1_0x08_CC3IF)
#define SFT_PWMG1_0x08_CC2IF                                    (1)
#define MAX_PWMG1_0x08_CC2IF                                    (0x1)
#define MSK_PWMG1_0x08_CC2IF                                    (0x1 << SFT_PWMG1_0x08_CC2IF)
#define SFT_PWMG1_0x08_CC1IF                                    (0)
#define MAX_PWMG1_0x08_CC1IF                                    (0x1)
#define MSK_PWMG1_0x08_CC1IF                                    (0x1 << SFT_PWMG1_0x08_CC1IF)
#define REG_PWMG1_0x09                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x09 * 4))
#define SFT_PWMG1_0x09_COMG                                     (15)
#define MAX_PWMG1_0x09_COMG                                     (0x1)
#define MSK_PWMG1_0x09_COMG                                     (0x1 << SFT_PWMG1_0x09_COMG)
#define SFT_PWMG1_0x09_TG3                                      (14)
#define MAX_PWMG1_0x09_TG3                                      (0x1)
#define MSK_PWMG1_0x09_TG3                                      (0x1 << SFT_PWMG1_0x09_TG3)
#define SFT_PWMG1_0x09_TG2                                      (13)
#define MAX_PWMG1_0x09_TG2                                      (0x1)
#define MSK_PWMG1_0x09_TG2                                      (0x1 << SFT_PWMG1_0x09_TG2)
#define SFT_PWMG1_0x09_TG1                                      (12)
#define MAX_PWMG1_0x09_TG1                                      (0x1)
#define MSK_PWMG1_0x09_TG1                                      (0x1 << SFT_PWMG1_0x09_TG1)
#define SFT_PWMG1_0x09_UG3                                      (11)
#define MAX_PWMG1_0x09_UG3                                      (0x1)
#define MSK_PWMG1_0x09_UG3                                      (0x1 << SFT_PWMG1_0x09_UG3)
#define SFT_PWMG1_0x09_UG2                                      (10)
#define MAX_PWMG1_0x09_UG2                                      (0x1)
#define MSK_PWMG1_0x09_UG2                                      (0x1 << SFT_PWMG1_0x09_UG2)
#define SFT_PWMG1_0x09_UG1                                      (9)
#define MAX_PWMG1_0x09_UG1                                      (0x1)
#define MSK_PWMG1_0x09_UG1                                      (0x1 << SFT_PWMG1_0x09_UG1)
#define REG_PWMG1_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0A * 4))
#define SFT_PWMG1_0x0A_OC3M                                     (27)
#define MAX_PWMG1_0x0A_OC3M                                     (0x7)
#define MSK_PWMG1_0x0A_OC3M                                     (0x7 << SFT_PWMG1_0x0A_OC3M)
#define SFT_PWMG1_0x0A_OC2M                                     (24)
#define MAX_PWMG1_0x0A_OC2M                                     (0x7)
#define MSK_PWMG1_0x0A_OC2M                                     (0x7 << SFT_PWMG1_0x0A_OC2M)
#define SFT_PWMG1_0x0A_OC1M                                     (21)
#define MAX_PWMG1_0x0A_OC1M                                     (0x7)
#define MSK_PWMG1_0x0A_OC1M                                     (0x7 << SFT_PWMG1_0x0A_OC1M)
#define SFT_PWMG1_0x0A_TIM3CCM                                  (20)
#define MAX_PWMG1_0x0A_TIM3CCM                                  (0x1)
#define MSK_PWMG1_0x0A_TIM3CCM                                  (0x1 << SFT_PWMG1_0x0A_TIM3CCM)
#define SFT_PWMG1_0x0A_TIM2CCM                                  (19)
#define MAX_PWMG1_0x0A_TIM2CCM                                  (0x1)
#define MSK_PWMG1_0x0A_TIM2CCM                                  (0x1 << SFT_PWMG1_0x0A_TIM2CCM)
#define SFT_PWMG1_0x0A_TIM1CCM                                  (18)
#define MAX_PWMG1_0x0A_TIM1CCM                                  (0x1)
#define MSK_PWMG1_0x0A_TIM1CCM                                  (0x1 << SFT_PWMG1_0x0A_TIM1CCM)
#define SFT_PWMG1_0x0A_CC6E                                     (17)
#define MAX_PWMG1_0x0A_CC6E                                     (0x1)
#define MSK_PWMG1_0x0A_CC6E                                     (0x1 << SFT_PWMG1_0x0A_CC6E)
#define SFT_PWMG1_0x0A_CC5E                                     (16)
#define MAX_PWMG1_0x0A_CC5E                                     (0x1)
#define MSK_PWMG1_0x0A_CC5E                                     (0x1 << SFT_PWMG1_0x0A_CC5E)
#define SFT_PWMG1_0x0A_CC4E                                     (15)
#define MAX_PWMG1_0x0A_CC4E                                     (0x1)
#define MSK_PWMG1_0x0A_CC4E                                     (0x1 << SFT_PWMG1_0x0A_CC4E)
#define SFT_PWMG1_0x0A_CC3E                                     (14)
#define MAX_PWMG1_0x0A_CC3E                                     (0x1)
#define MSK_PWMG1_0x0A_CC3E                                     (0x1 << SFT_PWMG1_0x0A_CC3E)
#define SFT_PWMG1_0x0A_CH2E                                     (13)
#define MAX_PWMG1_0x0A_CH2E                                     (0x1)
#define MSK_PWMG1_0x0A_CH2E                                     (0x1 << SFT_PWMG1_0x0A_CH2E)
#define SFT_PWMG1_0x0A_CH1E                                     (12)
#define MAX_PWMG1_0x0A_CH1E                                     (0x1)
#define MSK_PWMG1_0x0A_CH1E                                     (0x1 << SFT_PWMG1_0x0A_CH1E)
#define SFT_PWMG1_0x0A_CH6P                                     (10)
#define MAX_PWMG1_0x0A_CH6P                                     (0x3)
#define MSK_PWMG1_0x0A_CH6P                                     (0x3 << SFT_PWMG1_0x0A_CH6P)
#define SFT_PWMG1_0x0A_CH5P                                     (8)
#define MAX_PWMG1_0x0A_CH5P                                     (0x3)
#define MSK_PWMG1_0x0A_CH5P                                     (0x3 << SFT_PWMG1_0x0A_CH5P)
#define SFT_PWMG1_0x0A_CH4P                                     (6)
#define MAX_PWMG1_0x0A_CH4P                                     (0x3)
#define MSK_PWMG1_0x0A_CH4P                                     (0x3 << SFT_PWMG1_0x0A_CH4P)
#define SFT_PWMG1_0x0A_CH3P                                     (4)
#define MAX_PWMG1_0x0A_CH3P                                     (0x3)
#define MSK_PWMG1_0x0A_CH3P                                     (0x3 << SFT_PWMG1_0x0A_CH3P)
#define SFT_PWMG1_0x0A_CH2P                                     (2)
#define MAX_PWMG1_0x0A_CH2P                                     (0x3)
#define MSK_PWMG1_0x0A_CH2P                                     (0x3 << SFT_PWMG1_0x0A_CH2P)
#define SFT_PWMG1_0x0A_CH1P                                     (0)
#define MAX_PWMG1_0x0A_CH1P                                     (0x3)
#define MSK_PWMG1_0x0A_CH1P                                     (0x3 << SFT_PWMG1_0x0A_CH1P)
#define REG_PWMG1_0x0B                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0B * 4))
#define REG_PWMG1_0x0C                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0C * 4))
#define REG_PWMG1_0x0D                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0D * 4))
#define REG_PWMG1_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0A * 4))
#define REG_PWMG1_0x0E                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0E * 4))
#define SFT_PWMG1_0x0E_PSC3                                     (16)
#define MAX_PWMG1_0x0E_PSC3                                     (0xFF)
#define MSK_PWMG1_0x0E_PSC3                                     (0xFF << SFT_PWMG1_0x0E_PSC3)
#define SFT_PWMG1_0x0E_PSC2                                     (8)
#define MAX_PWMG1_0x0E_PSC2                                     (0xFF)
#define MSK_PWMG1_0x0E_PSC2                                     (0xFF << SFT_PWMG1_0x0E_PSC2)
#define SFT_PWMG1_0x0E_PSC1                                     (0)
#define MAX_PWMG1_0x0E_PSC1                                     (0xFF)
#define MSK_PWMG1_0x0E_PSC1                                     (0xFF << SFT_PWMG1_0x0E_PSC1)
#define REG_PWMG1_0x0F                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0F * 4))
#define REG_PWMG1_0x10                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x10 * 4))
#define REG_PWMG1_0x11                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x11 * 4))
#define REG_PWMG1_0x12                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x12 * 4))
#define REG_PWMG1_0x13                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x13 * 4))
#define REG_PWMG1_0x14                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x14 * 4))
#define REG_PWMG1_0x15                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x15 * 4))
#define REG_PWMG1_0x16                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x16 * 4))
#define REG_PWMG1_0x17                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x17 * 4))
#define REG_PWMG1_0x18                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x18 * 4))
#define REG_PWMG1_0x19                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x19 * 4))
#define REG_PWMG1_0x1A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x1A * 4))
#define REG_PWMG1_0x1B                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x1B * 4))
#define REG_PWMG1_0x1C                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x1C * 4))
#define REG_PWMG1_0x1D                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x1D * 4))
#define REG_PWMG1_0x0A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x0A * 4))
#define REG_PWMG1_0x1F                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x1F * 4))
#define REG_PWMG1_0x20                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x20 * 4))
#define REG_PWMG1_0x21                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x21 * 4))
#define REG_PWMG1_0x22                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x22 * 4))
#define REG_PWMG1_0x23                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x23 * 4))
#define REG_PWMG1_0x24                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x24 * 4))
#define REG_PWMG1_0x25                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x25 * 4))
#define REG_PWMG1_0x26                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x26 * 4))
#define REG_PWMG1_0x27                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x27 * 4))
#define REG_PWMG1_0x28                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x28 * 4))
#define REG_PWMG1_0x29                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x29 * 4))
#define REG_PWMG1_0x2A                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x2A * 4))
#define REG_PWMG1_0x2B                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x2B * 4))
#define REG_PWMG1_0x2C                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x2C * 4))
#define REG_PWMG1_0x2D                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x2D * 4))
#define REG_PWMG1_0x2E                                          (*(volatile unsigned long*)(MDU_PWMG1_BASE_ADDR + 0x2E * 4))
#define SFT_PWMG1_0x2E_OC3M_SHAD                                (12)
#define MAX_PWMG1_0x2E_OC3M_SHAD                                (0x7)
#define MSK_PWMG1_0x2E_OC3M_SHAD                                (0x7 << SFT_PWMG1_0x2E_OC3M_SHAD)
#define SFT_PWMG1_0x2E_OC2M_SHAD                                (9)
#define MAX_PWMG1_0x2E_OC2M_SHAD                                (0x7)
#define MSK_PWMG1_0x2E_OC2M_SHAD                                (0x7 << SFT_PWMG1_0x2E_OC2M_SHAD)
#define SFT_PWMG1_0x2E_OC1M_SHAD                                (6)
#define MAX_PWMG1_0x2E_OC1M_SHAD                                (0x7)
#define MSK_PWMG1_0x2E_OC1M_SHAD                                (0x7 << SFT_PWMG1_0x2E_OC1M_SHAD)
#define SFT_PWMG1_0x2E_CH1E_SHAD                                (5)
#define MAX_PWMG1_0x2E_CH1E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH1E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH1E_SHAD)
#define SFT_PWMG1_0x2E_CH2E_SHAD                                (4)
#define MAX_PWMG1_0x2E_CH2E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH2E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH2E_SHAD)
#define SFT_PWMG1_0x2E_CH3E_SHAD                                (3)
#define MAX_PWMG1_0x2E_CH3E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH3E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH3E_SHAD)
#define SFT_PWMG1_0x2E_CH4E_SHAD                                (2)
#define MAX_PWMG1_0x2E_CH4E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH4E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH4E_SHAD)
#define SFT_PWMG1_0x2E_CH5E_SHAD                                (1)
#define MAX_PWMG1_0x2E_CH5E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH5E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH5E_SHAD)
#define SFT_PWMG1_0x2E_CH6E_SHAD                                (0)
#define MAX_PWMG1_0x2E_CH6E_SHAD                                (0x1)
#define MSK_PWMG1_0x2E_CH6E_SHAD                                (0x1 << SFT_PWMG1_0x2E_CH6E_SHAD)

#define MDU_SDMADC_BASE_ADDR                                    0x45810000
#define REG_SDMADC_0x00                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x00 * 4))
#define REG_SDMADC_0x01                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x01 * 4))
#define REG_SDMADC_0x02                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x02 * 4))
#define SFT_SDMADC_0x02_SOFT_RST                                (0)
#define MAX_SDMADC_0x02_SOFT_RST                                (0x1)
#define MSK_SDMADC_0x02_SOFT_RST                                (0x1 << SFT_SDMADC_0x02_SOFT_RST)
#define SFT_SDMADC_0x02_BYPASS_CKG                              (1)
#define MAX_SDMADC_0x02_BYPASS_CKG                              (0x1)
#define MSK_SDMADC_0x02_BYPASS_CKG                              (0x1 << SFT_SDMADC_0x02_BYPASS_CKG)
#define REG_SDMADC_0x03                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x03 * 4))
#define REG_SDMADC_0x04                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x04 * 4))
#define SFT_SDMADC_0x04_SAMPLE_ENABLE                           (0)
#define MAX_SDMADC_0x04_SAMPLE_ENABLE                           (0x1)
#define MSK_SDMADC_0x04_SAMPLE_ENABLE                           (0x1 << SFT_SDMADC_0x04_SAMPLE_ENABLE)
#define REG_SDMADC_0x05                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x05 * 4))
#define SFT_SDMADC_0x05_SAMPLE_MODE                             (0)
#define MAX_SDMADC_0x05_SAMPLE_MODE                             (0x1)
#define MSK_SDMADC_0x05_SAMPLE_MODE                             (0x1 << SFT_SDMADC_0x05_SAMPLE_MODE)
#define SFT_SDMADC_0x05_SAMPLE_NUMB                             (1)
#define MAX_SDMADC_0x05_SAMPLE_NUMB                             (0x3)
#define MSK_SDMADC_0x05_SAMPLE_NUMB                             (0x3 << SFT_SDMADC_0x05_SAMPLE_NUMB)
#define SFT_SDMADC_0x05_SAMPLE_CHSEL                            (3)
#define MAX_SDMADC_0x05_SAMPLE_CHSEL                            (0xF)
#define MSK_SDMADC_0x05_SAMPLE_CHSEL                            (0xF << SFT_SDMADC_0x05_SAMPLE_CHSEL)
#define SFT_SDMADC_0x05_CIC2_BYPASS                             (7)
#define MAX_SDMADC_0x05_CIC2_BYPASS                             (0x1)
#define MSK_SDMADC_0x05_CIC2_BYPASS                             (0x1 << SFT_SDMADC_0x05_CIC2_BYPASS)
#define SFT_SDMADC_0x05_COMP_BYPASS                             (8)
#define MAX_SDMADC_0x05_COMP_BYPASS                             (0x1)
#define MSK_SDMADC_0x05_COMP_BYPASS                             (0x1 << SFT_SDMADC_0x05_COMP_BYPASS)
#define SFT_SDMADC_0x05_CIC2_GAINS                              (9)
#define MAX_SDMADC_0x05_CIC2_GAINS                              (0x3F)
#define MSK_SDMADC_0x05_CIC2_GAINS                              (0x3F << SFT_SDMADC_0x05_CIC2_GAINS)
#define SFT_SDMADC_0x05_INTR_ENABLE                             (15)
#define MAX_SDMADC_0x05_INTR_ENABLE                             (0x1F)
#define MSK_SDMADC_0x05_INTR_ENABLE                             (0x1F << SFT_SDMADC_0x05_INTR_ENABLE)
#define REG_SDMADC_0x06                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x06 * 4))
#define SFT_SDMADC_0x06_CALI_OFFSET                             (0)
#define MAX_SDMADC_0x06_CALI_OFFSET                             (0xFFFF)
#define MSK_SDMADC_0x06_CALI_OFFSET                             (0xFFFF << SFT_SDMADC_0x06_CALI_OFFSET)
#define SFT_SDMADC_0x06_CALI_GAIN                               (16)
#define MAX_SDMADC_0x06_CALI_GAIN                               (0x1FFF)
#define MSK_SDMADC_0x06_CALI_GAIN                               (0x1FFF << SFT_SDMADC_0x06_CALI_GAIN)
#define REG_SDMADC_0x07                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x07 * 4))
#define SFT_SDMADC_0x07_SADC_STATUS                             (0)
#define MAX_SDMADC_0x07_SADC_STATUS                             (0x1F)
#define MSK_SDMADC_0x07_SADC_STATUS                             (0x1F << SFT_SDMADC_0x07_SADC_STATUS)
#define REG_SDMADC_0x08                                         (*(volatile unsigned long*)(MDU_SDMADC_BASE_ADDR + 0x08 * 4))
#define SFT_SDMADC_0x08_FIFO_DATA                               (0)
#define MAX_SDMADC_0x08_FIFO_DATA                               (0xFFFF)
#define MSK_SDMADC_0x08_FIFO_DATA                               (0xFFFF << SFT_SDMADC_0x08_FIFO_DATA)

#define MDU_SADC_BASE_ADDR                                      0x45890000
#define REG_SADC_0x00                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x00 * 4))
#define REG_SADC_0x01                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x01 * 4))
#define REG_SADC_0x02                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x02 * 4))
#define SFT_SADC_0x02_SOFT_RST                                  (0)
#define MAX_SADC_0x02_SOFT_RST                                  (0x1)
#define MSK_SADC_0x02_SOFT_RST                                  (0x1 << SFT_SADC_0x02_SOFT_RST)
#define SFT_SADC_0x02_BYPASS_CKG                                (1)
#define MAX_SADC_0x02_BYPASS_CKG                                (0x1)
#define MSK_SADC_0x02_BYPASS_CKG                                (0x1 << SFT_SADC_0x02_BYPASS_CKG)
#define REG_SADC_0x03                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x03 * 4))
#define REG_SADC_0x04                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x04 * 4))
#define SFT_SADC_0x04_ADC_MODE                                  (0)
#define MAX_SADC_0x04_ADC_MODE                                  (0x3)
#define MSK_SADC_0x04_ADC_MODE                                  (0x3 << SFT_SADC_0x04_ADC_MODE)
#define SFT_SADC_0x04_ADC_EN                                    (2)
#define MAX_SADC_0x04_ADC_EN                                    (0x1)
#define MSK_SADC_0x04_ADC_EN                                    (0x1 << SFT_SADC_0x04_ADC_EN)
#define SFT_SADC_0x04_ADC_CHNL                                  (3)
#define MAX_SADC_0x04_ADC_CHNL                                  (0xF)
#define MSK_SADC_0x04_ADC_CHNL                                  (0xF << SFT_SADC_0x04_ADC_CHNL)
#define SFT_SADC_0x04_ADC_SETTING                               (7)
#define MAX_SADC_0x04_ADC_SETTING                               (0x1)
#define MSK_SADC_0x04_ADC_SETTING                               (0x1 << SFT_SADC_0x04_ADC_SETTING)
#define SFT_SADC_0x04_ADC_INT_CLEAR                             (8)
#define MAX_SADC_0x04_ADC_INT_CLEAR                             (0x1)
#define MSK_SADC_0x04_ADC_INT_CLEAR                             (0x1 << SFT_SADC_0x04_ADC_INT_CLEAR)
#define SFT_SADC_0x04_PRE_DIV                                   (9)
#define MAX_SADC_0x04_PRE_DIV                                   (0x3F)
#define MSK_SADC_0x04_PRE_DIV                                   (0x3F << SFT_SADC_0x04_PRE_DIV)
#define SFT_SADC_0x04_M_MODE                                    (15)
#define MAX_SADC_0x04_M_MODE                                    (0x1)
#define MSK_SADC_0x04_M_MODE                                    (0x1 << SFT_SADC_0x04_M_MODE)
#define SFT_SADC_0x04_SAMP_INTERVAL                             (16)
#define MAX_SADC_0x04_SAMP_INTERVAL                             (0x3F)
#define MSK_SADC_0x04_SAMP_INTERVAL                             (0x3F << SFT_SADC_0x04_SAMP_INTERVAL)
#define SFT_SADC_0x04_ADC_FILTER                                (22)
#define MAX_SADC_0x04_ADC_FILTER                                (0x7F)
#define MSK_SADC_0x04_ADC_FILTER                                (0x7F << SFT_SADC_0x04_ADC_FILTER)
#define SFT_SADC_0x04_ADC_BUSY                                  (29)
#define MAX_SADC_0x04_ADC_BUSY                                  (0x1)
#define MSK_SADC_0x04_ADC_BUSY                                  (0x1 << SFT_SADC_0x04_ADC_BUSY)
#define SFT_SADC_0x04_FIFO_EMPTY                                (30)
#define MAX_SADC_0x04_FIFO_EMPTY                                (0x1)
#define MSK_SADC_0x04_FIFO_EMPTY                                (0x1 << SFT_SADC_0x04_FIFO_EMPTY)
#define SFT_SADC_0x04_FIFO_FULL                                 (31)
#define MAX_SADC_0x04_FIFO_FULL                                 (0x1)
#define MSK_SADC_0x04_FIFO_FULL                                 (0x1 << SFT_SADC_0x04_FIFO_FULL)
#define REG_SADC_0x05                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x05 * 4))
#define REG_SADC_0x06                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x06 * 4))
#define SFT_SADC_0x06_ALMOST_CFG                                (0)
#define MAX_SADC_0x06_ALMOST_CFG                                (0x1F)
#define MSK_SADC_0x06_ALMOST_CFG                                (0x1F << SFT_SADC_0x06_ALMOST_CFG)
#define SFT_SADC_0x06_STEADY_CTRL                               (5)
#define MAX_SADC_0x06_STEADY_CTRL                               (0x7)
#define MSK_SADC_0x06_STEADY_CTRL                               (0x7 << SFT_SADC_0x06_STEADY_CTRL)
#define SFT_SADC_0x06_CALIB_TRIG                                (8)
#define MAX_SADC_0x06_CALIB_TRIG                                (0x1)
#define MSK_SADC_0x06_CALIB_TRIG                                (0x1 << SFT_SADC_0x06_CALIB_TRIG)
#define SFT_SADC_0x06_CALIB_DONE                                (9)
#define MAX_SADC_0x06_CALIB_DONE                                (0x1)
#define MSK_SADC_0x06_CALIB_DONE                                (0x1 << SFT_SADC_0x06_CALIB_DONE)
#define SFT_SADC_0x06_BYPASS_CALIB                              (10)
#define MAX_SADC_0x06_BYPASS_CALIB                              (0x1)
#define MSK_SADC_0x06_BYPASS_CALIB                              (0x1 << SFT_SADC_0x06_BYPASS_CALIB)
#define SFT_SADC_0x06_BYPASS_WINDOW                             (11)
#define MAX_SADC_0x06_BYPASS_WINDOW                             (0x1)
#define MSK_SADC_0x06_BYPASS_WINDOW                             (0x1 << SFT_SADC_0x06_BYPASS_WINDOW)
#define SFT_SADC_0x06_AUTP_CALIB                                (12)
#define MAX_SADC_0x06_AUTP_CALIB                                (0x1)
#define MSK_SADC_0x06_AUTP_CALIB                                (0x1 << SFT_SADC_0x06_AUTP_CALIB)
#define SFT_SADC_0x06_ALGOTH_SEL                                (13)
#define MAX_SADC_0x06_ALGOTH_SEL                                (0x1)
#define MSK_SADC_0x06_ALGOTH_SEL                                (0x1 << SFT_SADC_0x06_ALGOTH_SEL)
#define SFT_SADC_0x06_SOFT_PWD                                  (14)
#define MAX_SADC_0x06_SOFT_PWD                                  (0x1)
#define MSK_SADC_0x06_SOFT_PWD                                  (0x1 << SFT_SADC_0x06_SOFT_PWD)
#define SFT_SADC_0x06_RFU                                       (15)
#define MAX_SADC_0x06_RFU                                       (0x1FFFF)
#define MSK_SADC_0x06_RFU                                       (0x1FFFF << SFT_SADC_0x06_RFU)
#define REG_SADC_0x07                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x07 * 4))
#define SFT_SADC_0x07_SAT_CTRL                                  (0)
#define MAX_SADC_0x07_SAT_CTRL                                  (0x3)
#define MSK_SADC_0x07_SAT_CTRL                                  (0x3 << SFT_SADC_0x07_SAT_CTRL)
#define SFT_SADC_0x07_SAT_ENABLE                                (2)
#define MAX_SADC_0x07_SAT_ENABLE                                (0x1)
#define MSK_SADC_0x07_SAT_ENABLE                                (0x1 << SFT_SADC_0x07_SAT_ENABLE)
#define SFT_SADC_0x07_OVER_FLOW                                 (3)
#define MAX_SADC_0x07_OVER_FLOW                                 (0x1)
#define MSK_SADC_0x07_OVER_FLOW                                 (0x1 << SFT_SADC_0x07_OVER_FLOW)
#define REG_SADC_0x08                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x08 * 4))
#define SFT_SADC_0x08_ADC_DATA_16                               (0)
#define MAX_SADC_0x08_ADC_DATA_16                               (0xFFFF)
#define MSK_SADC_0x08_ADC_DATA_16                               (0xFFFF << SFT_SADC_0x08_ADC_DATA_16)
#define REG_SADC_0x09                                           (*(volatile unsigned long*)(MDU_SADC_BASE_ADDR + 0x09 * 4))
#define SFT_SADC_0x09_FIFO_DATA_16                              (0)
#define MAX_SADC_0x09_FIFO_DATA_16                              (0xFFFF)
#define MSK_SADC_0x09_FIFO_DATA_16                              (0xFFFF << SFT_SADC_0x09_FIFO_DATA_16)

#define MDU_AUD_BASE_ADDR                                       0x47800000
#define REG_AUD_DEVICE_ID                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x00 * 4))
#define REG_AUD_VERSION_ID                                      (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x01 * 4))
#define REG_AUD_CLK_CONTROL                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x02 * 4))
#define SFT_AUD_CLK_CONTROL_CLK_GATE                            (1)
#define MAX_AUD_CLK_CONTROL_CLK_GATE                            (0x1)
#define MSK_AUD_CLK_CONTROL_CLK_GATE                            (0x1 << SFT_AUD_CLK_CONTROL_CLK_GATE)
#define SFT_AUD_CLK_CONTROL_SOFT_RESET                          (0)
#define MAX_AUD_CLK_CONTROL_SOFT_RESET                          (0x1)
#define MSK_AUD_CLK_CONTROL_SOFT_RESET                          (0x1 << SFT_AUD_CLK_CONTROL_SOFT_RESET)
#define REG_AUD_GLOBAL_STATUS                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x03 * 4))
#define REG_AUD_ADC_CONFIG0                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x04 * 4))
#define SFT_AUD_ADC_CONFIG0_DIG_MIC_SEL                         (25)
#define MAX_AUD_ADC_CONFIG0_DIG_MIC_SEL                         (0x1)
#define MSK_AUD_ADC_CONFIG0_DIG_MIC_SEL                         (0x1 << SFT_AUD_ADC_CONFIG0_DIG_MIC_SEL)
#define SFT_AUD_ADC_CONFIG0_ADC_SAMPE_EDGE                      (24)
#define MAX_AUD_ADC_CONFIG0_ADC_SAMPE_EDGE                      (0x1)
#define MSK_AUD_ADC_CONFIG0_ADC_SAMPE_EDGE                      (0x1 << SFT_AUD_ADC_CONFIG0_ADC_SAMPE_EDGE)
#define SFT_AUD_ADC_CONFIG0_ADC_SET_GAIN                        (18)
#define MAX_AUD_ADC_CONFIG0_ADC_SET_GAIN                        (0x3F)
#define MSK_AUD_ADC_CONFIG0_ADC_SET_GAIN                        (0x3F << SFT_AUD_ADC_CONFIG0_ADC_SET_GAIN)
#define SFT_AUD_ADC_CONFIG0_ADC_HPF1_BYPASS                     (17)
#define MAX_AUD_ADC_CONFIG0_ADC_HPF1_BYPASS                     (0x1)
#define MSK_AUD_ADC_CONFIG0_ADC_HPF1_BYPASS                     (0x1 << SFT_AUD_ADC_CONFIG0_ADC_HPF1_BYPASS)
#define SFT_AUD_ADC_CONFIG0_ADC_HPF2_BYPASS                     (16)
#define MAX_AUD_ADC_CONFIG0_ADC_HPF2_BYPASS                     (0x1)
#define MSK_AUD_ADC_CONFIG0_ADC_HPF2_BYPASS                     (0x1 << SFT_AUD_ADC_CONFIG0_ADC_HPF2_BYPASS)
#define SFT_AUD_ADC_CONFIG0_ADC_HPF2_COEF_B2                    (0)
#define MAX_AUD_ADC_CONFIG0_ADC_HPF2_COEF_B2                    (0xFFFF)
#define MSK_AUD_ADC_CONFIG0_ADC_HPF2_COEF_B2                    (0xFFFF << SFT_AUD_ADC_CONFIG0_ADC_HPF2_COEF_B2)
#define REG_AUD_ADC_CONFIG1                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x05 * 4))
#define SFT_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B1                    (16)
#define MAX_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B1                    (0xFFFF)
#define MSK_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B1                    (0xFFFF << SFT_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B1)
#define SFT_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B0                    (0)
#define MAX_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B0                    (0xFFFF)
#define MSK_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B0                    (0xFFFF << SFT_AUD_ADC_CONFIG1_ADC_HPF2_COEF_B0)
#define REG_AUD_ADC_CONFIG2                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x06 * 4))
#define SFT_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A1                    (16)
#define MAX_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A1                    (0xFFFF)
#define MSK_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A1                    (0xFFFF << SFT_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A1)
#define SFT_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A0                    (0)
#define MAX_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A0                    (0xFFFF)
#define MSK_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A0                    (0xFFFF << SFT_AUD_ADC_CONFIG2_ADC_HPF2_COEF_A0)
#define REG_AUD_DAC_CONFIG0                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x07 * 4))
#define SFT_AUD_DAC_CONFIG0_DAC_NOTCHEN                         (29)
#define MAX_AUD_DAC_CONFIG0_DAC_NOTCHEN                         (0x1)
#define MSK_AUD_DAC_CONFIG0_DAC_NOTCHEN                         (0x1 << SFT_AUD_DAC_CONFIG0_DAC_NOTCHEN)
#define SFT_AUD_DAC_CONFIG0_DAC_PN_CONF                         (25)
#define MAX_AUD_DAC_CONFIG0_DAC_PN_CONF                         (0xF)
#define MSK_AUD_DAC_CONFIG0_DAC_PN_CONF                         (0xF << SFT_AUD_DAC_CONFIG0_DAC_PN_CONF)
#define SFT_AUD_DAC_CONFIG0_DAC_CLK_INVERT                      (24)
#define MAX_AUD_DAC_CONFIG0_DAC_CLK_INVERT                      (0x1)
#define MSK_AUD_DAC_CONFIG0_DAC_CLK_INVERT                      (0x1 << SFT_AUD_DAC_CONFIG0_DAC_CLK_INVERT)
#define SFT_AUD_DAC_CONFIG0_DAC_SET_GAIN                        (18)
#define MAX_AUD_DAC_CONFIG0_DAC_SET_GAIN                        (0x3F)
#define MSK_AUD_DAC_CONFIG0_DAC_SET_GAIN                        (0x3F << SFT_AUD_DAC_CONFIG0_DAC_SET_GAIN)
#define SFT_AUD_DAC_CONFIG0_DAC_HPF1_BYPASS                     (17)
#define MAX_AUD_DAC_CONFIG0_DAC_HPF1_BYPASS                     (0x1)
#define MSK_AUD_DAC_CONFIG0_DAC_HPF1_BYPASS                     (0x1 << SFT_AUD_DAC_CONFIG0_DAC_HPF1_BYPASS)
#define SFT_AUD_DAC_CONFIG0_DAC_HPF2_BYPASS                     (16)
#define MAX_AUD_DAC_CONFIG0_DAC_HPF2_BYPASS                     (0x1)
#define MSK_AUD_DAC_CONFIG0_DAC_HPF2_BYPASS                     (0x1 << SFT_AUD_DAC_CONFIG0_DAC_HPF2_BYPASS)
#define SFT_AUD_DAC_CONFIG0_DAC_HPF2_COEF_B2                    (0)
#define MAX_AUD_DAC_CONFIG0_DAC_HPF2_COEF_B2                    (0xFFFF)
#define MSK_AUD_DAC_CONFIG0_DAC_HPF2_COEF_B2                    (0xFFFF << SFT_AUD_DAC_CONFIG0_DAC_HPF2_COEF_B2)
#define REG_AUD_DAC_CONFIG1                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x08 * 4))
#define SFT_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B1                    (16)
#define MAX_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B1                    (0xFFFF)
#define MSK_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B1                    (0xFFFF << SFT_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B1)
#define SFT_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B0                    (0)
#define MAX_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B0                    (0xFFFF)
#define MSK_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B0                    (0xFFFF << SFT_AUD_DAC_CONFIG1_DAC_HPF2_COEF_B0)
#define REG_AUD_DAC_CONFIG2                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x09 * 4))
#define SFT_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A2                    (16)
#define MAX_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A2                    (0xFFFF)
#define MSK_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A2                    (0xFFFF << SFT_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A2)
#define SFT_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A1                    (0)
#define MAX_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A1                    (0xFFFF)
#define MSK_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A1                    (0xFFFF << SFT_AUD_DAC_CONFIG2_DAC_HPF2_COEF_A1)
#define REG_AUD_0x0A                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0A * 4))
#define SFT_AUD_0x0A_LOOP_ADC2DAC                               (25)
#define MAX_AUD_0x0A_LOOP_ADC2DAC                               (0x1)
#define MSK_AUD_0x0A_LOOP_ADC2DAC                               (0x1 << SFT_AUD_0x0A_LOOP_ADC2DAC)
#define SFT_AUD_0x0A_LOOP_TON2DAC                               (24)
#define MAX_AUD_0x0A_LOOP_TON2DAC                               (0x1)
#define MSK_AUD_0x0A_LOOP_TON2DAC                               (0x1 << SFT_AUD_0x0A_LOOP_TON2DAC)
#define SFT_AUD_0x0A_ADCL_INT_EN                                (23)
#define MAX_AUD_0x0A_ADCL_INT_EN                                (0x1)
#define MSK_AUD_0x0A_ADCL_INT_EN                                (0x1 << SFT_AUD_0x0A_ADCL_INT_EN)
#define SFT_AUD_0x0A_DTMF_INT_EN                                (22)
#define MAX_AUD_0x0A_DTMF_INT_EN                                (0x1)
#define MSK_AUD_0x0A_DTMF_INT_EN                                (0x1 << SFT_AUD_0x0A_DTMF_INT_EN)
#define SFT_AUD_0x0A_DACL_INT_EN                                (21)
#define MAX_AUD_0x0A_DACL_INT_EN                                (0x1)
#define MSK_AUD_0x0A_DACL_INT_EN                                (0x1 << SFT_AUD_0x0A_DACL_INT_EN)
#define SFT_AUD_0x0A_DACR_INT_EN                                (20)
#define MAX_AUD_0x0A_DACR_INT_EN                                (0x1)
#define MSK_AUD_0x0A_DACR_INT_EN                                (0x1 << SFT_AUD_0x0A_DACR_INT_EN)
#define SFT_AUD_0x0A_ADCL_WR_THRESHOLD                          (15)
#define MAX_AUD_0x0A_ADCL_WR_THRESHOLD                          (0x1F)
#define MSK_AUD_0x0A_ADCL_WR_THRESHOLD                          (0x1F << SFT_AUD_0x0A_ADCL_WR_THRESHOLD)
#define SFT_AUD_0x0A_DTMF_WR_THRESHOLD                          (10)
#define MAX_AUD_0x0A_DTMF_WR_THRESHOLD                          (0x1F)
#define MSK_AUD_0x0A_DTMF_WR_THRESHOLD                          (0x1F << SFT_AUD_0x0A_DTMF_WR_THRESHOLD)
#define SFT_AUD_0x0A_DACL_RD_THRESHOLD                          (5)
#define MAX_AUD_0x0A_DACL_RD_THRESHOLD                          (0x1F)
#define MSK_AUD_0x0A_DACL_RD_THRESHOLD                          (0x1F << SFT_AUD_0x0A_DACL_RD_THRESHOLD)
#define SFT_AUD_0x0A_DACR_RD_THRESHOLD                          (0)
#define MAX_AUD_0x0A_DACR_RD_THRESHOLD                          (0x1F)
#define MSK_AUD_0x0A_DACR_RD_THRESHOLD                          (0x1F << SFT_AUD_0x0A_DACR_RD_THRESHOLD)
#define REG_AUD_AGC_CONFIG0                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0B * 4))
#define SFT_AUD_AGC_CONFIG0_AGC_STEP                            (30)
#define MAX_AUD_AGC_CONFIG0_AGC_STEP                            (0x3)
#define MSK_AUD_AGC_CONFIG0_AGC_STEP                            (0x3 << SFT_AUD_AGC_CONFIG0_AGC_STEP)
#define SFT_AUD_AGC_CONFIG0_AGC_NOISE_LOW                       (20)
#define MAX_AUD_AGC_CONFIG0_AGC_NOISE_LOW                       (0x3FF)
#define MSK_AUD_AGC_CONFIG0_AGC_NOISE_LOW                       (0x3FF << SFT_AUD_AGC_CONFIG0_AGC_NOISE_LOW)
#define SFT_AUD_AGC_CONFIG0_AGC_NOISE_HIGH                      (10)
#define MAX_AUD_AGC_CONFIG0_AGC_NOISE_HIGH                      (0x3FF)
#define MSK_AUD_AGC_CONFIG0_AGC_NOISE_HIGH                      (0x3FF << SFT_AUD_AGC_CONFIG0_AGC_NOISE_HIGH)
#define SFT_AUD_AGC_CONFIG0_AGC_NOISE_THRD                      (0)
#define MAX_AUD_AGC_CONFIG0_AGC_NOISE_THRD                      (0x3FF)
#define MSK_AUD_AGC_CONFIG0_AGC_NOISE_THRD                      (0x3FF << SFT_AUD_AGC_CONFIG0_AGC_NOISE_THRD)
#define REG_AUD_AGC_CONFIG1                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0C * 4))
#define SFT_AUD_AGC_CONFIG1_AGC_NG_ENABLE                       (31)
#define MAX_AUD_AGC_CONFIG1_AGC_NG_ENABLE                       (0x1)
#define MSK_AUD_AGC_CONFIG1_AGC_NG_ENABLE                       (0x1 << SFT_AUD_AGC_CONFIG1_AGC_NG_ENABLE)
#define SFT_AUD_AGC_CONFIG1_AGC_NG_METHOD                       (30)
#define MAX_AUD_AGC_CONFIG1_AGC_NG_METHOD                       (0x1)
#define MSK_AUD_AGC_CONFIG1_AGC_NG_METHOD                       (0x1 << SFT_AUD_AGC_CONFIG1_AGC_NG_METHOD)
#define SFT_AUD_AGC_CONFIG1_AGC_MAX                             (23)
#define MAX_AUD_AGC_CONFIG1_AGC_MAX                             (0x7F)
#define MSK_AUD_AGC_CONFIG1_AGC_MAX                             (0x7F << SFT_AUD_AGC_CONFIG1_AGC_MAX)
#define SFT_AUD_AGC_CONFIG1_AGC_MIN                             (16)
#define MAX_AUD_AGC_CONFIG1_AGC_MIN                             (0x7F)
#define MSK_AUD_AGC_CONFIG1_AGC_MIN                             (0x7F << SFT_AUD_AGC_CONFIG1_AGC_MIN)
#define SFT_AUD_AGC_CONFIG1_AGC_LOW_DUR                         (13)
#define MAX_AUD_AGC_CONFIG1_AGC_LOW_DUR                         (0x7)
#define MSK_AUD_AGC_CONFIG1_AGC_LOW_DUR                         (0x7 << SFT_AUD_AGC_CONFIG1_AGC_LOW_DUR)
#define SFT_AUD_AGC_CONFIG1_AGC_HIGH_DUR                        (10)
#define MAX_AUD_AGC_CONFIG1_AGC_HIGH_DUR                        (0x7)
#define MSK_AUD_AGC_CONFIG1_AGC_HIGH_DUR                        (0x7 << SFT_AUD_AGC_CONFIG1_AGC_HIGH_DUR)
#define SFT_AUD_AGC_CONFIG1_AGC_NOISE_TOUT                      (7)
#define MAX_AUD_AGC_CONFIG1_AGC_NOISE_TOUT                      (0x7)
#define MSK_AUD_AGC_CONFIG1_AGC_NOISE_TOUT                      (0x7 << SFT_AUD_AGC_CONFIG1_AGC_NOISE_TOUT)
#define SFT_AUD_AGC_CONFIG1_AGC_NOISE_MIN                       (0)
#define MAX_AUD_AGC_CONFIG1_AGC_NOISE_MIN                       (0x7F)
#define MSK_AUD_AGC_CONFIG1_AGC_NOISE_MIN                       (0x7F << SFT_AUD_AGC_CONFIG1_AGC_NOISE_MIN)
#define REG_AUD_AGC_CONFIG2                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0D * 4))
#define SFT_AUD_AGC_CONFIG2_MANUAL_PGA                          (27)
#define MAX_AUD_AGC_CONFIG2_MANUAL_PGA                          (0x1)
#define MSK_AUD_AGC_CONFIG2_MANUAL_PGA                          (0x1 << SFT_AUD_AGC_CONFIG2_MANUAL_PGA)
#define SFT_AUD_AGC_CONFIG2_MANUAL_PGA_VALUE                    (20)
#define MAX_AUD_AGC_CONFIG2_MANUAL_PGA_VALUE                    (0x7F)
#define MSK_AUD_AGC_CONFIG2_MANUAL_PGA_VALUE                    (0x7F << SFT_AUD_AGC_CONFIG2_MANUAL_PGA_VALUE)
#define SFT_AUD_AGC_CONFIG2_AGC_ENABLE                          (19)
#define MAX_AUD_AGC_CONFIG2_AGC_ENABLE                          (0x1)
#define MSK_AUD_AGC_CONFIG2_AGC_ENABLE                          (0x1 << SFT_AUD_AGC_CONFIG2_AGC_ENABLE)
#define SFT_AUD_AGC_CONFIG2_AGC_IIR_COEF                        (16)
#define MAX_AUD_AGC_CONFIG2_AGC_IIR_COEF                        (0x7)
#define MSK_AUD_AGC_CONFIG2_AGC_IIR_COEF                        (0x7 << SFT_AUD_AGC_CONFIG2_AGC_IIR_COEF)
#define SFT_AUD_AGC_CONFIG2_AGC_LOW_THRD                        (11)
#define MAX_AUD_AGC_CONFIG2_AGC_LOW_THRD                        (0x1F)
#define MSK_AUD_AGC_CONFIG2_AGC_LOW_THRD                        (0x1F << SFT_AUD_AGC_CONFIG2_AGC_LOW_THRD)
#define SFT_AUD_AGC_CONFIG2_AGC_HIGH_THRD                       (6)
#define MAX_AUD_AGC_CONFIG2_AGC_HIGH_THRD                       (0x1F)
#define MSK_AUD_AGC_CONFIG2_AGC_HIGH_THRD                       (0x1F << SFT_AUD_AGC_CONFIG2_AGC_HIGH_THRD)
#define SFT_AUD_AGC_CONFIG2_AGC_ATTACK_TIME                     (3)
#define MAX_AUD_AGC_CONFIG2_AGC_ATTACK_TIME                     (0x7)
#define MSK_AUD_AGC_CONFIG2_AGC_ATTACK_TIME                     (0x7 << SFT_AUD_AGC_CONFIG2_AGC_ATTACK_TIME)
#define SFT_AUD_AGC_CONFIG2_AGC_DECAY_TIME                      (0)
#define MAX_AUD_AGC_CONFIG2_AGC_DECAY_TIME                      (0x7)
#define MSK_AUD_AGC_CONFIG2_AGC_DECAY_TIME                      (0x7 << SFT_AUD_AGC_CONFIG2_AGC_DECAY_TIME)
#define REG_AUD_FIFO_STATUS                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0E * 4))
#define SFT_AUD_FIFO_STATUS_DTMF_INT_FLAG                       (19)
#define MAX_AUD_FIFO_STATUS_DTMF_INT_FLAG                       (0x1)
#define MSK_AUD_FIFO_STATUS_DTMF_INT_FLAG                       (0x1 << SFT_AUD_FIFO_STATUS_DTMF_INT_FLAG)
#define SFT_AUD_FIFO_STATUS_ADCL_INT_FLAG                       (18)
#define MAX_AUD_FIFO_STATUS_ADCL_INT_FLAG                       (0x1)
#define MSK_AUD_FIFO_STATUS_ADCL_INT_FLAG                       (0x1 << SFT_AUD_FIFO_STATUS_ADCL_INT_FLAG)
#define SFT_AUD_FIFO_STATUS_DACL_INT_FLAG                       (17)
#define MAX_AUD_FIFO_STATUS_DACL_INT_FLAG                       (0x1)
#define MSK_AUD_FIFO_STATUS_DACL_INT_FLAG                       (0x1 << SFT_AUD_FIFO_STATUS_DACL_INT_FLAG)
#define SFT_AUD_FIFO_STATUS_DACR_INT_FLAG                       (16)
#define MAX_AUD_FIFO_STATUS_DACR_INT_FLAG                       (0x1)
#define MSK_AUD_FIFO_STATUS_DACR_INT_FLAG                       (0x1 << SFT_AUD_FIFO_STATUS_DACR_INT_FLAG)
#define SFT_AUD_FIFO_STATUS_DTMF_FIFO_EMPTY                     (15)
#define MAX_AUD_FIFO_STATUS_DTMF_FIFO_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DTMF_FIFO_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DTMF_FIFO_EMPTY)
#define SFT_AUD_FIFO_STATUS_ADCL_FIFO_EMPTY                     (14)
#define MAX_AUD_FIFO_STATUS_ADCL_FIFO_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_ADCL_FIFO_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_ADCL_FIFO_EMPTY)
#define SFT_AUD_FIFO_STATUS_DACL_FIFO_EMPTY                     (13)
#define MAX_AUD_FIFO_STATUS_DACL_FIFO_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DACL_FIFO_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DACL_FIFO_EMPTY)
#define SFT_AUD_FIFO_STATUS_DACR_FIFO_EMPTY                     (12)
#define MAX_AUD_FIFO_STATUS_DACR_FIFO_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DACR_FIFO_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DACR_FIFO_EMPTY)
#define SFT_AUD_FIFO_STATUS_DTMF_FIFO_FULL                      (11)
#define MAX_AUD_FIFO_STATUS_DTMF_FIFO_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DTMF_FIFO_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DTMF_FIFO_FULL)
#define SFT_AUD_FIFO_STATUS_ADCL_FIFO_FULL                      (10)
#define MAX_AUD_FIFO_STATUS_ADCL_FIFO_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_ADCL_FIFO_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_ADCL_FIFO_FULL)
#define SFT_AUD_FIFO_STATUS_DACL_FIFO_FULL                      (9)
#define MAX_AUD_FIFO_STATUS_DACL_FIFO_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DACL_FIFO_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DACL_FIFO_FULL)
#define SFT_AUD_FIFO_STATUS_DACR_FIFO_FULL                      (8)
#define MAX_AUD_FIFO_STATUS_DACR_FIFO_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DACR_FIFO_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DACR_FIFO_FULL)
#define SFT_AUD_FIFO_STATUS_DTMF_NEAR_EMPTY                     (7)
#define MAX_AUD_FIFO_STATUS_DTMF_NEAR_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DTMF_NEAR_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DTMF_NEAR_EMPTY)
#define SFT_AUD_FIFO_STATUS_ADCL_NEAR_EMPTY                     (6)
#define MAX_AUD_FIFO_STATUS_ADCL_NEAR_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_ADCL_NEAR_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_ADCL_NEAR_EMPTY)
#define SFT_AUD_FIFO_STATUS_DACL_NEAR_EMPTY                     (5)
#define MAX_AUD_FIFO_STATUS_DACL_NEAR_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DACL_NEAR_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DACL_NEAR_EMPTY)
#define SFT_AUD_FIFO_STATUS_DACR_NEAR_EMPTY                     (4)
#define MAX_AUD_FIFO_STATUS_DACR_NEAR_EMPTY                     (0x1)
#define MSK_AUD_FIFO_STATUS_DACR_NEAR_EMPTY                     (0x1 << SFT_AUD_FIFO_STATUS_DACR_NEAR_EMPTY)
#define SFT_AUD_FIFO_STATUS_DTMF_NEAR_FULL                      (3)
#define MAX_AUD_FIFO_STATUS_DTMF_NEAR_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DTMF_NEAR_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DTMF_NEAR_FULL)
#define SFT_AUD_FIFO_STATUS_ADCL_NEAR_FULL                      (2)
#define MAX_AUD_FIFO_STATUS_ADCL_NEAR_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_ADCL_NEAR_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_ADCL_NEAR_FULL)
#define SFT_AUD_FIFO_STATUS_DACL_NEAR_FULL                      (1)
#define MAX_AUD_FIFO_STATUS_DACL_NEAR_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DACL_NEAR_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DACL_NEAR_FULL)
#define SFT_AUD_FIFO_STATUS_DACR_NEAR_FULL                      (0)
#define MAX_AUD_FIFO_STATUS_DACR_NEAR_FULL                      (0x1)
#define MSK_AUD_FIFO_STATUS_DACR_NEAR_FULL                      (0x1 << SFT_AUD_FIFO_STATUS_DACR_NEAR_FULL)
#define REG_AUD_AGC_STATUS                                      (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x0F * 4))
#define SFT_AUD_AGC_STATUS_MIC_RSSI                             (16)
#define MAX_AUD_AGC_STATUS_MIC_RSSI                             (0xFFFF)
#define MSK_AUD_AGC_STATUS_MIC_RSSI                             (0xFFFF << SFT_AUD_AGC_STATUS_MIC_RSSI)
#define SFT_AUD_AGC_STATUS_MIC_PGA                              (8)
#define MAX_AUD_AGC_STATUS_MIC_PGA                              (0xFF)
#define MSK_AUD_AGC_STATUS_MIC_PGA                              (0xFF << SFT_AUD_AGC_STATUS_MIC_PGA)
#define SFT_AUD_AGC_STATUS_RSSI                                 (0)
#define MAX_AUD_AGC_STATUS_RSSI                                 (0xFF)
#define MSK_AUD_AGC_STATUS_RSSI                                 (0xFF << SFT_AUD_AGC_STATUS_RSSI)
#define REG_AUD_DTMF_FPORT                                      (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x10 * 4))
#define SFT_AUD_DTMF_FPORT_REG2TON_L_DI                         (0)
#define MAX_AUD_DTMF_FPORT_REG2TON_L_DI                         (0xFFFF)
#define MSK_AUD_DTMF_FPORT_REG2TON_L_DI                         (0xFFFF << SFT_AUD_DTMF_FPORT_REG2TON_L_DI)
#define REG_AUD_ADC_FPORT                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x11 * 4))
#define SFT_AUD_ADC_FPORT_REG2ADC_R_DI                          (16)
#define MAX_AUD_ADC_FPORT_REG2ADC_R_DI                          (0xFFFF)
#define MSK_AUD_ADC_FPORT_REG2ADC_R_DI                          (0xFFFF << SFT_AUD_ADC_FPORT_REG2ADC_R_DI)
#define SFT_AUD_ADC_FPORT_REG2ADC_L_DI                          (0)
#define MAX_AUD_ADC_FPORT_REG2ADC_L_DI                          (0xFFFF)
#define MSK_AUD_ADC_FPORT_REG2ADC_L_DI                          (0xFFFF << SFT_AUD_ADC_FPORT_REG2ADC_L_DI)
#define REG_AUD_DAC_FPORT                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x12 * 4))
#define SFT_AUD_DAC_FPORT_DACR_PORT                             (16)
#define MAX_AUD_DAC_FPORT_DACR_PORT                             (0xFFFF)
#define MSK_AUD_DAC_FPORT_DACR_PORT                             (0xFFFF << SFT_AUD_DAC_FPORT_DACR_PORT)
#define SFT_AUD_DAC_FPORT_DACL_PORT                             (0)
#define MAX_AUD_DAC_FPORT_DACL_PORT                             (0xFFFF)
#define MSK_AUD_DAC_FPORT_DACL_PORT                             (0xFFFF << SFT_AUD_DAC_FPORT_DACL_PORT)
#define REG_AUD_0x18                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x18 * 4))
#define SFT_AUD_0x18_FILT_ENABLE                                (2)
#define MAX_AUD_0x18_FILT_ENABLE                                (0x1)
#define MSK_AUD_0x18_FILT_ENABLE                                (0x1 << SFT_AUD_0x18_FILT_ENABLE)
#define SFT_AUD_0x18_ADC_FRACMOD_MANUAL                         (1)
#define MAX_AUD_0x18_ADC_FRACMOD_MANUAL                         (0x1)
#define MSK_AUD_0x18_ADC_FRACMOD_MANUAL                         (0x1 << SFT_AUD_0x18_ADC_FRACMOD_MANUAL)
#define SFT_AUD_0x18_DAC_FRACMOD_MANUAL                         (0)
#define MAX_AUD_0x18_DAC_FRACMOD_MANUAL                         (0x1)
#define MSK_AUD_0x18_DAC_FRACMOD_MANUAL                         (0x1 << SFT_AUD_0x18_DAC_FRACMOD_MANUAL)
#define REG_AUD_DAC_FRACMOD                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x19 * 4))
#define REG_AUD_ADC_FRACMOD                                     (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x1A * 4))
#define REG_AUD_HPF2_EXT_COEF                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x1F * 4))
#define SFT_AUD_HPF2_EXT_COEF_HPF2_B2_L6BIT                     (24)
#define MAX_AUD_HPF2_EXT_COEF_HPF2_B2_L6BIT                     (0x3F)
#define MSK_AUD_HPF2_EXT_COEF_HPF2_B2_L6BIT                     (0x3F << SFT_AUD_HPF2_EXT_COEF_HPF2_B2_L6BIT)
#define SFT_AUD_HPF2_EXT_COEF_HPF2_B1_L6BIT                     (18)
#define MAX_AUD_HPF2_EXT_COEF_HPF2_B1_L6BIT                     (0x3F)
#define MSK_AUD_HPF2_EXT_COEF_HPF2_B1_L6BIT                     (0x3F << SFT_AUD_HPF2_EXT_COEF_HPF2_B1_L6BIT)
#define SFT_AUD_HPF2_EXT_COEF_HPF2_B0_L6BIT                     (12)
#define MAX_AUD_HPF2_EXT_COEF_HPF2_B0_L6BIT                     (0x3F)
#define MSK_AUD_HPF2_EXT_COEF_HPF2_B0_L6BIT                     (0x3F << SFT_AUD_HPF2_EXT_COEF_HPF2_B0_L6BIT)
#define SFT_AUD_HPF2_EXT_COEF_HPF2_A2_L6BIT                     (6)
#define MAX_AUD_HPF2_EXT_COEF_HPF2_A2_L6BIT                     (0x3F)
#define MSK_AUD_HPF2_EXT_COEF_HPF2_A2_L6BIT                     (0x3F << SFT_AUD_HPF2_EXT_COEF_HPF2_A2_L6BIT)
#define SFT_AUD_HPF2_EXT_COEF_HPF2_A1_L6BIT                     (0)
#define MAX_AUD_HPF2_EXT_COEF_HPF2_A1_L6BIT                     (0x3F)
#define MSK_AUD_HPF2_EXT_COEF_HPF2_A1_L6BIT                     (0x3F << SFT_AUD_HPF2_EXT_COEF_HPF2_A1_L6BIT)
#define REG_AUD_FLT0_COEF                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x20 * 4))
#define SFT_AUD_FLT0_COEF_FLT0_A2                               (16)
#define MAX_AUD_FLT0_COEF_FLT0_A2                               (0xFFFF)
#define MSK_AUD_FLT0_COEF_FLT0_A2                               (0xFFFF << SFT_AUD_FLT0_COEF_FLT0_A2)
#define SFT_AUD_FLT0_COEF_FLT0_A1                               (0)
#define MAX_AUD_FLT0_COEF_FLT0_A1                               (0xFFFF)
#define MSK_AUD_FLT0_COEF_FLT0_A1                               (0xFFFF << SFT_AUD_FLT0_COEF_FLT0_A1)
#define REG_AUD_0x21                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x21 * 4))
#define SFT_AUD_0x21_FLT0_B1                                    (16)
#define MAX_AUD_0x21_FLT0_B1                                    (0xFFFF)
#define MSK_AUD_0x21_FLT0_B1                                    (0xFFFF << SFT_AUD_0x21_FLT0_B1)
#define SFT_AUD_0x21_FLT0_B0                                    (0)
#define MAX_AUD_0x21_FLT0_B0                                    (0xFFFF)
#define MSK_AUD_0x21_FLT0_B0                                    (0xFFFF << SFT_AUD_0x21_FLT0_B0)
#define REG_AUD_0x22                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x22 * 4))
#define SFT_AUD_0x22_FLT0_B2                                    (0)
#define MAX_AUD_0x22_FLT0_B2                                    (0xFFFF)
#define MSK_AUD_0x22_FLT0_B2                                    (0xFFFF << SFT_AUD_0x22_FLT0_B2)
#define REG_AUD_FLT1_COEF                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x23 * 4))
#define SFT_AUD_FLT1_COEF_FLT1_A2                               (16)
#define MAX_AUD_FLT1_COEF_FLT1_A2                               (0xFFFF)
#define MSK_AUD_FLT1_COEF_FLT1_A2                               (0xFFFF << SFT_AUD_FLT1_COEF_FLT1_A2)
#define SFT_AUD_FLT1_COEF_FLT1_A1                               (0)
#define MAX_AUD_FLT1_COEF_FLT1_A1                               (0xFFFF)
#define MSK_AUD_FLT1_COEF_FLT1_A1                               (0xFFFF << SFT_AUD_FLT1_COEF_FLT1_A1)
#define REG_AUD_0x24                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x24 * 4))
#define SFT_AUD_0x24_FLT1_B1                                    (16)
#define MAX_AUD_0x24_FLT1_B1                                    (0xFFFF)
#define MSK_AUD_0x24_FLT1_B1                                    (0xFFFF << SFT_AUD_0x24_FLT1_B1)
#define SFT_AUD_0x24_FLT1_B0                                    (0)
#define MAX_AUD_0x24_FLT1_B0                                    (0xFFFF)
#define MSK_AUD_0x24_FLT1_B0                                    (0xFFFF << SFT_AUD_0x24_FLT1_B0)
#define REG_AUD_0x25                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x25 * 4))
#define SFT_AUD_0x25_FLT1_B2                                    (0)
#define MAX_AUD_0x25_FLT1_B2                                    (0xFFFF)
#define MSK_AUD_0x25_FLT1_B2                                    (0xFFFF << SFT_AUD_0x25_FLT1_B2)
#define REG_AUD_FLT2_COEF                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x26 * 4))
#define SFT_AUD_FLT2_COEF_FLT2_A2                               (16)
#define MAX_AUD_FLT2_COEF_FLT2_A2                               (0xFFFF)
#define MSK_AUD_FLT2_COEF_FLT2_A2                               (0xFFFF << SFT_AUD_FLT2_COEF_FLT2_A2)
#define SFT_AUD_FLT2_COEF_FLT2_A1                               (0)
#define MAX_AUD_FLT2_COEF_FLT2_A1                               (0xFFFF)
#define MSK_AUD_FLT2_COEF_FLT2_A1                               (0xFFFF << SFT_AUD_FLT2_COEF_FLT2_A1)
#define REG_AUD_0x27                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x27 * 4))
#define SFT_AUD_0x27_FLT2_B1                                    (16)
#define MAX_AUD_0x27_FLT2_B1                                    (0xFFFF)
#define MSK_AUD_0x27_FLT2_B1                                    (0xFFFF << SFT_AUD_0x27_FLT2_B1)
#define SFT_AUD_0x27_FLT2_B0                                    (0)
#define MAX_AUD_0x27_FLT2_B0                                    (0xFFFF)
#define MSK_AUD_0x27_FLT2_B0                                    (0xFFFF << SFT_AUD_0x27_FLT2_B0)
#define REG_AUD_0x28                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x28 * 4))
#define SFT_AUD_0x28_FLT2_B2                                    (0)
#define MAX_AUD_0x28_FLT2_B2                                    (0xFFFF)
#define MSK_AUD_0x28_FLT2_B2                                    (0xFFFF << SFT_AUD_0x28_FLT2_B2)
#define REG_AUD_FLT3_COEF                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x29 * 4))
#define SFT_AUD_FLT3_COEF_FLT3_A2                               (16)
#define MAX_AUD_FLT3_COEF_FLT3_A2                               (0xFFFF)
#define MSK_AUD_FLT3_COEF_FLT3_A2                               (0xFFFF << SFT_AUD_FLT3_COEF_FLT3_A2)
#define SFT_AUD_FLT3_COEF_FLT3_A1                               (0)
#define MAX_AUD_FLT3_COEF_FLT3_A1                               (0xFFFF)
#define MSK_AUD_FLT3_COEF_FLT3_A1                               (0xFFFF << SFT_AUD_FLT3_COEF_FLT3_A1)
#define REG_AUD_0x2A                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2A * 4))
#define SFT_AUD_0x2A_FLT3_B1                                    (16)
#define MAX_AUD_0x2A_FLT3_B1                                    (0xFFFF)
#define MSK_AUD_0x2A_FLT3_B1                                    (0xFFFF << SFT_AUD_0x2A_FLT3_B1)
#define SFT_AUD_0x2A_FLT3_B0                                    (0)
#define MAX_AUD_0x2A_FLT3_B0                                    (0xFFFF)
#define MSK_AUD_0x2A_FLT3_B0                                    (0xFFFF << SFT_AUD_0x2A_FLT3_B0)
#define REG_AUD_0x2B                                            (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2B * 4))
#define SFT_AUD_0x2B_FLT3_B2                                    (0)
#define MAX_AUD_0x2B_FLT3_B2                                    (0xFFFF)
#define MSK_AUD_0x2B_FLT3_B2                                    (0xFFFF << SFT_AUD_0x2B_FLT3_B2)
#define REG_AUD_FLT0_EXT_COEF                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2C * 4))
#define SFT_AUD_FLT0_EXT_COEF_FLT0_B2_L6BIT                     (24)
#define MAX_AUD_FLT0_EXT_COEF_FLT0_B2_L6BIT                     (0x3F)
#define MSK_AUD_FLT0_EXT_COEF_FLT0_B2_L6BIT                     (0x3F << SFT_AUD_FLT0_EXT_COEF_FLT0_B2_L6BIT)
#define SFT_AUD_FLT0_EXT_COEF_FLT0_B1_L6BIT                     (18)
#define MAX_AUD_FLT0_EXT_COEF_FLT0_B1_L6BIT                     (0x3F)
#define MSK_AUD_FLT0_EXT_COEF_FLT0_B1_L6BIT                     (0x3F << SFT_AUD_FLT0_EXT_COEF_FLT0_B1_L6BIT)
#define SFT_AUD_FLT0_EXT_COEF_FLT0_B0_L6BIT                     (12)
#define MAX_AUD_FLT0_EXT_COEF_FLT0_B0_L6BIT                     (0x3F)
#define MSK_AUD_FLT0_EXT_COEF_FLT0_B0_L6BIT                     (0x3F << SFT_AUD_FLT0_EXT_COEF_FLT0_B0_L6BIT)
#define SFT_AUD_FLT0_EXT_COEF_FLT0_A2_L6BIT                     (6)
#define MAX_AUD_FLT0_EXT_COEF_FLT0_A2_L6BIT                     (0x3F)
#define MSK_AUD_FLT0_EXT_COEF_FLT0_A2_L6BIT                     (0x3F << SFT_AUD_FLT0_EXT_COEF_FLT0_A2_L6BIT)
#define SFT_AUD_FLT0_EXT_COEF_FLT0_A1_L6BIT                     (0)
#define MAX_AUD_FLT0_EXT_COEF_FLT0_A1_L6BIT                     (0x3F)
#define MSK_AUD_FLT0_EXT_COEF_FLT0_A1_L6BIT                     (0x3F << SFT_AUD_FLT0_EXT_COEF_FLT0_A1_L6BIT)
#define REG_AUD_FLT1_EXT_COEF                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2D * 4))
#define SFT_AUD_FLT1_EXT_COEF_FLT1_B2_L6BIT                     (24)
#define MAX_AUD_FLT1_EXT_COEF_FLT1_B2_L6BIT                     (0x3F)
#define MSK_AUD_FLT1_EXT_COEF_FLT1_B2_L6BIT                     (0x3F << SFT_AUD_FLT1_EXT_COEF_FLT1_B2_L6BIT)
#define SFT_AUD_FLT1_EXT_COEF_FLT1_B1_L6BIT                     (18)
#define MAX_AUD_FLT1_EXT_COEF_FLT1_B1_L6BIT                     (0x3F)
#define MSK_AUD_FLT1_EXT_COEF_FLT1_B1_L6BIT                     (0x3F << SFT_AUD_FLT1_EXT_COEF_FLT1_B1_L6BIT)
#define SFT_AUD_FLT1_EXT_COEF_FLT1_B0_L6BIT                     (12)
#define MAX_AUD_FLT1_EXT_COEF_FLT1_B0_L6BIT                     (0x3F)
#define MSK_AUD_FLT1_EXT_COEF_FLT1_B0_L6BIT                     (0x3F << SFT_AUD_FLT1_EXT_COEF_FLT1_B0_L6BIT)
#define SFT_AUD_FLT1_EXT_COEF_FLT1_A2_L6BIT                     (6)
#define MAX_AUD_FLT1_EXT_COEF_FLT1_A2_L6BIT                     (0x3F)
#define MSK_AUD_FLT1_EXT_COEF_FLT1_A2_L6BIT                     (0x3F << SFT_AUD_FLT1_EXT_COEF_FLT1_A2_L6BIT)
#define SFT_AUD_FLT1_EXT_COEF_FLT1_A1_L6BIT                     (0)
#define MAX_AUD_FLT1_EXT_COEF_FLT1_A1_L6BIT                     (0x3F)
#define MSK_AUD_FLT1_EXT_COEF_FLT1_A1_L6BIT                     (0x3F << SFT_AUD_FLT1_EXT_COEF_FLT1_A1_L6BIT)
#define REG_AUD_FLT2_EXT_COEF                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2E * 4))
#define SFT_AUD_FLT2_EXT_COEF_FLT2_B2_L6BIT                     (24)
#define MAX_AUD_FLT2_EXT_COEF_FLT2_B2_L6BIT                     (0x3F)
#define MSK_AUD_FLT2_EXT_COEF_FLT2_B2_L6BIT                     (0x3F << SFT_AUD_FLT2_EXT_COEF_FLT2_B2_L6BIT)
#define SFT_AUD_FLT2_EXT_COEF_FLT2_B1_L6BIT                     (18)
#define MAX_AUD_FLT2_EXT_COEF_FLT2_B1_L6BIT                     (0x3F)
#define MSK_AUD_FLT2_EXT_COEF_FLT2_B1_L6BIT                     (0x3F << SFT_AUD_FLT2_EXT_COEF_FLT2_B1_L6BIT)
#define SFT_AUD_FLT2_EXT_COEF_FLT2_B0_L6BIT                     (12)
#define MAX_AUD_FLT2_EXT_COEF_FLT2_B0_L6BIT                     (0x3F)
#define MSK_AUD_FLT2_EXT_COEF_FLT2_B0_L6BIT                     (0x3F << SFT_AUD_FLT2_EXT_COEF_FLT2_B0_L6BIT)
#define SFT_AUD_FLT2_EXT_COEF_FLT2_A2_L6BIT                     (6)
#define MAX_AUD_FLT2_EXT_COEF_FLT2_A2_L6BIT                     (0x3F)
#define MSK_AUD_FLT2_EXT_COEF_FLT2_A2_L6BIT                     (0x3F << SFT_AUD_FLT2_EXT_COEF_FLT2_A2_L6BIT)
#define SFT_AUD_FLT2_EXT_COEF_FLT2_A1_L6BIT                     (0)
#define MAX_AUD_FLT2_EXT_COEF_FLT2_A1_L6BIT                     (0x3F)
#define MSK_AUD_FLT2_EXT_COEF_FLT2_A1_L6BIT                     (0x3F << SFT_AUD_FLT2_EXT_COEF_FLT2_A1_L6BIT)
#define REG_AUD_FLT3_EXT_COEF                                   (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x2F * 4))
#define SFT_AUD_FLT3_EXT_COEF_FLT3_B2_L6BIT                     (24)
#define MAX_AUD_FLT3_EXT_COEF_FLT3_B2_L6BIT                     (0x3F)
#define MSK_AUD_FLT3_EXT_COEF_FLT3_B2_L6BIT                     (0x3F << SFT_AUD_FLT3_EXT_COEF_FLT3_B2_L6BIT)
#define SFT_AUD_FLT3_EXT_COEF_FLT3_B1_L6BIT                     (18)
#define MAX_AUD_FLT3_EXT_COEF_FLT3_B1_L6BIT                     (0x3F)
#define MSK_AUD_FLT3_EXT_COEF_FLT3_B1_L6BIT                     (0x3F << SFT_AUD_FLT3_EXT_COEF_FLT3_B1_L6BIT)
#define SFT_AUD_FLT3_EXT_COEF_FLT3_B0_L6BIT                     (12)
#define MAX_AUD_FLT3_EXT_COEF_FLT3_B0_L6BIT                     (0x3F)
#define MSK_AUD_FLT3_EXT_COEF_FLT3_B0_L6BIT                     (0x3F << SFT_AUD_FLT3_EXT_COEF_FLT3_B0_L6BIT)
#define SFT_AUD_FLT3_EXT_COEF_FLT3_A2_L6BIT                     (6)
#define MAX_AUD_FLT3_EXT_COEF_FLT3_A2_L6BIT                     (0x3F)
#define MSK_AUD_FLT3_EXT_COEF_FLT3_A2_L6BIT                     (0x3F << SFT_AUD_FLT3_EXT_COEF_FLT3_A2_L6BIT)
#define SFT_AUD_FLT3_EXT_COEF_FLT3_A1_L6BIT                     (0)
#define MAX_AUD_FLT3_EXT_COEF_FLT3_A1_L6BIT                     (0x3F)
#define MSK_AUD_FLT3_EXT_COEF_FLT3_A1_L6BIT                     (0x3F << SFT_AUD_FLT3_EXT_COEF_FLT3_A1_L6BIT)
#define REG_AUD_IO_CONFIG                                       (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x30 * 4))
#define SFT_AUD_IO_CONFIG_SAMP_RATE_DAC                         (6)
#define MAX_AUD_IO_CONFIG_SAMP_RATE_DAC                         (0x3)
#define MSK_AUD_IO_CONFIG_SAMP_RATE_DAC                         (0x3 << SFT_AUD_IO_CONFIG_SAMP_RATE_DAC)
#define SFT_AUD_IO_CONFIG_LINE_ENABLE                           (5)
#define MAX_AUD_IO_CONFIG_LINE_ENABLE                           (0x1)
#define MSK_AUD_IO_CONFIG_LINE_ENABLE                           (0x1 << SFT_AUD_IO_CONFIG_LINE_ENABLE)
#define SFT_AUD_IO_CONFIG_DTMF_ENABLE                           (4)
#define MAX_AUD_IO_CONFIG_DTMF_ENABLE                           (0x1)
#define MSK_AUD_IO_CONFIG_DTMF_ENABLE                           (0x1 << SFT_AUD_IO_CONFIG_DTMF_ENABLE)
#define SFT_AUD_IO_CONFIG_ADC_ENABLE                            (3)
#define MAX_AUD_IO_CONFIG_ADC_ENABLE                            (0x1)
#define MSK_AUD_IO_CONFIG_ADC_ENABLE                            (0x1 << SFT_AUD_IO_CONFIG_ADC_ENABLE)
#define SFT_AUD_IO_CONFIG_DAC_ENABLE                            (2)
#define MAX_AUD_IO_CONFIG_DAC_ENABLE                            (0x1)
#define MSK_AUD_IO_CONFIG_DAC_ENABLE                            (0x1 << SFT_AUD_IO_CONFIG_DAC_ENABLE)
#define SFT_AUD_IO_CONFIG_SAMP_RATE_ADC                         (0)
#define MAX_AUD_IO_CONFIG_SAMP_RATE_ADC                         (0x3)
#define MSK_AUD_IO_CONFIG_SAMP_RATE_ADC                         (0x3 << SFT_AUD_IO_CONFIG_SAMP_RATE_ADC)
#define REG_AUD_DTMF_CONFIG0                                    (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x31 * 4))
#define SFT_AUD_DTMF_CONFIG0_TONE_ACTIVE_TIME                   (6)
#define MAX_AUD_DTMF_CONFIG0_TONE_ACTIVE_TIME                   (0xF)
#define MSK_AUD_DTMF_CONFIG0_TONE_ACTIVE_TIME                   (0xF << SFT_AUD_DTMF_CONFIG0_TONE_ACTIVE_TIME)
#define SFT_AUD_DTMF_CONFIG0_TONE_PAUSE_TIME                    (2)
#define MAX_AUD_DTMF_CONFIG0_TONE_PAUSE_TIME                    (0xF)
#define MSK_AUD_DTMF_CONFIG0_TONE_PAUSE_TIME                    (0xF << SFT_AUD_DTMF_CONFIG0_TONE_PAUSE_TIME)
#define SFT_AUD_DTMF_CONFIG0_TONE_MODE                          (1)
#define MAX_AUD_DTMF_CONFIG0_TONE_MODE                          (0x1)
#define MSK_AUD_DTMF_CONFIG0_TONE_MODE                          (0x1 << SFT_AUD_DTMF_CONFIG0_TONE_MODE)
#define SFT_AUD_DTMF_CONFIG0_TONE_PATTERN                       (0)
#define MAX_AUD_DTMF_CONFIG0_TONE_PATTERN                       (0x1)
#define MSK_AUD_DTMF_CONFIG0_TONE_PATTERN                       (0x1 << SFT_AUD_DTMF_CONFIG0_TONE_PATTERN)
#define REG_AUD_DTMF_CONFIG1                                    (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x32 * 4))
#define SFT_AUD_DTMF_CONFIG1_TONE1_ENABLE                       (20)
#define MAX_AUD_DTMF_CONFIG1_TONE1_ENABLE                       (0x1)
#define MSK_AUD_DTMF_CONFIG1_TONE1_ENABLE                       (0x1 << SFT_AUD_DTMF_CONFIG1_TONE1_ENABLE)
#define SFT_AUD_DTMF_CONFIG1_TONE1_ATTU                         (16)
#define MAX_AUD_DTMF_CONFIG1_TONE1_ATTU                         (0xF)
#define MSK_AUD_DTMF_CONFIG1_TONE1_ATTU                         (0xF << SFT_AUD_DTMF_CONFIG1_TONE1_ATTU)
#define SFT_AUD_DTMF_CONFIG1_TONE1_STEP                         (0)
#define MAX_AUD_DTMF_CONFIG1_TONE1_STEP                         (0xFFFF)
#define MSK_AUD_DTMF_CONFIG1_TONE1_STEP                         (0xFFFF << SFT_AUD_DTMF_CONFIG1_TONE1_STEP)
#define REG_AUD_DTMF_CONFIG2                                    (*(volatile unsigned long*)(MDU_AUD_BASE_ADDR + 0x33 * 4))
#define SFT_AUD_DTMF_CONFIG2_TONE2_ENABLE                       (20)
#define MAX_AUD_DTMF_CONFIG2_TONE2_ENABLE                       (0x1)
#define MSK_AUD_DTMF_CONFIG2_TONE2_ENABLE                       (0x1 << SFT_AUD_DTMF_CONFIG2_TONE2_ENABLE)
#define SFT_AUD_DTMF_CONFIG2_TONE2_ATTU                         (16)
#define MAX_AUD_DTMF_CONFIG2_TONE2_ATTU                         (0xF)
#define MSK_AUD_DTMF_CONFIG2_TONE2_ATTU                         (0xF << SFT_AUD_DTMF_CONFIG2_TONE2_ATTU)
#define SFT_AUD_DTMF_CONFIG2_TONE2_STEP                         (0)
#define MAX_AUD_DTMF_CONFIG2_TONE2_STEP                         (0xFFFF)
#define MSK_AUD_DTMF_CONFIG2_TONE2_STEP                         (0xFFFF << SFT_AUD_DTMF_CONFIG2_TONE2_STEP)

#define MDU_EFUSE_BASE_ADDR                                     0x44880000
#define REG_EFUSE_SMB_DEVID                                     (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x00 * 4))
#define REG_EFUSE_SMB_VERID                                     (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x01 * 4))
#define REG_EFUSE_SMB_CLKRST                                    (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x02 * 4))
#define SFT_EFUSE_SMB_CLKRST_SOFT_RESET                         (0)
#define MAX_EFUSE_SMB_CLKRST_SOFT_RESET                         (0x1)
#define MSK_EFUSE_SMB_CLKRST_SOFT_RESET                         (0x1 << SFT_EFUSE_SMB_CLKRST_SOFT_RESET)
#define SFT_EFUSE_SMB_CLKRST_CLKG_BYPASS                        (1)
#define MAX_EFUSE_SMB_CLKRST_CLKG_BYPASS                        (0x1)
#define MSK_EFUSE_SMB_CLKRST_CLKG_BYPASS                        (0x1 << SFT_EFUSE_SMB_CLKRST_CLKG_BYPASS)
#define REG_EFUSE_SMB_STATE                                     (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x03 * 4))
#define REG_EFUSE_0x04                                          (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x04 * 4))
#define SFT_EFUSE_0x04_VDD25_EN                                 (31)
#define MAX_EFUSE_0x04_VDD25_EN                                 (0x1)
#define MSK_EFUSE_0x04_VDD25_EN                                 (0x1 << SFT_EFUSE_0x04_VDD25_EN)
#define SFT_EFUSE_0x04_RESERVED1                                (24)
#define MAX_EFUSE_0x04_RESERVED1                                (0x7F)
#define MSK_EFUSE_0x04_RESERVED1                                (0x7F << SFT_EFUSE_0x04_RESERVED1)
#define SFT_EFUSE_0x04_OPRT_WDATA                               (16)
#define MAX_EFUSE_0x04_OPRT_WDATA                               (0xFF)
#define MSK_EFUSE_0x04_OPRT_WDATA                               (0xFF << SFT_EFUSE_0x04_OPRT_WDATA)
#define SFT_EFUSE_0x04_OPRT_ADDR                                (8)
#define MAX_EFUSE_0x04_OPRT_ADDR                                (0x1F)
#define MSK_EFUSE_0x04_OPRT_ADDR                                (0x1F << SFT_EFUSE_0x04_OPRT_ADDR)
#define SFT_EFUSE_0x04_RESERVED2                                (2)
#define MAX_EFUSE_0x04_RESERVED2                                (0x3F)
#define MSK_EFUSE_0x04_RESERVED2                                (0x3F << SFT_EFUSE_0x04_RESERVED2)
#define SFT_EFUSE_0x04_OPRT_DIR                                 (1)
#define MAX_EFUSE_0x04_OPRT_DIR                                 (0x1)
#define MSK_EFUSE_0x04_OPRT_DIR                                 (0x1 << SFT_EFUSE_0x04_OPRT_DIR)
#define SFT_EFUSE_0x04_OPRT_EN                                  (0)
#define MAX_EFUSE_0x04_OPRT_EN                                  (0x1)
#define MSK_EFUSE_0x04_OPRT_EN                                  (0x1 << SFT_EFUSE_0x04_OPRT_EN)
#define REG_EFUSE_0x05                                          (*(volatile unsigned long*)(MDU_EFUSE_BASE_ADDR + 0x05 * 4))
#define SFT_EFUSE_0x05_READ_DATA_VALID                          (8)
#define MAX_EFUSE_0x05_READ_DATA_VALID                          (0x1)
#define MSK_EFUSE_0x05_READ_DATA_VALID                          (0x1 << SFT_EFUSE_0x05_READ_DATA_VALID)
#define SFT_EFUSE_0x05_READ_DATA                                (0)
#define MAX_EFUSE_0x05_READ_DATA                                (0xFF)
#define MSK_EFUSE_0x05_READ_DATA                                (0xFF << SFT_EFUSE_0x05_READ_DATA)

#define MDU_IRDA_BASE_ADDR                                      0x458b0000
#define REG_IRDA_0x00                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x00 * 4))
#define REG_IRDA_0x01                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x01 * 4))
#define REG_IRDA_0x02                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x02 * 4))
#define SFT_IRDA_0x02_CLKG_BYPASS                               (1)
#define MAX_IRDA_0x02_CLKG_BYPASS                               (0x1)
#define MSK_IRDA_0x02_CLKG_BYPASS                               (0x1 << SFT_IRDA_0x02_CLKG_BYPASS)
#define SFT_IRDA_0x02_SOFT_RESET                                (0)
#define MAX_IRDA_0x02_SOFT_RESET                                (0x1)
#define MSK_IRDA_0x02_SOFT_RESET                                (0x1 << SFT_IRDA_0x02_SOFT_RESET)
#define REG_IRDA_0x03                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x03 * 4))
#define REG_IRDA_CONFIG                                         (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x04 * 4))
#define SFT_IRDA_CONFIG_TXDATA_NUM                              (16)
#define MAX_IRDA_CONFIG_TXDATA_NUM                              (0x3FF)
#define MSK_IRDA_CONFIG_TXDATA_NUM                              (0x3FF << SFT_IRDA_CONFIG_TXDATA_NUM)
#define SFT_IRDA_CONFIG_RSTN                                    (15)
#define MAX_IRDA_CONFIG_RSTN                                    (0x1)
#define MSK_IRDA_CONFIG_RSTN                                    (0x1 << SFT_IRDA_CONFIG_RSTN)
#define SFT_IRDA_CONFIG_CLK_FREQ_IN                             (8)
#define MAX_IRDA_CONFIG_CLK_FREQ_IN                             (0x7F)
#define MSK_IRDA_CONFIG_CLK_FREQ_IN                             (0x7F << SFT_IRDA_CONFIG_CLK_FREQ_IN)
#define SFT_IRDA_CONFIG_RFU7                                    (6)
#define MAX_IRDA_CONFIG_RFU7                                    (0x3)
#define MSK_IRDA_CONFIG_RFU7                                    (0x3 << SFT_IRDA_CONFIG_RFU7)
#define SFT_IRDA_CONFIG_PWD                                     (5)
#define MAX_IRDA_CONFIG_PWD                                     (0x1)
#define MSK_IRDA_CONFIG_PWD                                     (0x1 << SFT_IRDA_CONFIG_PWD)
#define SFT_IRDA_CONFIG_TX_START                                (4)
#define MAX_IRDA_CONFIG_TX_START                                (0x1)
#define MSK_IRDA_CONFIG_TX_START                                (0x1 << SFT_IRDA_CONFIG_TX_START)
#define SFT_IRDA_CONFIG_TX_INITIAL_LEVEL                        (3)
#define MAX_IRDA_CONFIG_TX_INITIAL_LEVEL                        (0x1)
#define MSK_IRDA_CONFIG_TX_INITIAL_LEVEL                        (0x1 << SFT_IRDA_CONFIG_TX_INITIAL_LEVEL)
#define SFT_IRDA_CONFIG_TXENABLE                                (2)
#define MAX_IRDA_CONFIG_TXENABLE                                (0x1)
#define MSK_IRDA_CONFIG_TXENABLE                                (0x1 << SFT_IRDA_CONFIG_TXENABLE)
#define SFT_IRDA_CONFIG_RX_INITIAL_LEVEL                        (1)
#define MAX_IRDA_CONFIG_RX_INITIAL_LEVEL                        (0x1)
#define MSK_IRDA_CONFIG_RX_INITIAL_LEVEL                        (0x1 << SFT_IRDA_CONFIG_RX_INITIAL_LEVEL)
#define SFT_IRDA_CONFIG_RXENABLE                                (0)
#define MAX_IRDA_CONFIG_RXENABLE                                (0x1)
#define MSK_IRDA_CONFIG_RXENABLE                                (0x1 << SFT_IRDA_CONFIG_RXENABLE)
#define REG_IRDA_FIFO                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x05 * 4))
#define SFT_IRDA_FIFO_RX_TIMEOUT_CNT                            (16)
#define MAX_IRDA_FIFO_RX_TIMEOUT_CNT                            (0xFFFF)
#define MSK_IRDA_FIFO_RX_TIMEOUT_CNT                            (0xFFFF << SFT_IRDA_FIFO_RX_TIMEOUT_CNT)
#define SFT_IRDA_FIFO_RX_FIFO_THRESHOLD                         (8)
#define MAX_IRDA_FIFO_RX_FIFO_THRESHOLD                         (0xFF)
#define MSK_IRDA_FIFO_RX_FIFO_THRESHOLD                         (0xFF << SFT_IRDA_FIFO_RX_FIFO_THRESHOLD)
#define SFT_IRDA_FIFO_TX_FIFO_THRESHOLD                         (0)
#define MAX_IRDA_FIFO_TX_FIFO_THRESHOLD                         (0xFF)
#define MSK_IRDA_FIFO_TX_FIFO_THRESHOLD                         (0xFF << SFT_IRDA_FIFO_TX_FIFO_THRESHOLD)
#define REG_IRDA_STATUS                                         (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x06 * 4))
#define SFT_IRDA_STATUS_TX_FIFO_COUNT                           (0)
#define MAX_IRDA_STATUS_TX_FIFO_COUNT                           (0xFF)
#define MSK_IRDA_STATUS_TX_FIFO_COUNT                           (0xFF << SFT_IRDA_STATUS_TX_FIFO_COUNT)
#define SFT_IRDA_STATUS_RX_FIFO_COUNT                           (8)
#define MAX_IRDA_STATUS_RX_FIFO_COUNT                           (0xFF)
#define MSK_IRDA_STATUS_RX_FIFO_COUNT                           (0xFF << SFT_IRDA_STATUS_RX_FIFO_COUNT)
#define SFT_IRDA_STATUS_TX_FIFO_FULL                            (16)
#define MAX_IRDA_STATUS_TX_FIFO_FULL                            (0x1)
#define MSK_IRDA_STATUS_TX_FIFO_FULL                            (0x1 << SFT_IRDA_STATUS_TX_FIFO_FULL)
#define SFT_IRDA_STATUS_TX_FIFO_EMPTY                           (17)
#define MAX_IRDA_STATUS_TX_FIFO_EMPTY                           (0x1)
#define MSK_IRDA_STATUS_TX_FIFO_EMPTY                           (0x1 << SFT_IRDA_STATUS_TX_FIFO_EMPTY)
#define SFT_IRDA_STATUS_RX_FIFO_FULL                            (18)
#define MAX_IRDA_STATUS_RX_FIFO_FULL                            (0x1)
#define MSK_IRDA_STATUS_RX_FIFO_FULL                            (0x1 << SFT_IRDA_STATUS_RX_FIFO_FULL)
#define SFT_IRDA_STATUS_RX_FIFO_EMPTY                           (19)
#define MAX_IRDA_STATUS_RX_FIFO_EMPTY                           (0x1)
#define MSK_IRDA_STATUS_RX_FIFO_EMPTY                           (0x1 << SFT_IRDA_STATUS_RX_FIFO_EMPTY)
#define SFT_IRDA_STATUS_FIFO_WR_READY                           (20)
#define MAX_IRDA_STATUS_FIFO_WR_READY                           (0x1)
#define MSK_IRDA_STATUS_FIFO_WR_READY                           (0x1 << SFT_IRDA_STATUS_FIFO_WR_READY)
#define SFT_IRDA_STATUS_FIFO_RD_READY                           (21)
#define MAX_IRDA_STATUS_FIFO_RD_READY                           (0x1)
#define MSK_IRDA_STATUS_FIFO_RD_READY                           (0x1 << SFT_IRDA_STATUS_FIFO_RD_READY)
#define SFT_IRDA_STATUS_RXDATA_NUM                              (22)
#define MAX_IRDA_STATUS_RXDATA_NUM                              (0x3FF)
#define MSK_IRDA_STATUS_RXDATA_NUM                              (0x3FF << SFT_IRDA_STATUS_RXDATA_NUM)
#define REG_IRDA_DATA                                           (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x07 * 4))
#define SFT_IRDA_DATA_FIFO_DATA_TX                              (16)
#define MAX_IRDA_DATA_FIFO_DATA_TX                              (0xFFFF)
#define MSK_IRDA_DATA_FIFO_DATA_TX                              (0xFFFF << SFT_IRDA_DATA_FIFO_DATA_TX)
#define SFT_IRDA_DATA_FIFO_DATA_RX                              (0)
#define MAX_IRDA_DATA_FIFO_DATA_RX                              (0xFFFF)
#define MSK_IRDA_DATA_FIFO_DATA_RX                              (0xFFFF << SFT_IRDA_DATA_FIFO_DATA_RX)
#define REG_IRDA_INT_MASK                                       (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x08 * 4))
#define SFT_IRDA_INT_MASK_RFU6                                  (5)
#define MAX_IRDA_INT_MASK_RFU6                                  (0x7FFFFFF)
#define MSK_IRDA_INT_MASK_RFU6                                  (0x7FFFFFF << SFT_IRDA_INT_MASK_RFU6)
#define SFT_IRDA_INT_MASK_RX_OVERFLOW_STATUS                    (4)
#define MAX_IRDA_INT_MASK_RX_OVERFLOW_STATUS                    (0x1)
#define MSK_IRDA_INT_MASK_RX_OVERFLOW_STATUS                    (0x1 << SFT_IRDA_INT_MASK_RX_OVERFLOW_STATUS)
#define SFT_IRDA_INT_MASK_RX_TIMEOUT_MASK                       (3)
#define MAX_IRDA_INT_MASK_RX_TIMEOUT_MASK                       (0x1)
#define MSK_IRDA_INT_MASK_RX_TIMEOUT_MASK                       (0x1 << SFT_IRDA_INT_MASK_RX_TIMEOUT_MASK)
#define SFT_IRDA_INT_MASK_TX_DONE_MASK                          (2)
#define MAX_IRDA_INT_MASK_TX_DONE_MASK                          (0x1)
#define MSK_IRDA_INT_MASK_TX_DONE_MASK                          (0x1 << SFT_IRDA_INT_MASK_TX_DONE_MASK)
#define SFT_IRDA_INT_MASK_RX_NEED_RD_MASK                       (1)
#define MAX_IRDA_INT_MASK_RX_NEED_RD_MASK                       (0x1)
#define MSK_IRDA_INT_MASK_RX_NEED_RD_MASK                       (0x1 << SFT_IRDA_INT_MASK_RX_NEED_RD_MASK)
#define SFT_IRDA_INT_MASK_TX_NEED_WR_MASK                       (0)
#define MAX_IRDA_INT_MASK_TX_NEED_WR_MASK                       (0x1)
#define MSK_IRDA_INT_MASK_TX_NEED_WR_MASK                       (0x1 << SFT_IRDA_INT_MASK_TX_NEED_WR_MASK)
#define REG_IRDA_INT_STATUS                                     (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x09 * 4))
#define SFT_IRDA_INT_STATUS_RFU5                                (5)
#define MAX_IRDA_INT_STATUS_RFU5                                (0x7FFFFFF)
#define MSK_IRDA_INT_STATUS_RFU5                                (0x7FFFFFF << SFT_IRDA_INT_STATUS_RFU5)
#define SFT_IRDA_INT_STATUS_RX_OVERFLOW_STATUS                  (4)
#define MAX_IRDA_INT_STATUS_RX_OVERFLOW_STATUS                  (0x1)
#define MSK_IRDA_INT_STATUS_RX_OVERFLOW_STATUS                  (0x1 << SFT_IRDA_INT_STATUS_RX_OVERFLOW_STATUS)
#define SFT_IRDA_INT_STATUS_RX_DONE_STATUS                      (3)
#define MAX_IRDA_INT_STATUS_RX_DONE_STATUS                      (0x1)
#define MSK_IRDA_INT_STATUS_RX_DONE_STATUS                      (0x1 << SFT_IRDA_INT_STATUS_RX_DONE_STATUS)
#define SFT_IRDA_INT_STATUS_TX_DONE                             (2)
#define MAX_IRDA_INT_STATUS_TX_DONE                             (0x1)
#define MSK_IRDA_INT_STATUS_TX_DONE                             (0x1 << SFT_IRDA_INT_STATUS_TX_DONE)
#define SFT_IRDA_INT_STATUS_RX_NEED_RD_STATE                    (1)
#define MAX_IRDA_INT_STATUS_RX_NEED_RD_STATE                    (0x1)
#define MSK_IRDA_INT_STATUS_RX_NEED_RD_STATE                    (0x1 << SFT_IRDA_INT_STATUS_RX_NEED_RD_STATE)
#define SFT_IRDA_INT_STATUS_TX_NEED_WR_STATE                    (0)
#define MAX_IRDA_INT_STATUS_TX_NEED_WR_STATE                    (0x1)
#define MSK_IRDA_INT_STATUS_TX_NEED_WR_STATE                    (0x1 << SFT_IRDA_INT_STATUS_TX_NEED_WR_STATE)
#define REG_IRDA_CONFIG2                                        (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x0A * 4))
#define SFT_IRDA_CONFIG2_RX_START_THR                           (20)
#define MAX_IRDA_CONFIG2_RX_START_THR                           (0xFFF)
#define MSK_IRDA_CONFIG2_RX_START_THR                           (0xFFF << SFT_IRDA_CONFIG2_RX_START_THR)
#define SFT_IRDA_CONFIG2_RFU4                                   (18)
#define MAX_IRDA_CONFIG2_RFU4                                   (0x3)
#define MSK_IRDA_CONFIG2_RFU4                                   (0x3 << SFT_IRDA_CONFIG2_RFU4)
#define SFT_IRDA_CONFIG2_CARRIER_ENABLE                         (17)
#define MAX_IRDA_CONFIG2_CARRIER_ENABLE                         (0x1)
#define MSK_IRDA_CONFIG2_CARRIER_ENABLE                         (0x1 << SFT_IRDA_CONFIG2_CARRIER_ENABLE)
#define SFT_IRDA_CONFIG2_CARRIER_POLARITY                       (16)
#define MAX_IRDA_CONFIG2_CARRIER_POLARITY                       (0x1)
#define MSK_IRDA_CONFIG2_CARRIER_POLARITY                       (0x1 << SFT_IRDA_CONFIG2_CARRIER_POLARITY)
#define SFT_IRDA_CONFIG2_CARRIER_DUTY                           (8)
#define MAX_IRDA_CONFIG2_CARRIER_DUTY                           (0xFF)
#define MSK_IRDA_CONFIG2_CARRIER_DUTY                           (0xFF << SFT_IRDA_CONFIG2_CARRIER_DUTY)
#define SFT_IRDA_CONFIG2_CARRIER_PERIOD                         (0)
#define MAX_IRDA_CONFIG2_CARRIER_PERIOD                         (0xFF)
#define MSK_IRDA_CONFIG2_CARRIER_PERIOD                         (0xFF << SFT_IRDA_CONFIG2_CARRIER_PERIOD)
#define REG_IRDA_CONFIG3                                        (*(volatile unsigned long*)(MDU_IRDA_BASE_ADDR + 0x0B * 4))
#define SFT_IRDA_CONFIG3_RFU3                                   (5)
#define MAX_IRDA_CONFIG3_RFU3                                   (0x7FFFFFF)
#define MSK_IRDA_CONFIG3_RFU3                                   (0x7FFFFFF << SFT_IRDA_CONFIG3_RFU3)
#define SFT_IRDA_CONFIG3_GLITCH_THR                             (16)
#define MAX_IRDA_CONFIG3_GLITCH_THR                             (0xFFF)
#define MSK_IRDA_CONFIG3_GLITCH_THR                             (0xFFF << SFT_IRDA_CONFIG3_GLITCH_THR)
#define SFT_IRDA_CONFIG3_RFU2                                   (3)
#define MAX_IRDA_CONFIG3_RFU2                                   (0x1FFF)
#define MSK_IRDA_CONFIG3_RFU2                                   (0x1FFF << SFT_IRDA_CONFIG3_RFU2)
#define SFT_IRDA_CONFIG3_RFU1                                   (2)
#define MAX_IRDA_CONFIG3_RFU1                                   (0x1)
#define MSK_IRDA_CONFIG3_RFU1                                   (0x1 << SFT_IRDA_CONFIG3_RFU1)
#define SFT_IRDA_CONFIG3_RFU0                                   (1)
#define MAX_IRDA_CONFIG3_RFU0                                   (0x1)
#define MSK_IRDA_CONFIG3_RFU0                                   (0x1 << SFT_IRDA_CONFIG3_RFU0)
#define SFT_IRDA_CONFIG3_GLITCH_ENABLE                          (0)
#define MAX_IRDA_CONFIG3_GLITCH_ENABLE                          (0x1)
#define MSK_IRDA_CONFIG3_GLITCH_ENABLE                          (0x1 << SFT_IRDA_CONFIG3_GLITCH_ENABLE)

#define MDU_I2S_BASE_ADDR                                       0x47810000
#define REG_I2S_SMB_DEVID                                       (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x00 * 4))
#define REG_I2S_SMB_VERID                                       (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x01 * 4))
#define REG_I2S_SMB_CLKRST                                      (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x02 * 4))
#define SFT_I2S_SMB_CLKRST_CLKG_BYPASS                          (1)
#define MAX_I2S_SMB_CLKRST_CLKG_BYPASS                          (0x1)
#define MSK_I2S_SMB_CLKRST_CLKG_BYPASS                          (0x1 << SFT_I2S_SMB_CLKRST_CLKG_BYPASS)
#define SFT_I2S_SMB_CLKRST_SOFT_RESET                           (0)
#define MAX_I2S_SMB_CLKRST_SOFT_RESET                           (0x1)
#define MSK_I2S_SMB_CLKRST_SOFT_RESET                           (0x1 << SFT_I2S_SMB_CLKRST_SOFT_RESET)
#define REG_I2S_SMB_STATE                                       (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x03 * 4))
#define REG_I2S_PCM_CFG                                         (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x04 * 4))
#define SFT_I2S_PCM_CFG_PCMEN                                   (31)
#define MAX_I2S_PCM_CFG_PCMEN                                   (0x1)
#define MSK_I2S_PCM_CFG_PCMEN                                   (0x1 << SFT_I2S_PCM_CFG_PCMEN)
#define SFT_I2S_PCM_CFG_MSTEN                                   (30)
#define MAX_I2S_PCM_CFG_MSTEN                                   (0x1)
#define MSK_I2S_PCM_CFG_MSTEN                                   (0x1 << SFT_I2S_PCM_CFG_MSTEN)
#define SFT_I2S_PCM_CFG_MODESEL                                 (27)
#define MAX_I2S_PCM_CFG_MODESEL                                 (0x7)
#define MSK_I2S_PCM_CFG_MODESEL                                 (0x7 << SFT_I2S_PCM_CFG_MODESEL)
#define SFT_I2S_PCM_CFG_LRCKRP                                  (26)
#define MAX_I2S_PCM_CFG_LRCKRP                                  (0x1)
#define MSK_I2S_PCM_CFG_LRCKRP                                  (0x1 << SFT_I2S_PCM_CFG_LRCKRP)
#define SFT_I2S_PCM_CFG_SCLKINV                                 (25)
#define MAX_I2S_PCM_CFG_SCLKINV                                 (0x1)
#define MSK_I2S_PCM_CFG_SCLKINV                                 (0x1 << SFT_I2S_PCM_CFG_SCLKINV)
#define SFT_I2S_PCM_CFG_LSBFIRST                                (24)
#define MAX_I2S_PCM_CFG_LSBFIRST                                (0x1)
#define MSK_I2S_PCM_CFG_LSBFIRST                                (0x1 << SFT_I2S_PCM_CFG_LSBFIRST)
#define SFT_I2S_PCM_CFG_SYNCLEN                                 (21)
#define MAX_I2S_PCM_CFG_SYNCLEN                                 (0x7)
#define MSK_I2S_PCM_CFG_SYNCLEN                                 (0x7 << SFT_I2S_PCM_CFG_SYNCLEN)
#define SFT_I2S_PCM_CFG_DATALEN                                 (16)
#define MAX_I2S_PCM_CFG_DATALEN                                 (0x1F)
#define MSK_I2S_PCM_CFG_DATALEN                                 (0x1F << SFT_I2S_PCM_CFG_DATALEN)
#define SFT_I2S_PCM_CFG_PCM_DLEN                                (13)
#define MAX_I2S_PCM_CFG_PCM_DLEN                                (0x7)
#define MSK_I2S_PCM_CFG_PCM_DLEN                                (0x7 << SFT_I2S_PCM_CFG_PCM_DLEN)
#define SFT_I2S_PCM_CFG_SMPRATIO                                (8)
#define MAX_I2S_PCM_CFG_SMPRATIO                                (0x1F)
#define MSK_I2S_PCM_CFG_SMPRATIO                                (0x1F << SFT_I2S_PCM_CFG_SMPRATIO)
#define SFT_I2S_PCM_CFG_BITRATIO                                (0)
#define MAX_I2S_PCM_CFG_BITRATIO                                (0xFF)
#define MSK_I2S_PCM_CFG_BITRATIO                                (0xFF << SFT_I2S_PCM_CFG_BITRATIO)
#define REG_I2S_PCM_CN                                          (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x05 * 4))
#define SFT_I2S_PCM_CN_PARALLEL_EN                              (17)
#define MAX_I2S_PCM_CN_PARALLEL_EN                              (0x1)
#define MSK_I2S_PCM_CN_PARALLEL_EN                              (0x1 << SFT_I2S_PCM_CN_PARALLEL_EN)
#define SFT_I2S_PCM_CN_LRCOM_STORE                              (16)
#define MAX_I2S_PCM_CN_LRCOM_STORE                              (0x1)
#define MSK_I2S_PCM_CN_LRCOM_STORE                              (0x1 << SFT_I2S_PCM_CN_LRCOM_STORE)
#define SFT_I2S_PCM_CN_BITRATIO_H4B                             (12)
#define MAX_I2S_PCM_CN_BITRATIO_H4B                             (0xF)
#define MSK_I2S_PCM_CN_BITRATIO_H4B                             (0xF << SFT_I2S_PCM_CN_BITRATIO_H4B)
#define SFT_I2S_PCM_CN_SMPRATIO_H2B                             (10)
#define MAX_I2S_PCM_CN_SMPRATIO_H2B                             (0x3)
#define MSK_I2S_PCM_CN_SMPRATIO_H2B                             (0x3 << SFT_I2S_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S_PCM_CN_RXFIFO_CLR                               (9)
#define MAX_I2S_PCM_CN_RXFIFO_CLR                               (0x1)
#define MSK_I2S_PCM_CN_RXFIFO_CLR                               (0x1 << SFT_I2S_PCM_CN_RXFIFO_CLR)
#define SFT_I2S_PCM_CN_TXFIFO_CLR                               (8)
#define MAX_I2S_PCM_CN_TXFIFO_CLR                               (0x1)
#define MSK_I2S_PCM_CN_TXFIFO_CLR                               (0x1 << SFT_I2S_PCM_CN_TXFIFO_CLR)
#define SFT_I2S_PCM_CN_TXINT_LEVEL                              (6)
#define MAX_I2S_PCM_CN_TXINT_LEVEL                              (0x3)
#define MSK_I2S_PCM_CN_TXINT_LEVEL                              (0x3 << SFT_I2S_PCM_CN_TXINT_LEVEL)
#define SFT_I2S_PCM_CN_RXINT_LEVEL                              (4)
#define MAX_I2S_PCM_CN_RXINT_LEVEL                              (0x3)
#define MSK_I2S_PCM_CN_RXINT_LEVEL                              (0x3 << SFT_I2S_PCM_CN_RXINT_LEVEL)
#define SFT_I2S_PCM_CN_TXUDF_EN                                 (3)
#define MAX_I2S_PCM_CN_TXUDF_EN                                 (0x1)
#define MSK_I2S_PCM_CN_TXUDF_EN                                 (0x1 << SFT_I2S_PCM_CN_TXUDF_EN)
#define SFT_I2S_PCM_CN_RXOVF_EN                                 (2)
#define MAX_I2S_PCM_CN_RXOVF_EN                                 (0x1)
#define MSK_I2S_PCM_CN_RXOVF_EN                                 (0x1 << SFT_I2S_PCM_CN_RXOVF_EN)
#define SFT_I2S_PCM_CN_TXINT_EN                                 (1)
#define MAX_I2S_PCM_CN_TXINT_EN                                 (0x1)
#define MSK_I2S_PCM_CN_TXINT_EN                                 (0x1 << SFT_I2S_PCM_CN_TXINT_EN)
#define SFT_I2S_PCM_CN_RXINT_EN                                 (0)
#define MAX_I2S_PCM_CN_RXINT_EN                                 (0x1)
#define MSK_I2S_PCM_CN_RXINT_EN                                 (0x1 << SFT_I2S_PCM_CN_RXINT_EN)
#define REG_I2S_PCM_STAT                                        (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x06 * 4))
#define SFT_I2S_PCM_STAT_TXFIFO_WR_READY                        (5)
#define MAX_I2S_PCM_STAT_TXFIFO_WR_READY                        (0x1)
#define MSK_I2S_PCM_STAT_TXFIFO_WR_READY                        (0x1 << SFT_I2S_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S_PCM_STAT_RXFIFO_RD_READY                        (4)
#define MAX_I2S_PCM_STAT_RXFIFO_RD_READY                        (0x1)
#define MSK_I2S_PCM_STAT_RXFIFO_RD_READY                        (0x1 << SFT_I2S_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S_PCM_STAT_TXUDF                                  (3)
#define MAX_I2S_PCM_STAT_TXUDF                                  (0x1)
#define MSK_I2S_PCM_STAT_TXUDF                                  (0x1 << SFT_I2S_PCM_STAT_TXUDF)
#define SFT_I2S_PCM_STAT_RXOVF                                  (2)
#define MAX_I2S_PCM_STAT_RXOVF                                  (0x1)
#define MSK_I2S_PCM_STAT_RXOVF                                  (0x1 << SFT_I2S_PCM_STAT_RXOVF)
#define SFT_I2S_PCM_STAT_TXINT                                  (1)
#define MAX_I2S_PCM_STAT_TXINT                                  (0x1)
#define MSK_I2S_PCM_STAT_TXINT                                  (0x1 << SFT_I2S_PCM_STAT_TXINT)
#define SFT_I2S_PCM_STAT_RXINT                                  (0)
#define MAX_I2S_PCM_STAT_RXINT                                  (0x1)
#define MSK_I2S_PCM_STAT_RXINT                                  (0x1 << SFT_I2S_PCM_STAT_RXINT)
#define REG_I2S_PCM_DAT                                         (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x07 * 4))
#define REG_I2S_PCM_CN_LT2                                      (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x08 * 4))
#define SFT_I2S_PCM_CN_LT2_TX4UDF_EN                            (11)
#define MAX_I2S_PCM_CN_LT2_TX4UDF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_TX4UDF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S_PCM_CN_LT2_RX4OVF_EN                            (10)
#define MAX_I2S_PCM_CN_LT2_RX4OVF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX4OVF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S_PCM_CN_LT2_TX4NT_EN                             (9)
#define MAX_I2S_PCM_CN_LT2_TX4NT_EN                             (0x1)
#define MSK_I2S_PCM_CN_LT2_TX4NT_EN                             (0x1 << SFT_I2S_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S_PCM_CN_LT2_RX4INT_EN                            (8)
#define MAX_I2S_PCM_CN_LT2_RX4INT_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX4INT_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S_PCM_CN_LT2_TX3UDF_EN                            (7)
#define MAX_I2S_PCM_CN_LT2_TX3UDF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_TX3UDF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S_PCM_CN_LT2_RX3OVF_EN                            (6)
#define MAX_I2S_PCM_CN_LT2_RX3OVF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX3OVF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S_PCM_CN_LT2_TX3NT_EN                             (5)
#define MAX_I2S_PCM_CN_LT2_TX3NT_EN                             (0x1)
#define MSK_I2S_PCM_CN_LT2_TX3NT_EN                             (0x1 << SFT_I2S_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S_PCM_CN_LT2_RX3INT_EN                            (4)
#define MAX_I2S_PCM_CN_LT2_RX3INT_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX3INT_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S_PCM_CN_LT2_TX2UDF_EN                            (3)
#define MAX_I2S_PCM_CN_LT2_TX2UDF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_TX2UDF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S_PCM_CN_LT2_RX2OVF_EN                            (2)
#define MAX_I2S_PCM_CN_LT2_RX2OVF_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX2OVF_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S_PCM_CN_LT2_TX2INT_EN                            (1)
#define MAX_I2S_PCM_CN_LT2_TX2INT_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_TX2INT_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S_PCM_CN_LT2_RX2INT_EN                            (0)
#define MAX_I2S_PCM_CN_LT2_RX2INT_EN                            (0x1)
#define MSK_I2S_PCM_CN_LT2_RX2INT_EN                            (0x1 << SFT_I2S_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S_PCM_STAT_LT2                                    (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x09 * 4))
#define SFT_I2S_PCM_STAT_LT2_TX4UDF                             (11)
#define MAX_I2S_PCM_STAT_LT2_TX4UDF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX4UDF                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S_PCM_STAT_LT2_RX4OVF                             (10)
#define MAX_I2S_PCM_STAT_LT2_RX4OVF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX4OVF                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S_PCM_STAT_LT2_TX4INT                             (9)
#define MAX_I2S_PCM_STAT_LT2_TX4INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX4INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX4INT)
#define SFT_I2S_PCM_STAT_LT2_RX4INT                             (8)
#define MAX_I2S_PCM_STAT_LT2_RX4INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX4INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX4INT)
#define SFT_I2S_PCM_STAT_LT2_TX3UDF                             (7)
#define MAX_I2S_PCM_STAT_LT2_TX3UDF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX3UDF                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S_PCM_STAT_LT2_RX3OVF                             (6)
#define MAX_I2S_PCM_STAT_LT2_RX3OVF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX3OVF                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S_PCM_STAT_LT2_TX3INT                             (5)
#define MAX_I2S_PCM_STAT_LT2_TX3INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX3INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX3INT)
#define SFT_I2S_PCM_STAT_LT2_RX3INT                             (4)
#define MAX_I2S_PCM_STAT_LT2_RX3INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX3INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX3INT)
#define SFT_I2S_PCM_STAT_LT2_TX2UDF                             (3)
#define MAX_I2S_PCM_STAT_LT2_TX2UDF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX2UDF                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S_PCM_STAT_LT2_RX2OVF                             (2)
#define MAX_I2S_PCM_STAT_LT2_RX2OVF                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX2OVF                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S_PCM_STAT_LT2_TX2INT                             (1)
#define MAX_I2S_PCM_STAT_LT2_TX2INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_TX2INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_TX2INT)
#define SFT_I2S_PCM_STAT_LT2_RX2INT                             (0)
#define MAX_I2S_PCM_STAT_LT2_RX2INT                             (0x1)
#define MSK_I2S_PCM_STAT_LT2_RX2INT                             (0x1 << SFT_I2S_PCM_STAT_LT2_RX2INT)
#define REG_I2S_PCM_DAT2                                        (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x0A * 4))
#define REG_I2S_PCM_DAT3                                        (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x0B * 4))
#define REG_I2S_PCM_DAT4                                        (*(volatile unsigned long*)(MDU_I2S_BASE_ADDR + 0x0C * 4))

#define MDU_I2S1_BASE_ADDR                                      0x47820000
#define REG_I2S1_SMB_DEVID                                      (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x00 * 4))
#define REG_I2S1_SMB_VERID                                      (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x01 * 4))
#define REG_I2S1_SMB_CLKRST                                     (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x02 * 4))
#define SFT_I2S1_SMB_CLKRST_CLKG_BYPASS                         (1)
#define MAX_I2S1_SMB_CLKRST_CLKG_BYPASS                         (0x1)
#define MSK_I2S1_SMB_CLKRST_CLKG_BYPASS                         (0x1 << SFT_I2S1_SMB_CLKRST_CLKG_BYPASS)
#define SFT_I2S1_SMB_CLKRST_SOFT_RESET                          (0)
#define MAX_I2S1_SMB_CLKRST_SOFT_RESET                          (0x1)
#define MSK_I2S1_SMB_CLKRST_SOFT_RESET                          (0x1 << SFT_I2S1_SMB_CLKRST_SOFT_RESET)
#define REG_I2S1_SMB_STATE                                      (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x03 * 4))
#define REG_I2S1_PCM_CFG                                        (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x04 * 4))
#define SFT_I2S1_PCM_CFG_PCMEN                                  (31)
#define MAX_I2S1_PCM_CFG_PCMEN                                  (0x1)
#define MSK_I2S1_PCM_CFG_PCMEN                                  (0x1 << SFT_I2S1_PCM_CFG_PCMEN)
#define SFT_I2S1_PCM_CFG_MSTEN                                  (30)
#define MAX_I2S1_PCM_CFG_MSTEN                                  (0x1)
#define MSK_I2S1_PCM_CFG_MSTEN                                  (0x1 << SFT_I2S1_PCM_CFG_MSTEN)
#define SFT_I2S1_PCM_CFG_MODESEL                                (27)
#define MAX_I2S1_PCM_CFG_MODESEL                                (0x7)
#define MSK_I2S1_PCM_CFG_MODESEL                                (0x7 << SFT_I2S1_PCM_CFG_MODESEL)
#define SFT_I2S1_PCM_CFG_LRCKRP                                 (26)
#define MAX_I2S1_PCM_CFG_LRCKRP                                 (0x1)
#define MSK_I2S1_PCM_CFG_LRCKRP                                 (0x1 << SFT_I2S1_PCM_CFG_LRCKRP)
#define SFT_I2S1_PCM_CFG_SCLKINV                                (25)
#define MAX_I2S1_PCM_CFG_SCLKINV                                (0x1)
#define MSK_I2S1_PCM_CFG_SCLKINV                                (0x1 << SFT_I2S1_PCM_CFG_SCLKINV)
#define SFT_I2S1_PCM_CFG_LSBFIRST                               (24)
#define MAX_I2S1_PCM_CFG_LSBFIRST                               (0x1)
#define MSK_I2S1_PCM_CFG_LSBFIRST                               (0x1 << SFT_I2S1_PCM_CFG_LSBFIRST)
#define SFT_I2S1_PCM_CFG_SYNCLEN                                (21)
#define MAX_I2S1_PCM_CFG_SYNCLEN                                (0x7)
#define MSK_I2S1_PCM_CFG_SYNCLEN                                (0x7 << SFT_I2S1_PCM_CFG_SYNCLEN)
#define SFT_I2S1_PCM_CFG_DATALEN                                (16)
#define MAX_I2S1_PCM_CFG_DATALEN                                (0x1F)
#define MSK_I2S1_PCM_CFG_DATALEN                                (0x1F << SFT_I2S1_PCM_CFG_DATALEN)
#define SFT_I2S1_PCM_CFG_PCM_DLEN                               (13)
#define MAX_I2S1_PCM_CFG_PCM_DLEN                               (0x7)
#define MSK_I2S1_PCM_CFG_PCM_DLEN                               (0x7 << SFT_I2S1_PCM_CFG_PCM_DLEN)
#define SFT_I2S1_PCM_CFG_SMPRATIO                               (8)
#define MAX_I2S1_PCM_CFG_SMPRATIO                               (0x1F)
#define MSK_I2S1_PCM_CFG_SMPRATIO                               (0x1F << SFT_I2S1_PCM_CFG_SMPRATIO)
#define SFT_I2S1_PCM_CFG_BITRATIO                               (0)
#define MAX_I2S1_PCM_CFG_BITRATIO                               (0xFF)
#define MSK_I2S1_PCM_CFG_BITRATIO                               (0xFF << SFT_I2S1_PCM_CFG_BITRATIO)
#define REG_I2S1_PCM_CN                                         (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x05 * 4))
#define SFT_I2S1_PCM_CN_PARALLEL_EN                             (17)
#define MAX_I2S1_PCM_CN_PARALLEL_EN                             (0x1)
#define MSK_I2S1_PCM_CN_PARALLEL_EN                             (0x1 << SFT_I2S1_PCM_CN_PARALLEL_EN)
#define SFT_I2S1_PCM_CN_LRCOM_STORE                             (16)
#define MAX_I2S1_PCM_CN_LRCOM_STORE                             (0x1)
#define MSK_I2S1_PCM_CN_LRCOM_STORE                             (0x1 << SFT_I2S1_PCM_CN_LRCOM_STORE)
#define SFT_I2S1_PCM_CN_BITRATIO_H4B                            (12)
#define MAX_I2S1_PCM_CN_BITRATIO_H4B                            (0xF)
#define MSK_I2S1_PCM_CN_BITRATIO_H4B                            (0xF << SFT_I2S1_PCM_CN_BITRATIO_H4B)
#define SFT_I2S1_PCM_CN_SMPRATIO_H2B                            (10)
#define MAX_I2S1_PCM_CN_SMPRATIO_H2B                            (0x3)
#define MSK_I2S1_PCM_CN_SMPRATIO_H2B                            (0x3 << SFT_I2S1_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S1_PCM_CN_RXFIFO_CLR                              (9)
#define MAX_I2S1_PCM_CN_RXFIFO_CLR                              (0x1)
#define MSK_I2S1_PCM_CN_RXFIFO_CLR                              (0x1 << SFT_I2S1_PCM_CN_RXFIFO_CLR)
#define SFT_I2S1_PCM_CN_TXFIFO_CLR                              (8)
#define MAX_I2S1_PCM_CN_TXFIFO_CLR                              (0x1)
#define MSK_I2S1_PCM_CN_TXFIFO_CLR                              (0x1 << SFT_I2S1_PCM_CN_TXFIFO_CLR)
#define SFT_I2S1_PCM_CN_TXINT_LEVEL                             (6)
#define MAX_I2S1_PCM_CN_TXINT_LEVEL                             (0x3)
#define MSK_I2S1_PCM_CN_TXINT_LEVEL                             (0x3 << SFT_I2S1_PCM_CN_TXINT_LEVEL)
#define SFT_I2S1_PCM_CN_RXINT_LEVEL                             (4)
#define MAX_I2S1_PCM_CN_RXINT_LEVEL                             (0x3)
#define MSK_I2S1_PCM_CN_RXINT_LEVEL                             (0x3 << SFT_I2S1_PCM_CN_RXINT_LEVEL)
#define SFT_I2S1_PCM_CN_TXUDF_EN                                (3)
#define MAX_I2S1_PCM_CN_TXUDF_EN                                (0x1)
#define MSK_I2S1_PCM_CN_TXUDF_EN                                (0x1 << SFT_I2S1_PCM_CN_TXUDF_EN)
#define SFT_I2S1_PCM_CN_RXOVF_EN                                (2)
#define MAX_I2S1_PCM_CN_RXOVF_EN                                (0x1)
#define MSK_I2S1_PCM_CN_RXOVF_EN                                (0x1 << SFT_I2S1_PCM_CN_RXOVF_EN)
#define SFT_I2S1_PCM_CN_TXINT_EN                                (1)
#define MAX_I2S1_PCM_CN_TXINT_EN                                (0x1)
#define MSK_I2S1_PCM_CN_TXINT_EN                                (0x1 << SFT_I2S1_PCM_CN_TXINT_EN)
#define SFT_I2S1_PCM_CN_RXINT_EN                                (0)
#define MAX_I2S1_PCM_CN_RXINT_EN                                (0x1)
#define MSK_I2S1_PCM_CN_RXINT_EN                                (0x1 << SFT_I2S1_PCM_CN_RXINT_EN)
#define REG_I2S1_PCM_STAT                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x06 * 4))
#define SFT_I2S1_PCM_STAT_TXFIFO_WR_READY                       (5)
#define MAX_I2S1_PCM_STAT_TXFIFO_WR_READY                       (0x1)
#define MSK_I2S1_PCM_STAT_TXFIFO_WR_READY                       (0x1 << SFT_I2S1_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S1_PCM_STAT_RXFIFO_RD_READY                       (4)
#define MAX_I2S1_PCM_STAT_RXFIFO_RD_READY                       (0x1)
#define MSK_I2S1_PCM_STAT_RXFIFO_RD_READY                       (0x1 << SFT_I2S1_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S1_PCM_STAT_TXUDF                                 (3)
#define MAX_I2S1_PCM_STAT_TXUDF                                 (0x1)
#define MSK_I2S1_PCM_STAT_TXUDF                                 (0x1 << SFT_I2S1_PCM_STAT_TXUDF)
#define SFT_I2S1_PCM_STAT_RXOVF                                 (2)
#define MAX_I2S1_PCM_STAT_RXOVF                                 (0x1)
#define MSK_I2S1_PCM_STAT_RXOVF                                 (0x1 << SFT_I2S1_PCM_STAT_RXOVF)
#define SFT_I2S1_PCM_STAT_TXINT                                 (1)
#define MAX_I2S1_PCM_STAT_TXINT                                 (0x1)
#define MSK_I2S1_PCM_STAT_TXINT                                 (0x1 << SFT_I2S1_PCM_STAT_TXINT)
#define SFT_I2S1_PCM_STAT_RXINT                                 (0)
#define MAX_I2S1_PCM_STAT_RXINT                                 (0x1)
#define MSK_I2S1_PCM_STAT_RXINT                                 (0x1 << SFT_I2S1_PCM_STAT_RXINT)
#define REG_I2S1_PCM_DAT                                        (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x07 * 4))
#define REG_I2S1_PCM_CN_LT2                                     (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x08 * 4))
#define SFT_I2S1_PCM_CN_LT2_TX4UDF_EN                           (11)
#define MAX_I2S1_PCM_CN_LT2_TX4UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX4UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX4OVF_EN                           (10)
#define MAX_I2S1_PCM_CN_LT2_RX4OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX4OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX4NT_EN                            (9)
#define MAX_I2S1_PCM_CN_LT2_TX4NT_EN                            (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX4NT_EN                            (0x1 << SFT_I2S1_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX4INT_EN                           (8)
#define MAX_I2S1_PCM_CN_LT2_RX4INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX4INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S1_PCM_CN_LT2_TX3UDF_EN                           (7)
#define MAX_I2S1_PCM_CN_LT2_TX3UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX3UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX3OVF_EN                           (6)
#define MAX_I2S1_PCM_CN_LT2_RX3OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX3OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX3NT_EN                            (5)
#define MAX_I2S1_PCM_CN_LT2_TX3NT_EN                            (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX3NT_EN                            (0x1 << SFT_I2S1_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX3INT_EN                           (4)
#define MAX_I2S1_PCM_CN_LT2_RX3INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX3INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S1_PCM_CN_LT2_TX2UDF_EN                           (3)
#define MAX_I2S1_PCM_CN_LT2_TX2UDF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX2UDF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S1_PCM_CN_LT2_RX2OVF_EN                           (2)
#define MAX_I2S1_PCM_CN_LT2_RX2OVF_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX2OVF_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S1_PCM_CN_LT2_TX2INT_EN                           (1)
#define MAX_I2S1_PCM_CN_LT2_TX2INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_TX2INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S1_PCM_CN_LT2_RX2INT_EN                           (0)
#define MAX_I2S1_PCM_CN_LT2_RX2INT_EN                           (0x1)
#define MSK_I2S1_PCM_CN_LT2_RX2INT_EN                           (0x1 << SFT_I2S1_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S1_PCM_STAT_LT2                                   (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x09 * 4))
#define SFT_I2S1_PCM_STAT_LT2_TX4UDF                            (11)
#define MAX_I2S1_PCM_STAT_LT2_TX4UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX4UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX4OVF                            (10)
#define MAX_I2S1_PCM_STAT_LT2_RX4OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX4OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX4INT                            (9)
#define MAX_I2S1_PCM_STAT_LT2_TX4INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX4INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX4INT)
#define SFT_I2S1_PCM_STAT_LT2_RX4INT                            (8)
#define MAX_I2S1_PCM_STAT_LT2_RX4INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX4INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX4INT)
#define SFT_I2S1_PCM_STAT_LT2_TX3UDF                            (7)
#define MAX_I2S1_PCM_STAT_LT2_TX3UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX3UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX3OVF                            (6)
#define MAX_I2S1_PCM_STAT_LT2_RX3OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX3OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX3INT                            (5)
#define MAX_I2S1_PCM_STAT_LT2_TX3INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX3INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX3INT)
#define SFT_I2S1_PCM_STAT_LT2_RX3INT                            (4)
#define MAX_I2S1_PCM_STAT_LT2_RX3INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX3INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX3INT)
#define SFT_I2S1_PCM_STAT_LT2_TX2UDF                            (3)
#define MAX_I2S1_PCM_STAT_LT2_TX2UDF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX2UDF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S1_PCM_STAT_LT2_RX2OVF                            (2)
#define MAX_I2S1_PCM_STAT_LT2_RX2OVF                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX2OVF                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S1_PCM_STAT_LT2_TX2INT                            (1)
#define MAX_I2S1_PCM_STAT_LT2_TX2INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_TX2INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_TX2INT)
#define SFT_I2S1_PCM_STAT_LT2_RX2INT                            (0)
#define MAX_I2S1_PCM_STAT_LT2_RX2INT                            (0x1)
#define MSK_I2S1_PCM_STAT_LT2_RX2INT                            (0x1 << SFT_I2S1_PCM_STAT_LT2_RX2INT)
#define REG_I2S1_PCM_DAT2                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x0A * 4))
#define REG_I2S1_PCM_DAT3                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x0B * 4))
#define REG_I2S1_PCM_DAT4                                       (*(volatile unsigned long*)(MDU_I2S1_BASE_ADDR + 0x0C * 4))

#define MDU_I2S2_BASE_ADDR                                      0x47830000
#define REG_I2S2_SMB_DEVID                                      (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x00 * 4))
#define REG_I2S2_SMB_VERID                                      (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x01 * 4))
#define REG_I2S2_SMB_CLKRST                                     (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x02 * 4))
#define SFT_I2S2_SMB_CLKRST_CLKG_BYPASS                         (1)
#define MAX_I2S2_SMB_CLKRST_CLKG_BYPASS                         (0x1)
#define MSK_I2S2_SMB_CLKRST_CLKG_BYPASS                         (0x1 << SFT_I2S2_SMB_CLKRST_CLKG_BYPASS)
#define SFT_I2S2_SMB_CLKRST_SOFT_RESET                          (0)
#define MAX_I2S2_SMB_CLKRST_SOFT_RESET                          (0x1)
#define MSK_I2S2_SMB_CLKRST_SOFT_RESET                          (0x1 << SFT_I2S2_SMB_CLKRST_SOFT_RESET)
#define REG_I2S2_SMB_STATE                                      (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x03 * 4))
#define REG_I2S2_PCM_CFG                                        (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x04 * 4))
#define SFT_I2S2_PCM_CFG_PCMEN                                  (31)
#define MAX_I2S2_PCM_CFG_PCMEN                                  (0x1)
#define MSK_I2S2_PCM_CFG_PCMEN                                  (0x1 << SFT_I2S2_PCM_CFG_PCMEN)
#define SFT_I2S2_PCM_CFG_MSTEN                                  (30)
#define MAX_I2S2_PCM_CFG_MSTEN                                  (0x1)
#define MSK_I2S2_PCM_CFG_MSTEN                                  (0x1 << SFT_I2S2_PCM_CFG_MSTEN)
#define SFT_I2S2_PCM_CFG_MODESEL                                (27)
#define MAX_I2S2_PCM_CFG_MODESEL                                (0x7)
#define MSK_I2S2_PCM_CFG_MODESEL                                (0x7 << SFT_I2S2_PCM_CFG_MODESEL)
#define SFT_I2S2_PCM_CFG_LRCKRP                                 (26)
#define MAX_I2S2_PCM_CFG_LRCKRP                                 (0x1)
#define MSK_I2S2_PCM_CFG_LRCKRP                                 (0x1 << SFT_I2S2_PCM_CFG_LRCKRP)
#define SFT_I2S2_PCM_CFG_SCLKINV                                (25)
#define MAX_I2S2_PCM_CFG_SCLKINV                                (0x1)
#define MSK_I2S2_PCM_CFG_SCLKINV                                (0x1 << SFT_I2S2_PCM_CFG_SCLKINV)
#define SFT_I2S2_PCM_CFG_LSBFIRST                               (24)
#define MAX_I2S2_PCM_CFG_LSBFIRST                               (0x1)
#define MSK_I2S2_PCM_CFG_LSBFIRST                               (0x1 << SFT_I2S2_PCM_CFG_LSBFIRST)
#define SFT_I2S2_PCM_CFG_SYNCLEN                                (21)
#define MAX_I2S2_PCM_CFG_SYNCLEN                                (0x7)
#define MSK_I2S2_PCM_CFG_SYNCLEN                                (0x7 << SFT_I2S2_PCM_CFG_SYNCLEN)
#define SFT_I2S2_PCM_CFG_DATALEN                                (16)
#define MAX_I2S2_PCM_CFG_DATALEN                                (0x1F)
#define MSK_I2S2_PCM_CFG_DATALEN                                (0x1F << SFT_I2S2_PCM_CFG_DATALEN)
#define SFT_I2S2_PCM_CFG_PCM_DLEN                               (13)
#define MAX_I2S2_PCM_CFG_PCM_DLEN                               (0x7)
#define MSK_I2S2_PCM_CFG_PCM_DLEN                               (0x7 << SFT_I2S2_PCM_CFG_PCM_DLEN)
#define SFT_I2S2_PCM_CFG_SMPRATIO                               (8)
#define MAX_I2S2_PCM_CFG_SMPRATIO                               (0x1F)
#define MSK_I2S2_PCM_CFG_SMPRATIO                               (0x1F << SFT_I2S2_PCM_CFG_SMPRATIO)
#define SFT_I2S2_PCM_CFG_BITRATIO                               (0)
#define MAX_I2S2_PCM_CFG_BITRATIO                               (0xFF)
#define MSK_I2S2_PCM_CFG_BITRATIO                               (0xFF << SFT_I2S2_PCM_CFG_BITRATIO)
#define REG_I2S2_PCM_CN                                         (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x05 * 4))
#define SFT_I2S2_PCM_CN_PARALLEL_EN                             (17)
#define MAX_I2S2_PCM_CN_PARALLEL_EN                             (0x1)
#define MSK_I2S2_PCM_CN_PARALLEL_EN                             (0x1 << SFT_I2S2_PCM_CN_PARALLEL_EN)
#define SFT_I2S2_PCM_CN_LRCOM_STORE                             (16)
#define MAX_I2S2_PCM_CN_LRCOM_STORE                             (0x1)
#define MSK_I2S2_PCM_CN_LRCOM_STORE                             (0x1 << SFT_I2S2_PCM_CN_LRCOM_STORE)
#define SFT_I2S2_PCM_CN_BITRATIO_H4B                            (12)
#define MAX_I2S2_PCM_CN_BITRATIO_H4B                            (0xF)
#define MSK_I2S2_PCM_CN_BITRATIO_H4B                            (0xF << SFT_I2S2_PCM_CN_BITRATIO_H4B)
#define SFT_I2S2_PCM_CN_SMPRATIO_H2B                            (10)
#define MAX_I2S2_PCM_CN_SMPRATIO_H2B                            (0x3)
#define MSK_I2S2_PCM_CN_SMPRATIO_H2B                            (0x3 << SFT_I2S2_PCM_CN_SMPRATIO_H2B)
#define SFT_I2S2_PCM_CN_RXFIFO_CLR                              (9)
#define MAX_I2S2_PCM_CN_RXFIFO_CLR                              (0x1)
#define MSK_I2S2_PCM_CN_RXFIFO_CLR                              (0x1 << SFT_I2S2_PCM_CN_RXFIFO_CLR)
#define SFT_I2S2_PCM_CN_TXFIFO_CLR                              (8)
#define MAX_I2S2_PCM_CN_TXFIFO_CLR                              (0x1)
#define MSK_I2S2_PCM_CN_TXFIFO_CLR                              (0x1 << SFT_I2S2_PCM_CN_TXFIFO_CLR)
#define SFT_I2S2_PCM_CN_TXINT_LEVEL                             (6)
#define MAX_I2S2_PCM_CN_TXINT_LEVEL                             (0x3)
#define MSK_I2S2_PCM_CN_TXINT_LEVEL                             (0x3 << SFT_I2S2_PCM_CN_TXINT_LEVEL)
#define SFT_I2S2_PCM_CN_RXINT_LEVEL                             (4)
#define MAX_I2S2_PCM_CN_RXINT_LEVEL                             (0x3)
#define MSK_I2S2_PCM_CN_RXINT_LEVEL                             (0x3 << SFT_I2S2_PCM_CN_RXINT_LEVEL)
#define SFT_I2S2_PCM_CN_TXUDF_EN                                (3)
#define MAX_I2S2_PCM_CN_TXUDF_EN                                (0x1)
#define MSK_I2S2_PCM_CN_TXUDF_EN                                (0x1 << SFT_I2S2_PCM_CN_TXUDF_EN)
#define SFT_I2S2_PCM_CN_RXOVF_EN                                (2)
#define MAX_I2S2_PCM_CN_RXOVF_EN                                (0x1)
#define MSK_I2S2_PCM_CN_RXOVF_EN                                (0x1 << SFT_I2S2_PCM_CN_RXOVF_EN)
#define SFT_I2S2_PCM_CN_TXINT_EN                                (1)
#define MAX_I2S2_PCM_CN_TXINT_EN                                (0x1)
#define MSK_I2S2_PCM_CN_TXINT_EN                                (0x1 << SFT_I2S2_PCM_CN_TXINT_EN)
#define SFT_I2S2_PCM_CN_RXINT_EN                                (0)
#define MAX_I2S2_PCM_CN_RXINT_EN                                (0x1)
#define MSK_I2S2_PCM_CN_RXINT_EN                                (0x1 << SFT_I2S2_PCM_CN_RXINT_EN)
#define REG_I2S2_PCM_STAT                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x06 * 4))
#define SFT_I2S2_PCM_STAT_TXFIFO_WR_READY                       (5)
#define MAX_I2S2_PCM_STAT_TXFIFO_WR_READY                       (0x1)
#define MSK_I2S2_PCM_STAT_TXFIFO_WR_READY                       (0x1 << SFT_I2S2_PCM_STAT_TXFIFO_WR_READY)
#define SFT_I2S2_PCM_STAT_RXFIFO_RD_READY                       (4)
#define MAX_I2S2_PCM_STAT_RXFIFO_RD_READY                       (0x1)
#define MSK_I2S2_PCM_STAT_RXFIFO_RD_READY                       (0x1 << SFT_I2S2_PCM_STAT_RXFIFO_RD_READY)
#define SFT_I2S2_PCM_STAT_TXUDF                                 (3)
#define MAX_I2S2_PCM_STAT_TXUDF                                 (0x1)
#define MSK_I2S2_PCM_STAT_TXUDF                                 (0x1 << SFT_I2S2_PCM_STAT_TXUDF)
#define SFT_I2S2_PCM_STAT_RXOVF                                 (2)
#define MAX_I2S2_PCM_STAT_RXOVF                                 (0x1)
#define MSK_I2S2_PCM_STAT_RXOVF                                 (0x1 << SFT_I2S2_PCM_STAT_RXOVF)
#define SFT_I2S2_PCM_STAT_TXINT                                 (1)
#define MAX_I2S2_PCM_STAT_TXINT                                 (0x1)
#define MSK_I2S2_PCM_STAT_TXINT                                 (0x1 << SFT_I2S2_PCM_STAT_TXINT)
#define SFT_I2S2_PCM_STAT_RXINT                                 (0)
#define MAX_I2S2_PCM_STAT_RXINT                                 (0x1)
#define MSK_I2S2_PCM_STAT_RXINT                                 (0x1 << SFT_I2S2_PCM_STAT_RXINT)
#define REG_I2S2_PCM_DAT                                        (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x07 * 4))
#define REG_I2S2_PCM_CN_LT2                                     (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x08 * 4))
#define SFT_I2S2_PCM_CN_LT2_TX4UDF_EN                           (11)
#define MAX_I2S2_PCM_CN_LT2_TX4UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX4UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX4UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX4OVF_EN                           (10)
#define MAX_I2S2_PCM_CN_LT2_RX4OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX4OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX4OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX4NT_EN                            (9)
#define MAX_I2S2_PCM_CN_LT2_TX4NT_EN                            (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX4NT_EN                            (0x1 << SFT_I2S2_PCM_CN_LT2_TX4NT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX4INT_EN                           (8)
#define MAX_I2S2_PCM_CN_LT2_RX4INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX4INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX4INT_EN)
#define SFT_I2S2_PCM_CN_LT2_TX3UDF_EN                           (7)
#define MAX_I2S2_PCM_CN_LT2_TX3UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX3UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX3UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX3OVF_EN                           (6)
#define MAX_I2S2_PCM_CN_LT2_RX3OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX3OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX3OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX3NT_EN                            (5)
#define MAX_I2S2_PCM_CN_LT2_TX3NT_EN                            (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX3NT_EN                            (0x1 << SFT_I2S2_PCM_CN_LT2_TX3NT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX3INT_EN                           (4)
#define MAX_I2S2_PCM_CN_LT2_RX3INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX3INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX3INT_EN)
#define SFT_I2S2_PCM_CN_LT2_TX2UDF_EN                           (3)
#define MAX_I2S2_PCM_CN_LT2_TX2UDF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX2UDF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX2UDF_EN)
#define SFT_I2S2_PCM_CN_LT2_RX2OVF_EN                           (2)
#define MAX_I2S2_PCM_CN_LT2_RX2OVF_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX2OVF_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX2OVF_EN)
#define SFT_I2S2_PCM_CN_LT2_TX2INT_EN                           (1)
#define MAX_I2S2_PCM_CN_LT2_TX2INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_TX2INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_TX2INT_EN)
#define SFT_I2S2_PCM_CN_LT2_RX2INT_EN                           (0)
#define MAX_I2S2_PCM_CN_LT2_RX2INT_EN                           (0x1)
#define MSK_I2S2_PCM_CN_LT2_RX2INT_EN                           (0x1 << SFT_I2S2_PCM_CN_LT2_RX2INT_EN)
#define REG_I2S2_PCM_STAT_LT2                                   (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x09 * 4))
#define SFT_I2S2_PCM_STAT_LT2_TX4UDF                            (11)
#define MAX_I2S2_PCM_STAT_LT2_TX4UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX4UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX4UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX4OVF                            (10)
#define MAX_I2S2_PCM_STAT_LT2_RX4OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX4OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX4OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX4INT                            (9)
#define MAX_I2S2_PCM_STAT_LT2_TX4INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX4INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX4INT)
#define SFT_I2S2_PCM_STAT_LT2_RX4INT                            (8)
#define MAX_I2S2_PCM_STAT_LT2_RX4INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX4INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX4INT)
#define SFT_I2S2_PCM_STAT_LT2_TX3UDF                            (7)
#define MAX_I2S2_PCM_STAT_LT2_TX3UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX3UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX3UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX3OVF                            (6)
#define MAX_I2S2_PCM_STAT_LT2_RX3OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX3OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX3OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX3INT                            (5)
#define MAX_I2S2_PCM_STAT_LT2_TX3INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX3INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX3INT)
#define SFT_I2S2_PCM_STAT_LT2_RX3INT                            (4)
#define MAX_I2S2_PCM_STAT_LT2_RX3INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX3INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX3INT)
#define SFT_I2S2_PCM_STAT_LT2_TX2UDF                            (3)
#define MAX_I2S2_PCM_STAT_LT2_TX2UDF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX2UDF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX2UDF)
#define SFT_I2S2_PCM_STAT_LT2_RX2OVF                            (2)
#define MAX_I2S2_PCM_STAT_LT2_RX2OVF                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX2OVF                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX2OVF)
#define SFT_I2S2_PCM_STAT_LT2_TX2INT                            (1)
#define MAX_I2S2_PCM_STAT_LT2_TX2INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_TX2INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_TX2INT)
#define SFT_I2S2_PCM_STAT_LT2_RX2INT                            (0)
#define MAX_I2S2_PCM_STAT_LT2_RX2INT                            (0x1)
#define MSK_I2S2_PCM_STAT_LT2_RX2INT                            (0x1 << SFT_I2S2_PCM_STAT_LT2_RX2INT)
#define REG_I2S2_PCM_DAT2                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x0A * 4))
#define REG_I2S2_PCM_DAT3                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x0B * 4))
#define REG_I2S2_PCM_DAT4                                       (*(volatile unsigned long*)(MDU_I2S2_BASE_ADDR + 0x0C * 4))

#define MDU_TRNG_BASE_ADDR                                      0x458c0000
#define REG_TRNG_SMB_DEVID                                      (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x00 * 4))
#define REG_TRNG_SMB_VERID                                      (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x01 * 4))
#define REG_TRNG_SMB_CLKRST                                     (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x02 * 4))
#define SFT_TRNG_SMB_CLKRST_CLKG_BYPASS                         (1)
#define MAX_TRNG_SMB_CLKRST_CLKG_BYPASS                         (0x1)
#define MSK_TRNG_SMB_CLKRST_CLKG_BYPASS                         (0x1 << SFT_TRNG_SMB_CLKRST_CLKG_BYPASS)
#define SFT_TRNG_SMB_CLKRST_SOFT_RESET                          (0)
#define MAX_TRNG_SMB_CLKRST_SOFT_RESET                          (0x1)
#define MSK_TRNG_SMB_CLKRST_SOFT_RESET                          (0x1 << SFT_TRNG_SMB_CLKRST_SOFT_RESET)
#define REG_TRNG_SMB_STATE                                      (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x03 * 4))
#define REG_TRNG_CONFIG                                         (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x04 * 4))
#define SFT_TRNG_CONFIG_EN                                      (0)
#define MAX_TRNG_CONFIG_EN                                      (0x1)
#define MSK_TRNG_CONFIG_EN                                      (0x1 << SFT_TRNG_CONFIG_EN)
#define REG_TRNG_DATA_OUT                                       (*(volatile unsigned long*)(MDU_TRNG_BASE_ADDR + 0x05 * 4))

#define MDU_XVR_BASE_ADDR                                       0x4A800000
#define REG_XVR_0x00                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x00 * 4))
#define REG_XVR_0x01                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x01 * 4))
#define REG_XVR_0x02                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x02 * 4))
#define SFT_XVR_0x02_SOFT_RESETN                                (0)
#define MAX_XVR_0x02_SOFT_RESETN                                (0x1)
#define MSK_XVR_0x02_SOFT_RESETN                                (0x1 << SFT_XVR_0x02_SOFT_RESETN)
#define SFT_XVR_0x02_GCLK_BYPASS                                (1)
#define MAX_XVR_0x02_GCLK_BYPASS                                (0x1)
#define MSK_XVR_0x02_GCLK_BYPASS                                (0x1 << SFT_XVR_0x02_GCLK_BYPASS)
#define REG_XVR_0x03                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x03 * 4))
#define REG_XVR_0x04                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x04 * 4))
#define SFT_XVR_0x04_RSSI_O                                     (0)
#define MAX_XVR_0x04_RSSI_O                                     (0xFF)
#define MSK_XVR_0x04_RSSI_O                                     (0xFF << SFT_XVR_0x04_RSSI_O)
#define SFT_XVR_0x04_ADC_RSSI_O                                 (8)
#define MAX_XVR_0x04_ADC_RSSI_O                                 (0xFF)
#define MSK_XVR_0x04_ADC_RSSI_O                                 (0xFF << SFT_XVR_0x04_ADC_RSSI_O)
#define SFT_XVR_0x04_ADC_RSSI_VLID                              (30)
#define MAX_XVR_0x04_ADC_RSSI_VLID                              (0x1)
#define MSK_XVR_0x04_ADC_RSSI_VLID                              (0x1 << SFT_XVR_0x04_ADC_RSSI_VLID)
#define SFT_XVR_0x04_LNA_RSSI                                   (31)
#define MAX_XVR_0x04_LNA_RSSI                                   (0x1)
#define MSK_XVR_0x04_LNA_RSSI                                   (0x1 << SFT_XVR_0x04_LNA_RSSI)
#define REG_XVR_0x05                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x05 * 4))
#define SFT_XVR_0x05_PRE_DC_O                                   (0)
#define MAX_XVR_0x05_PRE_DC_O                                   (0xFFF)
#define MSK_XVR_0x05_PRE_DC_O                                   (0xFFF << SFT_XVR_0x05_PRE_DC_O)
#define SFT_XVR_0x05_MATCH_PHASE_NUM                            (17)
#define MAX_XVR_0x05_MATCH_PHASE_NUM                            (0x3)
#define MSK_XVR_0x05_MATCH_PHASE_NUM                            (0x3 << SFT_XVR_0x05_MATCH_PHASE_NUM)
#define SFT_XVR_0x05_RSSI_IND                                   (24)
#define MAX_XVR_0x05_RSSI_IND                                   (0xFF)
#define MSK_XVR_0x05_RSSI_IND                                   (0xFF << SFT_XVR_0x05_RSSI_IND)
#define REG_XVR_0x06                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x06 * 4))
#define SFT_XVR_0x06_CDYN_VAL                                   (16)
#define MAX_XVR_0x06_CDYN_VAL                                   (0xF)
#define MSK_XVR_0x06_CDYN_VAL                                   (0xF << SFT_XVR_0x06_CDYN_VAL)
#define SFT_XVR_0x06_MATCH_PHASE_EDR                            (21)
#define MAX_XVR_0x06_MATCH_PHASE_EDR                            (0x7)
#define MSK_XVR_0x06_MATCH_PHASE_EDR                            (0x7 << SFT_XVR_0x06_MATCH_PHASE_EDR)
#define SFT_XVR_0x06_MATCH_PHASE_GFSK                           (24)
#define MAX_XVR_0x06_MATCH_PHASE_GFSK                           (0x7)
#define MSK_XVR_0x06_MATCH_PHASE_GFSK                           (0x7 << SFT_XVR_0x06_MATCH_PHASE_GFSK)
#define SFT_XVR_0x06_UNLOCK_STATUS                              (28)
#define MAX_XVR_0x06_UNLOCK_STATUS                              (0x1)
#define MSK_XVR_0x06_UNLOCK_STATUS                              (0x1 << SFT_XVR_0x06_UNLOCK_STATUS)
#define SFT_XVR_0x06_SYN_ERR_BIT                                (30)
#define MAX_XVR_0x06_SYN_ERR_BIT                                (0x3)
#define MSK_XVR_0x06_SYN_ERR_BIT                                (0x3 << SFT_XVR_0x06_SYN_ERR_BIT)
#define REG_XVR_0x07                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x07 * 4))
#define REG_XVR_0x08                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x08 * 4))
#define REG_XVR_0x09                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x09 * 4))
#define SFT_XVR_0x09_W0_OUT                                     (0)
#define MAX_XVR_0x09_W0_OUT                                     (0x3FF)
#define MSK_XVR_0x09_W0_OUT                                     (0x3FF << SFT_XVR_0x09_W0_OUT)
#define SFT_XVR_0x09_W1_OUT                                     (10)
#define MAX_XVR_0x09_W1_OUT                                     (0x3FF)
#define MSK_XVR_0x09_W1_OUT                                     (0x3FF << SFT_XVR_0x09_W1_OUT)
#define SFT_XVR_0x09_W2_OUT                                     (20)
#define MAX_XVR_0x09_W2_OUT                                     (0x3FF)
#define MSK_XVR_0x09_W2_OUT                                     (0x3FF << SFT_XVR_0x09_W2_OUT)
#define REG_XVR_0x0A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0A * 4))
#define SFT_XVR_0x0A_RX_GAIN                                    (0)
#define MAX_XVR_0x0A_RX_GAIN                                    (0x3FF)
#define MSK_XVR_0x0A_RX_GAIN                                    (0x3FF << SFT_XVR_0x0A_RX_GAIN)
#define REG_XVR_0x0B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0B * 4))
#define SFT_XVR_0x0B_PRE_DC_O_LR                                (0)
#define MAX_XVR_0x0B_PRE_DC_O_LR                                (0xFFF)
#define MSK_XVR_0x0B_PRE_DC_O_LR                                (0xFFF << SFT_XVR_0x0B_PRE_DC_O_LR)
#define SFT_XVR_0x0B_MATCH_PHASE_NUM_LR                         (16)
#define MAX_XVR_0x0B_MATCH_PHASE_NUM_LR                         (0x7)
#define MSK_XVR_0x0B_MATCH_PHASE_NUM_LR                         (0x7 << SFT_XVR_0x0B_MATCH_PHASE_NUM_LR)
#define SFT_XVR_0x0B_LR_SUM_MAX                                 (19)
#define MAX_XVR_0x0B_LR_SUM_MAX                                 (0x3F)
#define MSK_XVR_0x0B_LR_SUM_MAX                                 (0x3F << SFT_XVR_0x0B_LR_SUM_MAX)
#define REG_XVR_0x0C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0C * 4))
#define SFT_XVR_0x0C_TAIL_DC_O                                  (0)
#define MAX_XVR_0x0C_TAIL_DC_O                                  (0xFFF)
#define MSK_XVR_0x0C_TAIL_DC_O                                  (0xFFF << SFT_XVR_0x0C_TAIL_DC_O)
#define REG_XVR_0x0D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0D * 4))
#define SFT_XVR_0x0D_TRACK_DC_O                                 (0)
#define MAX_XVR_0x0D_TRACK_DC_O                                 (0xFFF)
#define MSK_XVR_0x0D_TRACK_DC_O                                 (0xFFF << SFT_XVR_0x0D_TRACK_DC_O)
#define REG_XVR_0x0E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0E * 4))
#define SFT_XVR_0x0E_PLL_FD                                     (0)
#define MAX_XVR_0x0E_PLL_FD                                     (0x7FFF)
#define MSK_XVR_0x0E_PLL_FD                                     (0x7FFF << SFT_XVR_0x0E_PLL_FD)
#define REG_XVR_0x0F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x0F * 4))
#define SFT_XVR_0x0F_ADC_FLT_DATA                               (8)
#define MAX_XVR_0x0F_ADC_FLT_DATA                               (0xFF)
#define MSK_XVR_0x0F_ADC_FLT_DATA                               (0xFF << SFT_XVR_0x0F_ADC_FLT_DATA)
#define SFT_XVR_0x0F_ADC_RSSI_MAX                               (0)
#define MAX_XVR_0x0F_ADC_RSSI_MAX                               (0xFF)
#define MSK_XVR_0x0F_ADC_RSSI_MAX                               (0xFF << SFT_XVR_0x0F_ADC_RSSI_MAX)
#define REG_XVR_0x10                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x10 * 4))
#define REG_XVR_0x11                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x11 * 4))
#define REG_XVR_0x12                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x12 * 4))
#define REG_XVR_0x13                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x13 * 4))
#define REG_XVR_0x14                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x14 * 4))
#define REG_XVR_0x15                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x15 * 4))
#define REG_XVR_0x16                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x16 * 4))
#define REG_XVR_0x17                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x17 * 4))
#define REG_XVR_0x18                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x18 * 4))
#define REG_XVR_0x19                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x19 * 4))
#define REG_XVR_0x1A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1A * 4))
#define REG_XVR_0x1B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1B * 4))
#define REG_XVR_0x1C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1C * 4))
#define REG_XVR_0x1D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1D * 4))
#define REG_XVR_0x1E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1E * 4))
#define REG_XVR_0x1F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x1F * 4))
#define REG_XVR_0x20                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x20 * 4))
#define REG_XVR_0x21                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x21 * 4))
#define REG_XVR_0x22                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x22 * 4))
#define SFT_XVR_0x22_EDR_SYNCWORD                               (0)
#define MAX_XVR_0x22_EDR_SYNCWORD                               (0x3FFFFFFF)
#define MSK_XVR_0x22_EDR_SYNCWORD                               (0x3FFFFFFF << SFT_XVR_0x22_EDR_SYNCWORD)
#define REG_XVR_0x23                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x23 * 4))
#define REG_XVR_0x24                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x24 * 4))
#define SFT_XVR_0x24_CUR_CFG_CHN                                (0)
#define MAX_XVR_0x24_CUR_CFG_CHN                                (0x7F)
#define MSK_XVR_0x24_CUR_CFG_CHN                                (0x7F << SFT_XVR_0x24_CUR_CFG_CHN)
#define SFT_XVR_0x24_CUR_CFG_WIN                                (11)
#define MAX_XVR_0x24_CUR_CFG_WIN                                (0x1F)
#define MSK_XVR_0x24_CUR_CFG_WIN                                (0x1F << SFT_XVR_0x24_CUR_CFG_WIN)
#define SFT_XVR_0x24_CUR_CFG_AGC                                (16)
#define MAX_XVR_0x24_CUR_CFG_AGC                                (0x1)
#define MSK_XVR_0x24_CUR_CFG_AGC                                (0x1 << SFT_XVR_0x24_CUR_CFG_AGC)
#define SFT_XVR_0x24_AUTO_CHNN                                  (17)
#define MAX_XVR_0x24_AUTO_CHNN                                  (0x1)
#define MSK_XVR_0x24_AUTO_CHNN                                  (0x1 << SFT_XVR_0x24_AUTO_CHNN)
#define SFT_XVR_0x24_AUTO_SYNCWIN                               (18)
#define MAX_XVR_0x24_AUTO_SYNCWIN                               (0x1)
#define MSK_XVR_0x24_AUTO_SYNCWIN                               (0x1 << SFT_XVR_0x24_AUTO_SYNCWIN)
#define SFT_XVR_0x24_AUTO_SYNCWORD                              (19)
#define MAX_XVR_0x24_AUTO_SYNCWORD                              (0x1)
#define MSK_XVR_0x24_AUTO_SYNCWORD                              (0x1 << SFT_XVR_0x24_AUTO_SYNCWORD)
#define SFT_XVR_0x24_AUTO_TXPOWER                               (20)
#define MAX_XVR_0x24_AUTO_TXPOWER                               (0x1)
#define MSK_XVR_0x24_AUTO_TXPOWER                               (0x1 << SFT_XVR_0x24_AUTO_TXPOWER)
#define SFT_XVR_0x24_AUTO_EDRSYN                                (27)
#define MAX_XVR_0x24_AUTO_EDRSYN                                (0x1)
#define MSK_XVR_0x24_AUTO_EDRSYN                                (0x1 << SFT_XVR_0x24_AUTO_EDRSYN)
#define SFT_XVR_0x24_FORCE_125K                                 (28)
#define MAX_XVR_0x24_FORCE_125K                                 (0x1)
#define MSK_XVR_0x24_FORCE_125K                                 (0x1 << SFT_XVR_0x24_FORCE_125K)
#define SFT_XVR_0x24_FORCE_500K                                 (29)
#define MAX_XVR_0x24_FORCE_500K                                 (0x1)
#define MSK_XVR_0x24_FORCE_500K                                 (0x1 << SFT_XVR_0x24_FORCE_500K)
#define SFT_XVR_0x24_RF_DR_SEL                                  (30)
#define MAX_XVR_0x24_RF_DR_SEL                                  (0x1)
#define MSK_XVR_0x24_RF_DR_SEL                                  (0x1 << SFT_XVR_0x24_RF_DR_SEL)
#define SFT_XVR_0x24_RF_DR_REG                                  (31)
#define MAX_XVR_0x24_RF_DR_REG                                  (0x1)
#define MSK_XVR_0x24_RF_DR_REG                                  (0x1 << SFT_XVR_0x24_RF_DR_REG)
#define REG_XVR_0x25                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x25 * 4))
#define SFT_XVR_0x25_TEST_PATTERN                               (0)
#define MAX_XVR_0x25_TEST_PATTERN                               (0xFF)
#define MSK_XVR_0x25_TEST_PATTERN                               (0xFF << SFT_XVR_0x25_TEST_PATTERN)
#define SFT_XVR_0x25_TEST_PATTERN_EN                            (8)
#define MAX_XVR_0x25_TEST_PATTERN_EN                            (0x1)
#define MSK_XVR_0x25_TEST_PATTERN_EN                            (0x1 << SFT_XVR_0x25_TEST_PATTERN_EN)
#define SFT_XVR_0x25_PN9_HOLD_EN                                (9)
#define MAX_XVR_0x25_PN9_HOLD_EN                                (0x1)
#define MSK_XVR_0x25_PN9_HOLD_EN                                (0x1 << SFT_XVR_0x25_PN9_HOLD_EN)
#define SFT_XVR_0x25_PN9_RECV_EN                                (10)
#define MAX_XVR_0x25_PN9_RECV_EN                                (0x1)
#define MSK_XVR_0x25_PN9_RECV_EN                                (0x1 << SFT_XVR_0x25_PN9_RECV_EN)
#define SFT_XVR_0x25_PN9_SEND_EN                                (11)
#define MAX_XVR_0x25_PN9_SEND_EN                                (0x1)
#define MSK_XVR_0x25_PN9_SEND_EN                                (0x1 << SFT_XVR_0x25_PN9_SEND_EN)
#define SFT_XVR_0x25_TEST_TX_MODE                               (12)
#define MAX_XVR_0x25_TEST_TX_MODE                               (0x1)
#define MSK_XVR_0x25_TEST_TX_MODE                               (0x1 << SFT_XVR_0x25_TEST_TX_MODE)
#define SFT_XVR_0x25_TEST_RADIO                                 (13)
#define MAX_XVR_0x25_TEST_RADIO                                 (0x1)
#define MSK_XVR_0x25_TEST_RADIO                                 (0x1 << SFT_XVR_0x25_TEST_RADIO)
#define SFT_XVR_0x25_TEST_EDR2                                  (14)
#define MAX_XVR_0x25_TEST_EDR2                                  (0x1)
#define MSK_XVR_0x25_TEST_EDR2                                  (0x1 << SFT_XVR_0x25_TEST_EDR2)
#define SFT_XVR_0x25_TEST_EDR3                                  (15)
#define MAX_XVR_0x25_TEST_EDR3                                  (0x1)
#define MSK_XVR_0x25_TEST_EDR3                                  (0x1 << SFT_XVR_0x25_TEST_EDR3)
#define SFT_XVR_0x25_RESERVERD                                  (16)
#define MAX_XVR_0x25_RESERVERD                                  (0x3)
#define MSK_XVR_0x25_RESERVERD                                  (0x3 << SFT_XVR_0x25_RESERVERD)
#define SFT_XVR_0x25_LR_PKT_TEST                                (18)
#define MAX_XVR_0x25_LR_PKT_TEST                                (0x1)
#define MSK_XVR_0x25_LR_PKT_TEST                                (0x1 << SFT_XVR_0x25_LR_PKT_TEST)
#define SFT_XVR_0x25_LR_TEST                                    (19)
#define MAX_XVR_0x25_LR_TEST                                    (0x1)
#define MSK_XVR_0x25_LR_TEST                                    (0x1 << SFT_XVR_0x25_LR_TEST)
#define SFT_XVR_0x25_TEST_BT                                    (20)
#define MAX_XVR_0x25_TEST_BT                                    (0x1)
#define MSK_XVR_0x25_TEST_BT                                    (0x1 << SFT_XVR_0x25_TEST_BT)
#define REG_XVR_0x26                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x26 * 4))
#define SFT_XVR_0x26_NC9                                        (0)
#define MAX_XVR_0x26_NC9                                        (0x3FF)
#define MSK_XVR_0x26_NC9                                        (0x3FF << SFT_XVR_0x26_NC9)
#define SFT_XVR_0x26_RX_RF_SELECT                               (10)
#define MAX_XVR_0x26_RX_RF_SELECT                               (0x1)
#define MSK_XVR_0x26_RX_RF_SELECT                               (0x1 << SFT_XVR_0x26_RX_RF_SELECT)
#define SFT_XVR_0x26_NC14                                       (11)
#define MAX_XVR_0x26_NC14                                       (0x3)
#define MSK_XVR_0x26_NC14                                       (0x3 << SFT_XVR_0x26_NC14)
#define SFT_XVR_0x26_TXB_REVERSE                                (13)
#define MAX_XVR_0x26_TXB_REVERSE                                (0x1)
#define MSK_XVR_0x26_TXB_REVERSE                                (0x1 << SFT_XVR_0x26_TXB_REVERSE)
#define SFT_XVR_0x26_NC15                                       (14)
#define MAX_XVR_0x26_NC15                                       (0x3)
#define MSK_XVR_0x26_NC15                                       (0x3 << SFT_XVR_0x26_NC15)
#define SFT_XVR_0x26_NC16                                       (16)
#define MAX_XVR_0x26_NC16                                       (0x1FFF)
#define MSK_XVR_0x26_NC16                                       (0x1FFF << SFT_XVR_0x26_NC16)
#define SFT_XVR_0x26_RX_BIT_PHASE                               (29)
#define MAX_XVR_0x26_RX_BIT_PHASE                               (0x1)
#define MSK_XVR_0x26_RX_BIT_PHASE                               (0x1 << SFT_XVR_0x26_RX_BIT_PHASE)
#define SFT_XVR_0x26_TX_BIT_PHASE                               (30)
#define MAX_XVR_0x26_TX_BIT_PHASE                               (0x1)
#define MSK_XVR_0x26_TX_BIT_PHASE                               (0x1 << SFT_XVR_0x26_TX_BIT_PHASE)
#define REG_XVR_0x27                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x27 * 4))
#define REG_XVR_0x28                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x28 * 4))
#define SFT_XVR_0x28_TDLY_PLLMS                                 (0)
#define MAX_XVR_0x28_TDLY_PLLMS                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLMS                                 (0xFF << SFT_XVR_0x28_TDLY_PLLMS)
#define SFT_XVR_0x28_TDLY_PLLFS                                 (8)
#define MAX_XVR_0x28_TDLY_PLLFS                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLFS                                 (0xFF << SFT_XVR_0x28_TDLY_PLLFS)
#define SFT_XVR_0x28_TDLY_PLLEN                                 (16)
#define MAX_XVR_0x28_TDLY_PLLEN                                 (0xFF)
#define MSK_XVR_0x28_TDLY_PLLEN                                 (0xFF << SFT_XVR_0x28_TDLY_PLLEN)
#define SFT_XVR_0x28_TDLY_VCOEN                                 (24)
#define MAX_XVR_0x28_TDLY_VCOEN                                 (0xFF)
#define MSK_XVR_0x28_TDLY_VCOEN                                 (0xFF << SFT_XVR_0x28_TDLY_VCOEN)
#define REG_XVR_0x29                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x29 * 4))
#define SFT_XVR_0x29_STATE_INDEX                                (0)
#define MAX_XVR_0x29_STATE_INDEX                                (0x1FF)
#define MSK_XVR_0x29_STATE_INDEX                                (0x1FF << SFT_XVR_0x29_STATE_INDEX)
#define SFT_XVR_0x29_TDLY_ERRDET                                (9)
#define MAX_XVR_0x29_TDLY_ERRDET                                (0x3F)
#define MSK_XVR_0x29_TDLY_ERRDET                                (0x3F << SFT_XVR_0x29_TDLY_ERRDET)
#define SFT_XVR_0x29_TDLY_OPENLP                                (15)
#define MAX_XVR_0x29_TDLY_OPENLP                                (0x3F)
#define MSK_XVR_0x29_TDLY_OPENLP                                (0x3F << SFT_XVR_0x29_TDLY_OPENLP)
#define SFT_XVR_0x29_RADIONTIME                                 (24)
#define MAX_XVR_0x29_RADIONTIME                                 (0xFF)
#define MSK_XVR_0x29_RADIONTIME                                 (0xFF << SFT_XVR_0x29_RADIONTIME)
#define REG_XVR_0x2A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2A * 4))
#define SFT_XVR_0x2A_RXSLOT_TIME                                (0)
#define MAX_XVR_0x2A_RXSLOT_TIME                                (0xFF)
#define MSK_XVR_0x2A_RXSLOT_TIME                                (0xFF << SFT_XVR_0x2A_RXSLOT_TIME)
#define SFT_XVR_0x2A_TXSLOT_TIME                                (8)
#define MAX_XVR_0x2A_TXSLOT_TIME                                (0xFF)
#define MSK_XVR_0x2A_TXSLOT_TIME                                (0xFF << SFT_XVR_0x2A_TXSLOT_TIME)
#define REG_XVR_0x2B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2B * 4))
#define SFT_XVR_0x2B_RX_EDR_TIME_RW                             (24)
#define MAX_XVR_0x2B_RX_EDR_TIME_RW                             (0xF)
#define MSK_XVR_0x2B_RX_EDR_TIME_RW                             (0xF << SFT_XVR_0x2B_RX_EDR_TIME_RW)
#define SFT_XVR_0x2B_TX_EDR_TIME_RW                             (28)
#define MAX_XVR_0x2B_TX_EDR_TIME_RW                             (0xF)
#define MSK_XVR_0x2B_TX_EDR_TIME_RW                             (0xF << SFT_XVR_0x2B_TX_EDR_TIME_RW)
#define REG_XVR_0x2C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2C * 4))
#define REG_XVR_0x2D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2D * 4))
#define SFT_XVR_0x2D_TDLY_PA0FDN                                (0)
#define MAX_XVR_0x2D_TDLY_PA0FDN                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0FDN                                (0x1F << SFT_XVR_0x2D_TDLY_PA0FDN)
#define SFT_XVR_0x2D_TDLY_PA0RUP                                (5)
#define MAX_XVR_0x2D_TDLY_PA0RUP                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0RUP                                (0x1F << SFT_XVR_0x2D_TDLY_PA0RUP)
#define SFT_XVR_0x2D_PA0_DNSLOPE                                (10)
#define MAX_XVR_0x2D_PA0_DNSLOPE                                (0x7)
#define MSK_XVR_0x2D_PA0_DNSLOPE                                (0x7 << SFT_XVR_0x2D_PA0_DNSLOPE)
#define SFT_XVR_0x2D_PA0_UPSLOPE                                (13)
#define MAX_XVR_0x2D_PA0_UPSLOPE                                (0x7)
#define MSK_XVR_0x2D_PA0_UPSLOPE                                (0x7 << SFT_XVR_0x2D_PA0_UPSLOPE)
#define SFT_XVR_0x2D_TDLY_PA0OFF                                (16)
#define MAX_XVR_0x2D_TDLY_PA0OFF                                (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0OFF                                (0x1F << SFT_XVR_0x2D_TDLY_PA0OFF)
#define SFT_XVR_0x2D_TDLY_PA0ON                                 (21)
#define MAX_XVR_0x2D_TDLY_PA0ON                                 (0x1F)
#define MSK_XVR_0x2D_TDLY_PA0ON                                 (0x1F << SFT_XVR_0x2D_TDLY_PA0ON)
#define REG_XVR_0x2E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2E * 4))
#define REG_XVR_0x2F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x2F * 4))
#define REG_XVR_0x30                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x30 * 4))
#define SFT_XVR_0x30_TDLY_13M_NUM                               (0)
#define MAX_XVR_0x30_TDLY_13M_NUM                               (0xF)
#define MSK_XVR_0x30_TDLY_13M_NUM                               (0xF << SFT_XVR_0x30_TDLY_13M_NUM)
#define SFT_XVR_0x30_TDLY_1M_NUM                                (4)
#define MAX_XVR_0x30_TDLY_1M_NUM                                (0x7)
#define MSK_XVR_0x30_TDLY_1M_NUM                                (0x7 << SFT_XVR_0x30_TDLY_1M_NUM)
#define SFT_XVR_0x30_MODDATA_D                                  (7)
#define MAX_XVR_0x30_MODDATA_D                                  (0x1)
#define MSK_XVR_0x30_MODDATA_D                                  (0x1 << SFT_XVR_0x30_MODDATA_D)
#define SFT_XVR_0x30_IQ_EDGE_SEL                                (8)
#define MAX_XVR_0x30_IQ_EDGE_SEL                                (0x1)
#define MSK_XVR_0x30_IQ_EDGE_SEL                                (0x1 << SFT_XVR_0x30_IQ_EDGE_SEL)
#define SFT_XVR_0x30_IQ_SW_GFSK                                 (9)
#define MAX_XVR_0x30_IQ_SW_GFSK                                 (0x1)
#define MSK_XVR_0x30_IQ_SW_GFSK                                 (0x1 << SFT_XVR_0x30_IQ_SW_GFSK)
#define SFT_XVR_0x30_DELTA_PI_SEL                               (10)
#define MAX_XVR_0x30_DELTA_PI_SEL                               (0x3)
#define MSK_XVR_0x30_DELTA_PI_SEL                               (0x3 << SFT_XVR_0x30_DELTA_PI_SEL)
#define SFT_XVR_0x30_GAUSS_BT                                   (12)
#define MAX_XVR_0x30_GAUSS_BT                                   (0x3)
#define MSK_XVR_0x30_GAUSS_BT                                   (0x3 << SFT_XVR_0x30_GAUSS_BT)
#define SFT_XVR_0x30_RRC_SEL                                    (16)
#define MAX_XVR_0x30_RRC_SEL                                    (0x1)
#define MSK_XVR_0x30_RRC_SEL                                    (0x1 << SFT_XVR_0x30_RRC_SEL)
#define SFT_XVR_0x30_IQ_SW_EDR                                  (17)
#define MAX_XVR_0x30_IQ_SW_EDR                                  (0x1)
#define MSK_XVR_0x30_IQ_SW_EDR                                  (0x1 << SFT_XVR_0x30_IQ_SW_EDR)
#define SFT_XVR_0x30_TDLY_EDRCTL                                (18)
#define MAX_XVR_0x30_TDLY_EDRCTL                                (0x7)
#define MSK_XVR_0x30_TDLY_EDRCTL                                (0x7 << SFT_XVR_0x30_TDLY_EDRCTL)
#define SFT_XVR_0x30_TX_FREQ_DIR                                (24)
#define MAX_XVR_0x30_TX_FREQ_DIR                                (0x1)
#define MSK_XVR_0x30_TX_FREQ_DIR                                (0x1 << SFT_XVR_0x30_TX_FREQ_DIR)
#define SFT_XVR_0x30_FORCE_PHASE_BT                             (25)
#define MAX_XVR_0x30_FORCE_PHASE_BT                             (0x1)
#define MSK_XVR_0x30_FORCE_PHASE_BT                             (0x1 << SFT_XVR_0x30_FORCE_PHASE_BT)
#define SFT_XVR_0x30_FORCE_PHASE_250K                           (26)
#define MAX_XVR_0x30_FORCE_PHASE_250K                           (0x1)
#define MSK_XVR_0x30_FORCE_PHASE_250K                           (0x1 << SFT_XVR_0x30_FORCE_PHASE_250K)
#define REG_XVR_0x31                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x31 * 4))
#define REG_XVR_0x32                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x32 * 4))
#define REG_XVR_0x33                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x33 * 4))
#define REG_XVR_0x34                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x34 * 4))
#define SFT_XVR_0x34_PN25ENA_CFG                                (31)
#define MAX_XVR_0x34_PN25ENA_CFG                                (0x1)
#define MSK_XVR_0x34_PN25ENA_CFG                                (0x1 << SFT_XVR_0x34_PN25ENA_CFG)
#define SFT_XVR_0x34_CLKEDGE_CFG                                (30)
#define MAX_XVR_0x34_CLKEDGE_CFG                                (0x1)
#define MSK_XVR_0x34_CLKEDGE_CFG                                (0x1 << SFT_XVR_0x34_CLKEDGE_CFG)
#define SFT_XVR_0x34_SDM3BIT_CFG                                (29)
#define MAX_XVR_0x34_SDM3BIT_CFG                                (0x1)
#define MSK_XVR_0x34_SDM3BIT_CFG                                (0x1 << SFT_XVR_0x34_SDM3BIT_CFG)
#define SFT_XVR_0x34_TDLY_PADN                                  (24)
#define MAX_XVR_0x34_TDLY_PADN                                  (0x1F)
#define MSK_XVR_0x34_TDLY_PADN                                  (0x1F << SFT_XVR_0x34_TDLY_PADN)
#define SFT_XVR_0x34_TDLY_PAUD                                  (20)
#define MAX_XVR_0x34_TDLY_PAUD                                  (0xF)
#define MSK_XVR_0x34_TDLY_PAUD                                  (0xF << SFT_XVR_0x34_TDLY_PAUD)
#define SFT_XVR_0x34_RAMP_FALL                                  (17)
#define MAX_XVR_0x34_RAMP_FALL                                  (0x7)
#define MSK_XVR_0x34_RAMP_FALL                                  (0x7 << SFT_XVR_0x34_RAMP_FALL)
#define SFT_XVR_0x34_RAMP_RISE                                  (14)
#define MAX_XVR_0x34_RAMP_RISE                                  (0x7)
#define MSK_XVR_0x34_RAMP_RISE                                  (0x7 << SFT_XVR_0x34_RAMP_RISE)
#define SFT_XVR_0x34_TDLY_EDRCTL                                (11)
#define MAX_XVR_0x34_TDLY_EDRCTL                                (0x7)
#define MSK_XVR_0x34_TDLY_EDRCTL                                (0x7 << SFT_XVR_0x34_TDLY_EDRCTL)
#define SFT_XVR_0x34_GAUSS_BT                                   (9)
#define MAX_XVR_0x34_GAUSS_BT                                   (0x3)
#define MSK_XVR_0x34_GAUSS_BT                                   (0x3 << SFT_XVR_0x34_GAUSS_BT)
#define SFT_XVR_0x34_FREQ_DIR                                   (8)
#define MAX_XVR_0x34_FREQ_DIR                                   (0x1)
#define MSK_XVR_0x34_FREQ_DIR                                   (0x1 << SFT_XVR_0x34_FREQ_DIR)
#define SFT_XVR_0x34_RRC_DEL                                    (7)
#define MAX_XVR_0x34_RRC_DEL                                    (0x1)
#define MSK_XVR_0x34_RRC_DEL                                    (0x1 << SFT_XVR_0x34_RRC_DEL)
#define SFT_XVR_0x34_TDLY_1M_NUM                                (4)
#define MAX_XVR_0x34_TDLY_1M_NUM                                (0x7)
#define MSK_XVR_0x34_TDLY_1M_NUM                                (0x7 << SFT_XVR_0x34_TDLY_1M_NUM)
#define SFT_XVR_0x34_TDLY_8M_NUM                                (0)
#define MAX_XVR_0x34_TDLY_8M_NUM                                (0xF)
#define MSK_XVR_0x34_TDLY_8M_NUM                                (0xF << SFT_XVR_0x34_TDLY_8M_NUM)
#define REG_XVR_0x35                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x35 * 4))
#define SFT_XVR_0x35_EDRS_MPC_BPSS                              (31)
#define MAX_XVR_0x35_EDRS_MPC_BPSS                              (0x1)
#define MSK_XVR_0x35_EDRS_MPC_BPSS                              (0x1 << SFT_XVR_0x35_EDRS_MPC_BPSS)
#define SFT_XVR_0x35_EDRS_FREQ_DIR                              (30)
#define MAX_XVR_0x35_EDRS_FREQ_DIR                              (0x1)
#define MSK_XVR_0x35_EDRS_FREQ_DIR                              (0x1 << SFT_XVR_0x35_EDRS_FREQ_DIR)
#define SFT_XVR_0x35_EDRS_IQ_SWITCH                             (29)
#define MAX_XVR_0x35_EDRS_IQ_SWITCH                             (0x1)
#define MSK_XVR_0x35_EDRS_IQ_SWITCH                             (0x1 << SFT_XVR_0x35_EDRS_IQ_SWITCH)
#define SFT_XVR_0x35_ACS_FILT_BPS                               (27)
#define MAX_XVR_0x35_ACS_FILT_BPS                               (0x1)
#define MSK_XVR_0x35_ACS_FILT_BPS                               (0x1 << SFT_XVR_0x35_ACS_FILT_BPS)
#define SFT_XVR_0x35_EDRS_AMP_SEL                               (24)
#define MAX_XVR_0x35_EDRS_AMP_SEL                               (0x7)
#define MSK_XVR_0x35_EDRS_AMP_SEL                               (0x7 << SFT_XVR_0x35_EDRS_AMP_SEL)
#define SFT_XVR_0x35_GFSK_AMP_SEL                               (21)
#define MAX_XVR_0x35_GFSK_AMP_SEL                               (0x7)
#define MSK_XVR_0x35_GFSK_AMP_SEL                               (0x7 << SFT_XVR_0x35_GFSK_AMP_SEL)
#define SFT_XVR_0x35_GFSK_FREQ_SEL                              (19)
#define MAX_XVR_0x35_GFSK_FREQ_SEL                              (0x3)
#define MSK_XVR_0x35_GFSK_FREQ_SEL                              (0x3 << SFT_XVR_0x35_GFSK_FREQ_SEL)
#define SFT_XVR_0x35_PA_CONF_PWR                                (12)
#define MAX_XVR_0x35_PA_CONF_PWR                                (0x7F)
#define MSK_XVR_0x35_PA_CONF_PWR                                (0x7F << SFT_XVR_0x35_PA_CONF_PWR)
#define SFT_XVR_0x35_MOD2SDM_DLY                                (8)
#define MAX_XVR_0x35_MOD2SDM_DLY                                (0xF)
#define MSK_XVR_0x35_MOD2SDM_DLY                                (0xF << SFT_XVR_0x35_MOD2SDM_DLY)
#define SFT_XVR_0x35_MOD2DAC_DLY                                (4)
#define MAX_XVR_0x35_MOD2DAC_DLY                                (0xF)
#define MSK_XVR_0x35_MOD2DAC_DLY                                (0xF << SFT_XVR_0x35_MOD2DAC_DLY)
#define SFT_XVR_0x35_MOD2AMP_DLY                                (0)
#define MAX_XVR_0x35_MOD2AMP_DLY                                (0xF)
#define MSK_XVR_0x35_MOD2AMP_DLY                                (0xF << SFT_XVR_0x35_MOD2AMP_DLY)
#define REG_XVR_0x36                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x36 * 4))
#define SFT_XVR_0x36_SET_KMODCOEF                               (22)
#define MAX_XVR_0x36_SET_KMODCOEF                               (0x1FF)
#define MSK_XVR_0x36_SET_KMODCOEF                               (0x1FF << SFT_XVR_0x36_SET_KMODCOEF)
#define SFT_XVR_0x36_SET_DCOFFSET                               (13)
#define MAX_XVR_0x36_SET_DCOFFSET                               (0x1FF)
#define MSK_XVR_0x36_SET_DCOFFSET                               (0x1FF << SFT_XVR_0x36_SET_DCOFFSET)
#define SFT_XVR_0x36_MOD2SDM_COEF                               (0)
#define MAX_XVR_0x36_MOD2SDM_COEF                               (0x1FFF)
#define MSK_XVR_0x36_MOD2SDM_COEF                               (0x1FFF << SFT_XVR_0x36_MOD2SDM_COEF)
#define REG_XVR_0x37                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x37 * 4))
#define REG_XVR_0x38                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x38 * 4))
#define SFT_XVR_0x38_LNA_STATE3_RX_GAIN                         (0)
#define MAX_XVR_0x38_LNA_STATE3_RX_GAIN                         (0xFF)
#define MSK_XVR_0x38_LNA_STATE3_RX_GAIN                         (0xFF << SFT_XVR_0x38_LNA_STATE3_RX_GAIN)
#define SFT_XVR_0x38_LNA_STATE1_RX_GAIN                         (8)
#define MAX_XVR_0x38_LNA_STATE1_RX_GAIN                         (0xFF)
#define MSK_XVR_0x38_LNA_STATE1_RX_GAIN                         (0xFF << SFT_XVR_0x38_LNA_STATE1_RX_GAIN)
#define SFT_XVR_0x38_SUM1_MAX_CLR_THRD                          (18)
#define MAX_XVR_0x38_SUM1_MAX_CLR_THRD                          (0x3F)
#define MSK_XVR_0x38_SUM1_MAX_CLR_THRD                          (0x3F << SFT_XVR_0x38_SUM1_MAX_CLR_THRD)
#define SFT_XVR_0x38_AGC_STATE3_ADJ_BP                          (24)
#define MAX_XVR_0x38_AGC_STATE3_ADJ_BP                          (0x3)
#define MSK_XVR_0x38_AGC_STATE3_ADJ_BP                          (0x3 << SFT_XVR_0x38_AGC_STATE3_ADJ_BP)
#define SFT_XVR_0x38_AGC_STATE2_ADJ_BP                          (26)
#define MAX_XVR_0x38_AGC_STATE2_ADJ_BP                          (0x3)
#define MSK_XVR_0x38_AGC_STATE2_ADJ_BP                          (0x3 << SFT_XVR_0x38_AGC_STATE2_ADJ_BP)
#define SFT_XVR_0x38_AGC_STATE1_ADJ_BP                          (28)
#define MAX_XVR_0x38_AGC_STATE1_ADJ_BP                          (0x3)
#define MSK_XVR_0x38_AGC_STATE1_ADJ_BP                          (0x3 << SFT_XVR_0x38_AGC_STATE1_ADJ_BP)
#define SFT_XVR_0x38_AGC_MODE2                                  (31)
#define MAX_XVR_0x38_AGC_MODE2                                  (0x1)
#define MSK_XVR_0x38_AGC_MODE2                                  (0x1 << SFT_XVR_0x38_AGC_MODE2)
#define REG_XVR_0x39                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x39 * 4))
#define SFT_XVR_0x39_AGC_DURATION                               (0)
#define MAX_XVR_0x39_AGC_DURATION                               (0x3F)
#define MSK_XVR_0x39_AGC_DURATION                               (0x3F << SFT_XVR_0x39_AGC_DURATION)
#define SFT_XVR_0x39_AGC_TSETTLING                              (6)
#define MAX_XVR_0x39_AGC_TSETTLING                              (0xF)
#define MSK_XVR_0x39_AGC_TSETTLING                              (0xF << SFT_XVR_0x39_AGC_TSETTLING)
#define SFT_XVR_0x39_AGC_TWAITING                               (10)
#define MAX_XVR_0x39_AGC_TWAITING                               (0x3F)
#define MSK_XVR_0x39_AGC_TWAITING                               (0x3F << SFT_XVR_0x39_AGC_TWAITING)
#define SFT_XVR_0x39_TRACK_NUMB                                 (16)
#define MAX_XVR_0x39_TRACK_NUMB                                 (0xF)
#define MSK_XVR_0x39_TRACK_NUMB                                 (0xF << SFT_XVR_0x39_TRACK_NUMB)
#define SFT_XVR_0x39_TRACK_THRESHOD                             (20)
#define MAX_XVR_0x39_TRACK_THRESHOD                             (0x7)
#define MSK_XVR_0x39_TRACK_THRESHOD                             (0x7 << SFT_XVR_0x39_TRACK_THRESHOD)
#define SFT_XVR_0x39_TRACK_SPEED                                (23)
#define MAX_XVR_0x39_TRACK_SPEED                                (0x1)
#define MSK_XVR_0x39_TRACK_SPEED                                (0x1 << SFT_XVR_0x39_TRACK_SPEED)
#define SFT_XVR_0x39_AGC_MODE_SEL                               (27)
#define MAX_XVR_0x39_AGC_MODE_SEL                               (0x1)
#define MSK_XVR_0x39_AGC_MODE_SEL                               (0x1 << SFT_XVR_0x39_AGC_MODE_SEL)
#define SFT_XVR_0x39_AGC_TIMEOUT                                (28)
#define MAX_XVR_0x39_AGC_TIMEOUT                                (0xF)
#define MSK_XVR_0x39_AGC_TIMEOUT                                (0xF << SFT_XVR_0x39_AGC_TIMEOUT)
#define REG_XVR_0x3A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3A * 4))
#define SFT_XVR_0x3A_PRE_DC_IN                                  (0)
#define MAX_XVR_0x3A_PRE_DC_IN                                  (0xFFF)
#define MSK_XVR_0x3A_PRE_DC_IN                                  (0xFFF << SFT_XVR_0x3A_PRE_DC_IN)
#define SFT_XVR_0x3A_PRE_DC_MANUAL                              (12)
#define MAX_XVR_0x3A_PRE_DC_MANUAL                              (0x1)
#define MSK_XVR_0x3A_PRE_DC_MANUAL                              (0x1 << SFT_XVR_0x3A_PRE_DC_MANUAL)
#define SFT_XVR_0x3A_PRE_DC_BPS                                 (13)
#define MAX_XVR_0x3A_PRE_DC_BPS                                 (0x1)
#define MSK_XVR_0x3A_PRE_DC_BPS                                 (0x1 << SFT_XVR_0x3A_PRE_DC_BPS)
#define SFT_XVR_0x3A_BPS_TRACK_EN                               (14)
#define MAX_XVR_0x3A_BPS_TRACK_EN                               (0x1)
#define MSK_XVR_0x3A_BPS_TRACK_EN                               (0x1 << SFT_XVR_0x3A_BPS_TRACK_EN)
#define SFT_XVR_0x3A_ADC_GAIN                                   (16)
#define MAX_XVR_0x3A_ADC_GAIN                                   (0x7)
#define MSK_XVR_0x3A_ADC_GAIN                                   (0x7 << SFT_XVR_0x3A_ADC_GAIN)
#define SFT_XVR_0x3A_BP_DCFLT                                   (19)
#define MAX_XVR_0x3A_BP_DCFLT                                   (0x1)
#define MSK_XVR_0x3A_BP_DCFLT                                   (0x1 << SFT_XVR_0x3A_BP_DCFLT)
#define SFT_XVR_0x3A_RX_FREQ_DIR                                (20)
#define MAX_XVR_0x3A_RX_FREQ_DIR                                (0x1)
#define MSK_XVR_0x3A_RX_FREQ_DIR                                (0x1 << SFT_XVR_0x3A_RX_FREQ_DIR)
#define SFT_XVR_0x3A_BIT_REVERSE                                (21)
#define MAX_XVR_0x3A_BIT_REVERSE                                (0x1)
#define MSK_XVR_0x3A_BIT_REVERSE                                (0x1 << SFT_XVR_0x3A_BIT_REVERSE)
#define SFT_XVR_0x3A_RX_FILTER2_SEL                             (23)
#define MAX_XVR_0x3A_RX_FILTER2_SEL                             (0x1)
#define MSK_XVR_0x3A_RX_FILTER2_SEL                             (0x1 << SFT_XVR_0x3A_RX_FILTER2_SEL)
#define SFT_XVR_0x3A_RX_FILTER1_SEL                             (24)
#define MAX_XVR_0x3A_RX_FILTER1_SEL                             (0x1)
#define MSK_XVR_0x3A_RX_FILTER1_SEL                             (0x1 << SFT_XVR_0x3A_RX_FILTER1_SEL)
#define SFT_XVR_0x3A_SET_ADCQ_0                                 (25)
#define MAX_XVR_0x3A_SET_ADCQ_0                                 (0x1)
#define MSK_XVR_0x3A_SET_ADCQ_0                                 (0x1 << SFT_XVR_0x3A_SET_ADCQ_0)
#define SFT_XVR_0x3A_SET_ADCI_0                                 (26)
#define MAX_XVR_0x3A_SET_ADCI_0                                 (0x1)
#define MSK_XVR_0x3A_SET_ADCI_0                                 (0x1 << SFT_XVR_0x3A_SET_ADCI_0)
#define SFT_XVR_0x3A_EDR_RRC_SEL                                (28)
#define MAX_XVR_0x3A_EDR_RRC_SEL                                (0x1)
#define MSK_XVR_0x3A_EDR_RRC_SEL                                (0x1 << SFT_XVR_0x3A_EDR_RRC_SEL)
#define REG_XVR_0x3B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3B * 4))
#define SFT_XVR_0x3B_NO_EQ_SET                                  (1)
#define MAX_XVR_0x3B_NO_EQ_SET                                  (0x1)
#define MSK_XVR_0x3B_NO_EQ_SET                                  (0x1 << SFT_XVR_0x3B_NO_EQ_SET)
#define SFT_XVR_0x3B_PRE_DC_NUM                                 (2)
#define MAX_XVR_0x3B_PRE_DC_NUM                                 (0x3)
#define MSK_XVR_0x3B_PRE_DC_NUM                                 (0x3 << SFT_XVR_0x3B_PRE_DC_NUM)
#define SFT_XVR_0x3B_BP_EQ                                      (4)
#define MAX_XVR_0x3B_BP_EQ                                      (0x1)
#define MSK_XVR_0x3B_BP_EQ                                      (0x1 << SFT_XVR_0x3B_BP_EQ)
#define SFT_XVR_0x3B_M0_PHASE_THRD                              (6)
#define MAX_XVR_0x3B_M0_PHASE_THRD                              (0x7)
#define MSK_XVR_0x3B_M0_PHASE_THRD                              (0x7 << SFT_XVR_0x3B_M0_PHASE_THRD)
#define SFT_XVR_0x3B_M0_BITS_THRD                               (9)
#define MAX_XVR_0x3B_M0_BITS_THRD                               (0x7)
#define MSK_XVR_0x3B_M0_BITS_THRD                               (0x7 << SFT_XVR_0x3B_M0_BITS_THRD)
#define SFT_XVR_0x3B_M_MODE                                     (12)
#define MAX_XVR_0x3B_M_MODE                                     (0x1)
#define MSK_XVR_0x3B_M_MODE                                     (0x1 << SFT_XVR_0x3B_M_MODE)
#define SFT_XVR_0x3B_SYNCWD_ORDER                               (13)
#define MAX_XVR_0x3B_SYNCWD_ORDER                               (0x1)
#define MSK_XVR_0x3B_SYNCWD_ORDER                               (0x1 << SFT_XVR_0x3B_SYNCWD_ORDER)
#define SFT_XVR_0x3B_BPS_DEMOD                                  (15)
#define MAX_XVR_0x3B_BPS_DEMOD                                  (0x1)
#define MSK_XVR_0x3B_BPS_DEMOD                                  (0x1 << SFT_XVR_0x3B_BPS_DEMOD)
#define SFT_XVR_0x3B_SYNC_ERR_THRD                              (16)
#define MAX_XVR_0x3B_SYNC_ERR_THRD                              (0xFF)
#define MSK_XVR_0x3B_SYNC_ERR_THRD                              (0xFF << SFT_XVR_0x3B_SYNC_ERR_THRD)
#define SFT_XVR_0x3B_SLOT_DELAY                                 (24)
#define MAX_XVR_0x3B_SLOT_DELAY                                 (0x1F)
#define MSK_XVR_0x3B_SLOT_DELAY                                 (0x1F << SFT_XVR_0x3B_SLOT_DELAY)
#define SFT_XVR_0x3B_SAMP_SEL                                   (30)
#define MAX_XVR_0x3B_SAMP_SEL                                   (0x1)
#define MSK_XVR_0x3B_SAMP_SEL                                   (0x1 << SFT_XVR_0x3B_SAMP_SEL)
#define SFT_XVR_0x3B_TEST_BUS_ENA                               (31)
#define MAX_XVR_0x3B_TEST_BUS_ENA                               (0x1)
#define MSK_XVR_0x3B_TEST_BUS_ENA                               (0x1 << SFT_XVR_0x3B_TEST_BUS_ENA)
#define REG_XVR_0x3C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3C * 4))
#define SFT_XVR_0x3C_ADC_STATE3_RX_GAIN                         (0)
#define MAX_XVR_0x3C_ADC_STATE3_RX_GAIN                         (0xFF)
#define MSK_XVR_0x3C_ADC_STATE3_RX_GAIN                         (0xFF << SFT_XVR_0x3C_ADC_STATE3_RX_GAIN)
#define SFT_XVR_0x3C_ADC_STATE1_RX_GAIN                         (8)
#define MAX_XVR_0x3C_ADC_STATE1_RX_GAIN                         (0xFF)
#define MSK_XVR_0x3C_ADC_STATE1_RX_GAIN                         (0xFF << SFT_XVR_0x3C_ADC_STATE1_RX_GAIN)
#define SFT_XVR_0x3C_MAN_RX_GAIN                                (16)
#define MAX_XVR_0x3C_MAN_RX_GAIN                                (0xFF)
#define MSK_XVR_0x3C_MAN_RX_GAIN                                (0xFF << SFT_XVR_0x3C_MAN_RX_GAIN)
#define SFT_XVR_0x3C_REVERSED                                   (24)
#define MAX_XVR_0x3C_REVERSED                                   (0x3F)
#define MSK_XVR_0x3C_REVERSED                                   (0x3F << SFT_XVR_0x3C_REVERSED)
#define SFT_XVR_0x3C_ADC_RSSI_FLT                               (30)
#define MAX_XVR_0x3C_ADC_RSSI_FLT                               (0x1)
#define MSK_XVR_0x3C_ADC_RSSI_FLT                               (0x1 << SFT_XVR_0x3C_ADC_RSSI_FLT)
#define SFT_XVR_0x3C_BP_AGC                                     (31)
#define MAX_XVR_0x3C_BP_AGC                                     (0x1)
#define MSK_XVR_0x3C_BP_AGC                                     (0x1 << SFT_XVR_0x3C_BP_AGC)
#define REG_XVR_0x3D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3D * 4))
#define SFT_XVR_0x3D_EQ_COEF_INI                                (0)
#define MAX_XVR_0x3D_EQ_COEF_INI                                (0x3FF)
#define MSK_XVR_0x3D_EQ_COEF_INI                                (0x3FF << SFT_XVR_0x3D_EQ_COEF_INI)
#define SFT_XVR_0x3D_EQ_COEF_SET                                (10)
#define MAX_XVR_0x3D_EQ_COEF_SET                                (0x1)
#define MSK_XVR_0x3D_EQ_COEF_SET                                (0x1 << SFT_XVR_0x3D_EQ_COEF_SET)
#define SFT_XVR_0x3D_FORCE_TELINK                               (14)
#define MAX_XVR_0x3D_FORCE_TELINK                               (0x1)
#define MSK_XVR_0x3D_FORCE_TELINK                               (0x1 << SFT_XVR_0x3D_FORCE_TELINK)
#define SFT_XVR_0x3D_FREQ_EDR_DIR                               (15)
#define MAX_XVR_0x3D_FREQ_EDR_DIR                               (0x1)
#define MSK_XVR_0x3D_FREQ_EDR_DIR                               (0x1 << SFT_XVR_0x3D_FREQ_EDR_DIR)
#define SFT_XVR_0x3D_EDR_SYNC_CENTER                            (18)
#define MAX_XVR_0x3D_EDR_SYNC_CENTER                            (0xF)
#define MSK_XVR_0x3D_EDR_SYNC_CENTER                            (0xF << SFT_XVR_0x3D_EDR_SYNC_CENTER)
#define SFT_XVR_0x3D_EDR_EQU_BYPASS                             (22)
#define MAX_XVR_0x3D_EDR_EQU_BYPASS                             (0x1)
#define MSK_XVR_0x3D_EDR_EQU_BYPASS                             (0x1 << SFT_XVR_0x3D_EDR_EQU_BYPASS)
#define SFT_XVR_0x3D_EDR_M0_PHASE_THRD                          (23)
#define MAX_XVR_0x3D_EDR_M0_PHASE_THRD                          (0x7)
#define MSK_XVR_0x3D_EDR_M0_PHASE_THRD                          (0x7 << SFT_XVR_0x3D_EDR_M0_PHASE_THRD)
#define SFT_XVR_0x3D_EDR_M0_BITS_THRD                           (26)
#define MAX_XVR_0x3D_EDR_M0_BITS_THRD                           (0x7)
#define MSK_XVR_0x3D_EDR_M0_BITS_THRD                           (0x7 << SFT_XVR_0x3D_EDR_M0_BITS_THRD)
#define SFT_XVR_0x3D_EDR_WINDOW                                 (29)
#define MAX_XVR_0x3D_EDR_WINDOW                                 (0x7)
#define MSK_XVR_0x3D_EDR_WINDOW                                 (0x7 << SFT_XVR_0x3D_EDR_WINDOW)
#define REG_XVR_0x3E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3E * 4))
#define SFT_XVR_0x3E_RSYNC_BITS_THRD_LR                         (0)
#define MAX_XVR_0x3E_RSYNC_BITS_THRD_LR                         (0x7)
#define MSK_XVR_0x3E_RSYNC_BITS_THRD_LR                         (0x7 << SFT_XVR_0x3E_RSYNC_BITS_THRD_LR)
#define SFT_XVR_0x3E_M0_BITS_THRD_LR                            (3)
#define MAX_XVR_0x3E_M0_BITS_THRD_LR                            (0x7)
#define MSK_XVR_0x3E_M0_BITS_THRD_LR                            (0x7 << SFT_XVR_0x3E_M0_BITS_THRD_LR)
#define SFT_XVR_0x3E_LR_SYNC_COMP_EN                            (6)
#define MAX_XVR_0x3E_LR_SYNC_COMP_EN                            (0x1)
#define MSK_XVR_0x3E_LR_SYNC_COMP_EN                            (0x1 << SFT_XVR_0x3E_LR_SYNC_COMP_EN)
#define SFT_XVR_0x3E_BB_LR_OPEN                                 (7)
#define MAX_XVR_0x3E_BB_LR_OPEN                                 (0x1)
#define MSK_XVR_0x3E_BB_LR_OPEN                                 (0x1 << SFT_XVR_0x3E_BB_LR_OPEN)
#define SFT_XVR_0x3E_M0_PHASE_THRD_LR                           (8)
#define MAX_XVR_0x3E_M0_PHASE_THRD_LR                           (0x7)
#define MSK_XVR_0x3E_M0_PHASE_THRD_LR                           (0x7 << SFT_XVR_0x3E_M0_PHASE_THRD_LR)
#define SFT_XVR_0x3E_SUM1_DELAY_NUM                             (11)
#define MAX_XVR_0x3E_SUM1_DELAY_NUM                             (0xF)
#define MSK_XVR_0x3E_SUM1_DELAY_NUM                             (0xF << SFT_XVR_0x3E_SUM1_DELAY_NUM)
#define SFT_XVR_0x3E_LR_WIN_EN                                  (15)
#define MAX_XVR_0x3E_LR_WIN_EN                                  (0x1)
#define MSK_XVR_0x3E_LR_WIN_EN                                  (0x1 << SFT_XVR_0x3E_LR_WIN_EN)
#define SFT_XVR_0x3E_SUM1_MAX_THRD                              (16)
#define MAX_XVR_0x3E_SUM1_MAX_THRD                              (0x3F)
#define MSK_XVR_0x3E_SUM1_MAX_THRD                              (0x3F << SFT_XVR_0x3E_SUM1_MAX_THRD)
#define SFT_XVR_0x3E_LR_WIN_DC_BPS                              (22)
#define MAX_XVR_0x3E_LR_WIN_DC_BPS                              (0x1)
#define MSK_XVR_0x3E_LR_WIN_DC_BPS                              (0x1 << SFT_XVR_0x3E_LR_WIN_DC_BPS)
#define SFT_XVR_0x3E_FORCELRMODE                                (23)
#define MAX_XVR_0x3E_FORCELRMODE                                (0x1)
#define MSK_XVR_0x3E_FORCELRMODE                                (0x1 << SFT_XVR_0x3E_FORCELRMODE)
#define SFT_XVR_0x3E_LR_WIN_THRD                                (24)
#define MAX_XVR_0x3E_LR_WIN_THRD                                (0x3F)
#define MSK_XVR_0x3E_LR_WIN_THRD                                (0x3F << SFT_XVR_0x3E_LR_WIN_THRD)
#define SFT_XVR_0x3E_LR_PHASE_ADJ                               (30)
#define MAX_XVR_0x3E_LR_PHASE_ADJ                               (0x1)
#define MSK_XVR_0x3E_LR_PHASE_ADJ                               (0x1 << SFT_XVR_0x3E_LR_PHASE_ADJ)
#define SFT_XVR_0x3E_BP_TRACK_LR                                (31)
#define MAX_XVR_0x3E_BP_TRACK_LR                                (0x1)
#define MSK_XVR_0x3E_BP_TRACK_LR                                (0x1 << SFT_XVR_0x3E_BP_TRACK_LR)
#define REG_XVR_0x3F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x3F * 4))
#define SFT_XVR_0x3F_STEP3_RX_GAIN                              (0)
#define MAX_XVR_0x3F_STEP3_RX_GAIN                              (0xFF)
#define MSK_XVR_0x3F_STEP3_RX_GAIN                              (0xFF << SFT_XVR_0x3F_STEP3_RX_GAIN)
#define SFT_XVR_0x3F_STEP2_RX_GAIN                              (8)
#define MAX_XVR_0x3F_STEP2_RX_GAIN                              (0xFF)
#define MSK_XVR_0x3F_STEP2_RX_GAIN                              (0xFF << SFT_XVR_0x3F_STEP2_RX_GAIN)
#define SFT_XVR_0x3F_AGC_STEP2_EN                               (16)
#define MAX_XVR_0x3F_AGC_STEP2_EN                               (0x1)
#define MSK_XVR_0x3F_AGC_STEP2_EN                               (0x1 << SFT_XVR_0x3F_AGC_STEP2_EN)
#define SFT_XVR_0x3F_AGC_STEP3_EN                               (17)
#define MAX_XVR_0x3F_AGC_STEP3_EN                               (0x1)
#define MSK_XVR_0x3F_AGC_STEP3_EN                               (0x1 << SFT_XVR_0x3F_AGC_STEP3_EN)
#define SFT_XVR_0x3F_AGC_STEP_DELAY                             (18)
#define MAX_XVR_0x3F_AGC_STEP_DELAY                             (0x1)
#define MSK_XVR_0x3F_AGC_STEP_DELAY                             (0x1 << SFT_XVR_0x3F_AGC_STEP_DELAY)
#define SFT_XVR_0x3F_ADC_RSSI_THRD                              (24)
#define MAX_XVR_0x3F_ADC_RSSI_THRD                              (0xFF)
#define MSK_XVR_0x3F_ADC_RSSI_THRD                              (0xFF << SFT_XVR_0x3F_ADC_RSSI_THRD)
#define REG_XVR_0x40                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x40 * 4))
#define REG_XVR_0x41                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x41 * 4))
#define REG_XVR_0x42                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x42 * 4))
#define REG_XVR_0x43                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x43 * 4))
#define REG_XVR_0x44                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x44 * 4))
#define REG_XVR_0x45                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x45 * 4))
#define REG_XVR_0x46                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x46 * 4))
#define REG_XVR_0x47                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x47 * 4))
#define REG_XVR_0x48                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x48 * 4))
#define REG_XVR_0x49                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x49 * 4))
#define REG_XVR_0x4A                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4A * 4))
#define REG_XVR_0x4B                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4B * 4))
#define REG_XVR_0x4C                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4C * 4))
#define REG_XVR_0x4D                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4D * 4))
#define REG_XVR_0x4E                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4E * 4))
#define REG_XVR_0x4F                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x4F * 4))
#define REG_XVR_0x50                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x50 * 4))
#define REG_XVR_0x51                                            (*(volatile unsigned long*)(MDU_XVR_BASE_ADDR + 0x51 * 4))

#define MDU_LA_BASE_ADDR                                        0x45070000
#define REG_LA_0x00                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x00 * 4))
#define REG_LA_0x01                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x01 * 4))
#define REG_LA_0x02                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x02 * 4))
#define SFT_LA_0x02_BPS_CLKGATE                                 (1)
#define MAX_LA_0x02_BPS_CLKGATE                                 (0x1)
#define MSK_LA_0x02_BPS_CLKGATE                                 (0x1 << SFT_LA_0x02_BPS_CLKGATE)
#define SFT_LA_0x02_SOFT_RESET                                  (0)
#define MAX_LA_0x02_SOFT_RESET                                  (0x1)
#define MSK_LA_0x02_SOFT_RESET                                  (0x1 << SFT_LA_0x02_SOFT_RESET)
#define REG_LA_0x03                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x03 * 4))
#define SFT_LA_0x03_SMPLEN                                      (12)
#define MAX_LA_0x03_SMPLEN                                      (0xFFFFF)
#define MSK_LA_0x03_SMPLEN                                      (0xFFFFF << SFT_LA_0x03_SMPLEN)
#define SFT_LA_0x03_SMPSOURCE                                   (8)
#define MAX_LA_0x03_SMPSOURCE                                   (0x7)
#define MSK_LA_0x03_SMPSOURCE                                   (0x7 << SFT_LA_0x03_SMPSOURCE)
#define SFT_LA_0x03_MEM_SECU_ATTR                               (6)
#define MAX_LA_0x03_MEM_SECU_ATTR                               (0x1)
#define MSK_LA_0x03_MEM_SECU_ATTR                               (0x1 << SFT_LA_0x03_MEM_SECU_ATTR)
#define SFT_LA_0x03_SMPINTEN                                    (4)
#define MAX_LA_0x03_SMPINTEN                                    (0x3)
#define MSK_LA_0x03_SMPINTEN                                    (0x3 << SFT_LA_0x03_SMPINTEN)
#define SFT_LA_0x03_TRIGMODE                                    (2)
#define MAX_LA_0x03_TRIGMODE                                    (0x3)
#define MSK_LA_0x03_TRIGMODE                                    (0x3 << SFT_LA_0x03_TRIGMODE)
#define SFT_LA_0x03_SMPCLKINV                                   (1)
#define MAX_LA_0x03_SMPCLKINV                                   (0x1)
#define MSK_LA_0x03_SMPCLKINV                                   (0x1 << SFT_LA_0x03_SMPCLKINV)
#define SFT_LA_0x03_SMPENABLE                                   (0)
#define MAX_LA_0x03_SMPENABLE                                   (0x1)
#define MSK_LA_0x03_SMPENABLE                                   (0x1 << SFT_LA_0x03_SMPENABLE)
#define REG_LA_0x04                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x04 * 4))
#define REG_LA_0x05                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x05 * 4))
#define REG_LA_0x06                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x06 * 4))
#define REG_LA_0x07                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x07 * 4))
#define REG_LA_0x08                                             (*(volatile unsigned long*)(MDU_LA_BASE_ADDR + 0x08 * 4))
#define SFT_LA_0x08_BUSERRFLAG                                  (2)
#define MAX_LA_0x08_BUSERRFLAG                                  (0x1)
#define MSK_LA_0x08_BUSERRFLAG                                  (0x1 << SFT_LA_0x08_BUSERRFLAG)
#define SFT_LA_0x08_SMPINTSTATUS                                (0)
#define MAX_LA_0x08_SMPINTSTATUS                                (0x3)
#define MSK_LA_0x08_SMPINTSTATUS                                (0x3 << SFT_LA_0x08_SMPINTSTATUS)

#define MDU_JPEG_BASE_ADDR                                      0x48000000
#define REG_JPEG_DEVICE_ID                                      (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x00 * 4))
#define REG_JPEG_VERSION_ID                                     (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x01 * 4))
#define REG_JPEG_CLK_CONTROL                                    (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x02 * 4))
#define SFT_JPEG_CLK_CONTROL_CLK_GATE                           (1)
#define MAX_JPEG_CLK_CONTROL_CLK_GATE                           (0x1)
#define MSK_JPEG_CLK_CONTROL_CLK_GATE                           (0x1 << SFT_JPEG_CLK_CONTROL_CLK_GATE)
#define SFT_JPEG_CLK_CONTROL_SOFT_RESET                         (0)
#define MAX_JPEG_CLK_CONTROL_SOFT_RESET                         (0x1)
#define MSK_JPEG_CLK_CONTROL_SOFT_RESET                         (0x1 << SFT_JPEG_CLK_CONTROL_SOFT_RESET)
#define REG_JPEG_GLOBAL_STATUS                                  (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x03 * 4))
#define REG_JPEG_0x04                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x04 * 4))
#define SFT_JPEG_0x04_EOF_OFFSET                                (16)
#define MAX_JPEG_0x04_EOF_OFFSET                                (0xFFFF)
#define MSK_JPEG_0x04_EOF_OFFSET                                (0xFFFF << SFT_JPEG_0x04_EOF_OFFSET)
#define SFT_JPEG_0x04_EM_BASE_ADDR                              (0)
#define MAX_JPEG_0x04_EM_BASE_ADDR                              (0xFFFF)
#define MSK_JPEG_0x04_EM_BASE_ADDR                              (0xFFFF << SFT_JPEG_0x04_EM_BASE_ADDR)
#define REG_JPEG_0x05                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x05 * 4))
#define REG_JPEG_0x06                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x06 * 4))
#define REG_JPEG_0x07                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x07 * 4))
#define REG_JPEG_0x08                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x08 * 4))
#define REG_JPEG_0x09                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x09 * 4))
#define SFT_JPEG_0x09_Y_COUNT                                   (24)
#define MAX_JPEG_0x09_Y_COUNT                                   (0xFF)
#define MSK_JPEG_0x09_Y_COUNT                                   (0xFF << SFT_JPEG_0x09_Y_COUNT)
#define REG_JPEG_0x0A                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x0A * 4))
#define REG_JPEG_0x0C                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x0C * 4))
#define SFT_JPEG_0x0C_MCLK_DIV                                  (4)
#define MAX_JPEG_0x0C_MCLK_DIV                                  (0x3)
#define MSK_JPEG_0x0C_MCLK_DIV                                  (0x3 << SFT_JPEG_0x0C_MCLK_DIV)
#define REG_JPEG_0x0D                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x0D * 4))
#define SFT_JPEG_0x0D_Y_PIXEL                                   (24)
#define MAX_JPEG_0x0D_Y_PIXEL                                   (0xFF)
#define MSK_JPEG_0x0D_Y_PIXEL                                   (0xFF << SFT_JPEG_0x0D_Y_PIXEL)
#define SFT_JPEG_0x0D_BITRATE_STEP                              (18)
#define MAX_JPEG_0x0D_BITRATE_STEP                              (0x3)
#define MSK_JPEG_0x0D_BITRATE_STEP                              (0x3 << SFT_JPEG_0x0D_BITRATE_STEP)
#define SFT_JPEG_0x0D_X_PIXEL                                   (8)
#define MAX_JPEG_0x0D_X_PIXEL                                   (0xFF)
#define MSK_JPEG_0x0D_X_PIXEL                                   (0xFF << SFT_JPEG_0x0D_X_PIXEL)
#define REG_JPEG_0x0E                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x0E * 4))
#define REG_JPEG_0x0F                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x0F * 4))
#define REG_JPEG_0x20                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x20 * 4))
#define REG_JPEG_0x21                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x21 * 4))
#define REG_JPEG_0x22                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x22 * 4))
#define REG_JPEG_0x23                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x23 * 4))
#define REG_JPEG_0x24                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x24 * 4))
#define REG_JPEG_0x25                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x25 * 4))
#define REG_JPEG_0x26                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x26 * 4))
#define REG_JPEG_0x27                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x27 * 4))
#define REG_JPEG_0x28                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x28 * 4))
#define REG_JPEG_0x29                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x29 * 4))
#define REG_JPEG_0x2A                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2A * 4))
#define REG_JPEG_0x2B                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2B * 4))
#define REG_JPEG_0x2C                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2C * 4))
#define REG_JPEG_0x2D                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2D * 4))
#define REG_JPEG_0x2E                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2E * 4))
#define REG_JPEG_0x2F                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x2F * 4))
#define REG_JPEG_0x30                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x30 * 4))
#define REG_JPEG_0x31                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x31 * 4))
#define REG_JPEG_0x32                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x32 * 4))
#define REG_JPEG_0x33                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x33 * 4))
#define REG_JPEG_0x34                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x34 * 4))
#define REG_JPEG_0x35                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x35 * 4))
#define REG_JPEG_0x36                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x36 * 4))
#define REG_JPEG_0x37                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x37 * 4))
#define REG_JPEG_0x38                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x38 * 4))
#define REG_JPEG_0x39                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x39 * 4))
#define REG_JPEG_0x3A                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x3A * 4))
#define REG_JPEG_0x3B                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x3B * 4))
#define REG_JPEG_0x3C                                           (*(volatile unsigned long*)(MDU_JPEG_BASE_ADDR + 0x3C * 4))

#define MDU_JPEG_DEC_BASE_ADDR                                  0x48040000
#define REG_JPEG_DEC_DEVICE_ID                                  (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x00 * 4))
#define REG_JPEG_DEC_VERSION_ID                                 (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x01 * 4))
#define REG_JPEG_DEC_CLK_CONTROL                                (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x02 * 4))
#define SFT_JPEG_DEC_CLK_CONTROL_CLK_GATE                       (1)
#define MAX_JPEG_DEC_CLK_CONTROL_CLK_GATE                       (0x1)
#define MSK_JPEG_DEC_CLK_CONTROL_CLK_GATE                       (0x1 << SFT_JPEG_DEC_CLK_CONTROL_CLK_GATE)
#define SFT_JPEG_DEC_CLK_CONTROL_SOFT_RESET                     (0)
#define MAX_JPEG_DEC_CLK_CONTROL_SOFT_RESET                     (0x1)
#define MSK_JPEG_DEC_CLK_CONTROL_SOFT_RESET                     (0x1 << SFT_JPEG_DEC_CLK_CONTROL_SOFT_RESET)
#define REG_JPEG_DEC_0x04                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x04 * 4))
#define REG_JPEG_DEC_0x05                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x05 * 4))
#define SFT_JPEG_DEC_0x05_MCU_X                                 (0)
#define MAX_JPEG_DEC_0x05_MCU_X                                 (0xFFFF)
#define MSK_JPEG_DEC_0x05_MCU_X                                 (0xFFFF << SFT_JPEG_DEC_0x05_MCU_X)
#define REG_JPEG_DEC_0x06                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x06 * 4))
#define SFT_JPEG_DEC_0x06_MCU_Y                                 (0)
#define MAX_JPEG_DEC_0x06_MCU_Y                                 (0xFFFF)
#define MSK_JPEG_DEC_0x06_MCU_Y                                 (0xFFFF << SFT_JPEG_DEC_0x06_MCU_Y)
#define REG_JPEG_DEC_0x07                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x07 * 4))
#define SFT_JPEG_DEC_0x07_V_VLD_NUM                             (0)
#define MAX_JPEG_DEC_0x07_V_VLD_NUM                             (0xF)
#define MSK_JPEG_DEC_0x07_V_VLD_NUM                             (0xF << SFT_JPEG_DEC_0x07_V_VLD_NUM)
#define REG_JPEG_DEC_0x08                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x08 * 4))
#define SFT_JPEG_DEC_0x08_DEC_CMD                               (0)
#define MAX_JPEG_DEC_0x08_DEC_CMD                               (0xF)
#define MSK_JPEG_DEC_0x08_DEC_CMD                               (0xF << SFT_JPEG_DEC_0x08_DEC_CMD)
#define REG_JPEG_DEC_0x09                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x09 * 4))
#define REG_JPEG_DEC_0x0A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0A * 4))
#define SFT_JPEG_DEC_0x0A_X_PIXEL                               (0)
#define MAX_JPEG_DEC_0x0A_X_PIXEL                               (0xFFFF)
#define MSK_JPEG_DEC_0x0A_X_PIXEL                               (0xFFFF << SFT_JPEG_DEC_0x0A_X_PIXEL)
#define REG_JPEG_DEC_0x0B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0B * 4))
#define REG_JPEG_DEC_0x0C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0C * 4))
#define REG_JPEG_DEC_0x0D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0D * 4))
#define SFT_JPEG_DEC_0x0D_JPEG_FF_ERR                           (13)
#define MAX_JPEG_DEC_0x0D_JPEG_FF_ERR                           (0x1)
#define MSK_JPEG_DEC_0x0D_JPEG_FF_ERR                           (0x1 << SFT_JPEG_DEC_0x0D_JPEG_FF_ERR)
#define SFT_JPEG_DEC_0x0D_HUF_FAIL                              (12)
#define MAX_JPEG_DEC_0x0D_HUF_FAIL                              (0x1)
#define MSK_JPEG_DEC_0x0D_HUF_FAIL                              (0x1 << SFT_JPEG_DEC_0x0D_HUF_FAIL)
#define SFT_JPEG_DEC_0x0D_RUN2LONG                              (11)
#define MAX_JPEG_DEC_0x0D_RUN2LONG                              (0x1)
#define MSK_JPEG_DEC_0x0D_RUN2LONG                              (0x1 << SFT_JPEG_DEC_0x0D_RUN2LONG)
#define SFT_JPEG_DEC_0x0D_JPEG_EOF                              (10)
#define MAX_JPEG_DEC_0x0D_JPEG_EOF                              (0x1)
#define MSK_JPEG_DEC_0x0D_JPEG_EOF                              (0x1 << SFT_JPEG_DEC_0x0D_JPEG_EOF)
#define SFT_JPEG_DEC_0x0D_STATE_AHBMST_IDLE                     (9)
#define MAX_JPEG_DEC_0x0D_STATE_AHBMST_IDLE                     (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_AHBMST_IDLE                     (0x1 << SFT_JPEG_DEC_0x0D_STATE_AHBMST_IDLE)
#define SFT_JPEG_DEC_0x0D_STATE_DEC_BUSY2                       (8)
#define MAX_JPEG_DEC_0x0D_STATE_DEC_BUSY2                       (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_DEC_BUSY2                       (0x1 << SFT_JPEG_DEC_0x0D_STATE_DEC_BUSY2)
#define SFT_JPEG_DEC_0x0D_TMP_WR0                               (7)
#define MAX_JPEG_DEC_0x0D_TMP_WR0                               (0x1)
#define MSK_JPEG_DEC_0x0D_TMP_WR0                               (0x1 << SFT_JPEG_DEC_0x0D_TMP_WR0)
#define SFT_JPEG_DEC_0x0D_STATE_IDCT                            (6)
#define MAX_JPEG_DEC_0x0D_STATE_IDCT                            (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_IDCT                            (0x1 << SFT_JPEG_DEC_0x0D_STATE_IDCT)
#define SFT_JPEG_DEC_0x0D_STATE_EXT_BITS                        (5)
#define MAX_JPEG_DEC_0x0D_STATE_EXT_BITS                        (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_EXT_BITS                        (0x1 << SFT_JPEG_DEC_0x0D_STATE_EXT_BITS)
#define SFT_JPEG_DEC_0x0D_STATE_EXT_RLOAD                       (4)
#define MAX_JPEG_DEC_0x0D_STATE_EXT_RLOAD                       (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_EXT_RLOAD                       (0x1 << SFT_JPEG_DEC_0x0D_STATE_EXT_RLOAD)
#define SFT_JPEG_DEC_0x0D_STATE_SEARCH                          (3)
#define MAX_JPEG_DEC_0x0D_STATE_SEARCH                          (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_SEARCH                          (0x1 << SFT_JPEG_DEC_0x0D_STATE_SEARCH)
#define SFT_JPEG_DEC_0x0D_STATE_RLOAD                           (2)
#define MAX_JPEG_DEC_0x0D_STATE_RLOAD                           (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_RLOAD                           (0x1 << SFT_JPEG_DEC_0x0D_STATE_RLOAD)
#define SFT_JPEG_DEC_0x0D_STATE_RRLOAD                          (1)
#define MAX_JPEG_DEC_0x0D_STATE_RRLOAD                          (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_RRLOAD                          (0x1 << SFT_JPEG_DEC_0x0D_STATE_RRLOAD)
#define SFT_JPEG_DEC_0x0D_STATE_DEC_BUSY                        (0)
#define MAX_JPEG_DEC_0x0D_STATE_DEC_BUSY                        (0x1)
#define MSK_JPEG_DEC_0x0D_STATE_DEC_BUSY                        (0x1 << SFT_JPEG_DEC_0x0D_STATE_DEC_BUSY)
#define REG_JPEG_DEC_0x0E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0E * 4))
#define REG_JPEG_DEC_0x0F                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x0F * 4))
#define SFT_JPEG_DEC_0x0F_MCU_BLK                               (0)
#define MAX_JPEG_DEC_0x0F_MCU_BLK                               (0xFF)
#define MSK_JPEG_DEC_0x0F_MCU_BLK                               (0xFF << SFT_JPEG_DEC_0x0F_MCU_BLK)
#define REG_JPEG_DEC_0x10                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x10 * 4))
#define REG_JPEG_DEC_0x11                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x11 * 4))
#define REG_JPEG_DEC_0x12                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x12 * 4))
#define REG_JPEG_DEC_0x13                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x13 * 4))
#define REG_JPEG_DEC_0x14                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x14 * 4))
#define REG_JPEG_DEC_0x15                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x15 * 4))
#define REG_JPEG_DEC_0x16                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x16 * 4))
#define REG_JPEG_DEC_0x17                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x17 * 4))
#define REG_JPEG_DEC_0x18                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x18 * 4))
#define REG_JPEG_DEC_0x19                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x19 * 4))
#define REG_JPEG_DEC_0x1A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1A * 4))
#define REG_JPEG_DEC_0x1B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1B * 4))
#define REG_JPEG_DEC_0x1C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1C * 4))
#define REG_JPEG_DEC_0x1D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1D * 4))
#define REG_JPEG_DEC_0x1E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1E * 4))
#define REG_JPEG_DEC_0x1F                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x1F * 4))
#define REG_JPEG_DEC_0x20                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x20 * 4))
#define REG_JPEG_DEC_0x21                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x21 * 4))
#define REG_JPEG_DEC_0x22                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x22 * 4))
#define REG_JPEG_DEC_0x23                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x23 * 4))
#define REG_JPEG_DEC_0x24                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x24 * 4))
#define REG_JPEG_DEC_0x25                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x25 * 4))
#define REG_JPEG_DEC_0x26                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x26 * 4))
#define REG_JPEG_DEC_0x27                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x27 * 4))
#define REG_JPEG_DEC_0x28                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x28 * 4))
#define REG_JPEG_DEC_0x29                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x29 * 4))
#define REG_JPEG_DEC_0x2A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2A * 4))
#define REG_JPEG_DEC_0x2B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2B * 4))
#define REG_JPEG_DEC_0x2C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2C * 4))
#define REG_JPEG_DEC_0x2D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2D * 4))
#define REG_JPEG_DEC_0x2E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2E * 4))
#define REG_JPEG_DEC_0x2F                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x2F * 4))
#define REG_JPEG_DEC_0x30                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x30 * 4))
#define REG_JPEG_DEC_0x31                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x31 * 4))
#define REG_JPEG_DEC_0x32                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x32 * 4))
#define REG_JPEG_DEC_0x33                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x33 * 4))
#define REG_JPEG_DEC_0x34                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x34 * 4))
#define REG_JPEG_DEC_0x35                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x35 * 4))
#define REG_JPEG_DEC_0x36                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x36 * 4))
#define REG_JPEG_DEC_0x37                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x37 * 4))
#define REG_JPEG_DEC_0x38                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x38 * 4))
#define REG_JPEG_DEC_0x39                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x39 * 4))
#define REG_JPEG_DEC_0x3A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3A * 4))
#define REG_JPEG_DEC_0x3B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3B * 4))
#define REG_JPEG_DEC_0x3C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3C * 4))
#define REG_JPEG_DEC_0x3D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3D * 4))
#define REG_JPEG_DEC_0x3E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3E * 4))
#define REG_JPEG_DEC_0x3F                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3F * 4))
#define REG_JPEG_DEC_0x40                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x40 * 4))
#define REG_JPEG_DEC_0x41                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x41 * 4))
#define REG_JPEG_DEC_0x42                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x42 * 4))
#define REG_JPEG_DEC_0x43                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x43 * 4))
#define REG_JPEG_DEC_0x44                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x44 * 4))
#define REG_JPEG_DEC_0x45                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x45 * 4))
#define REG_JPEG_DEC_0x46                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x46 * 4))
#define REG_JPEG_DEC_0x47                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x47 * 4))
#define REG_JPEG_DEC_0x48                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x48 * 4))
#define REG_JPEG_DEC_0x49                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x49 * 4))
#define REG_JPEG_DEC_0x4A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4A * 4))
#define REG_JPEG_DEC_0x4B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4B * 4))
#define REG_JPEG_DEC_0x4C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4C * 4))
#define REG_JPEG_DEC_0x4D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4D * 4))
#define REG_JPEG_DEC_0x4E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4E * 4))
#define REG_JPEG_DEC_0x4F                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x4F * 4))
#define REG_JPEG_DEC_0x50                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x50 * 4))
#define SFT_JPEG_DEC_0x50_SHARMEM_BPS                           (31)
#define MAX_JPEG_DEC_0x50_SHARMEM_BPS                           (0x1)
#define MSK_JPEG_DEC_0x50_SHARMEM_BPS                           (0x1 << SFT_JPEG_DEC_0x50_SHARMEM_BPS)
#define SFT_JPEG_DEC_0x50_YY_VLD_BPS                            (30)
#define MAX_JPEG_DEC_0x50_YY_VLD_BPS                            (0x1)
#define MSK_JPEG_DEC_0x50_YY_VLD_BPS                            (0x1 << SFT_JPEG_DEC_0x50_YY_VLD_BPS)
#define SFT_JPEG_DEC_0x50_DRI_BPS                               (29)
#define MAX_JPEG_DEC_0x50_DRI_BPS                               (0x1)
#define MSK_JPEG_DEC_0x50_DRI_BPS                               (0x1 << SFT_JPEG_DEC_0x50_DRI_BPS)
#define SFT_JPEG_DEC_0x50_EN                                    (0)
#define MAX_JPEG_DEC_0x50_EN                                    (0x1)
#define MSK_JPEG_DEC_0x50_EN                                    (0x1 << SFT_JPEG_DEC_0x50_EN)
#define REG_JPEG_DEC_0x51                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x51 * 4))
#define SFT_JPEG_DEC_0x51_MCU_Y_NUM                             (16)
#define MAX_JPEG_DEC_0x51_MCU_Y_NUM                             (0x3FF)
#define MSK_JPEG_DEC_0x51_MCU_Y_NUM                             (0x3FF << SFT_JPEG_DEC_0x51_MCU_Y_NUM)
#define SFT_JPEG_DEC_0x51_MCU_INDEX                             (0)
#define MAX_JPEG_DEC_0x51_MCU_INDEX                             (0xFFFF)
#define MSK_JPEG_DEC_0x51_MCU_INDEX                             (0xFFFF << SFT_JPEG_DEC_0x51_MCU_INDEX)
#define REG_JPEG_DEC_0x52                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x52 * 4))
#define SFT_JPEG_DEC_0x52_JPEG_LINE_NUM                         (8)
#define MAX_JPEG_DEC_0x52_JPEG_LINE_NUM                         (0x1FFF)
#define MSK_JPEG_DEC_0x52_JPEG_LINE_NUM                         (0x1FFF << SFT_JPEG_DEC_0x52_JPEG_LINE_NUM)
#define SFT_JPEG_DEC_0x52_LINEN                                 (1)
#define MAX_JPEG_DEC_0x52_LINEN                                 (0x1)
#define MSK_JPEG_DEC_0x52_LINEN                                 (0x1 << SFT_JPEG_DEC_0x52_LINEN)
#define SFT_JPEG_DEC_0x52_AUTO                                  (0)
#define MAX_JPEG_DEC_0x52_AUTO                                  (0x1)
#define MSK_JPEG_DEC_0x52_AUTO                                  (0x1 << SFT_JPEG_DEC_0x52_AUTO)
#define REG_JPEG_DEC_0x53                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x53 * 4))
#define SFT_JPEG_DEC_0x53_UV_VLD                                (0)
#define MAX_JPEG_DEC_0x53_UV_VLD                                (0x1)
#define MSK_JPEG_DEC_0x53_UV_VLD                                (0x1 << SFT_JPEG_DEC_0x53_UV_VLD)
#define REG_JPEG_DEC_0x56                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x56 * 4))
#define SFT_JPEG_DEC_0x56_LEN_HUF_ACUV                          (24)
#define MAX_JPEG_DEC_0x56_LEN_HUF_ACUV                          (0xFF)
#define MSK_JPEG_DEC_0x56_LEN_HUF_ACUV                          (0xFF << SFT_JPEG_DEC_0x56_LEN_HUF_ACUV)
#define SFT_JPEG_DEC_0x56_LEN_HUF_ACY                           (16)
#define MAX_JPEG_DEC_0x56_LEN_HUF_ACY                           (0xFF)
#define MSK_JPEG_DEC_0x56_LEN_HUF_ACY                           (0xFF << SFT_JPEG_DEC_0x56_LEN_HUF_ACY)
#define SFT_JPEG_DEC_0x56_LEN_HUF_DCUV                          (8)
#define MAX_JPEG_DEC_0x56_LEN_HUF_DCUV                          (0xFF)
#define MSK_JPEG_DEC_0x56_LEN_HUF_DCUV                          (0xFF << SFT_JPEG_DEC_0x56_LEN_HUF_DCUV)
#define SFT_JPEG_DEC_0x56_LEN_HUF_DCY                           (0)
#define MAX_JPEG_DEC_0x56_LEN_HUF_DCY                           (0xFF)
#define MSK_JPEG_DEC_0x56_LEN_HUF_DCY                           (0xFF << SFT_JPEG_DEC_0x56_LEN_HUF_DCY)
#define REG_JPEG_DEC_0x57                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x57 * 4))
#define REG_JPEG_DEC_0x58                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x58 * 4))
#define REG_JPEG_DEC_0x59                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x59 * 4))
#define REG_JPEG_DEC_0x5A                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x5A * 4))
#define REG_JPEG_DEC_0x5B                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x5B * 4))
#define REG_JPEG_DEC_0x5C                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x5C * 4))
#define REG_JPEG_DEC_0x5D                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x5D * 4))
#define REG_JPEG_DEC_0x5E                                       (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x5E * 4))
#define REG_JPEG_DEC_HUF_TABLE00                                (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x80 * 4))
#define REG_JPEG_DEC_HUF_TABLE10                                (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0xC0 * 4))
#define REG_JPEG_DEC_HUF_TABLE01                                (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x100 * 4))
#define REG_JPEG_DEC_HUF_TABLE11                                (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x200 * 4))
#define REG_JPEG_DEC_JPEG_ZIG                                   (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x300 * 4))
#define REG_JPEG_DEC_JPEG_TMP0                                  (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x340 * 4))
#define REG_JPEG_DEC_JPEG_DQT_TABLE0                            (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x380 * 4))
#define REG_JPEG_DEC_JPEG_DQT_TABLE1                            (*(volatile unsigned long*)(MDU_JPEG_DEC_BASE_ADDR + 0x3C0 * 4))

#define MDU_YUV_BUF_BASE_ADDR                                   0x48020000
#define REG_YUV_BUF_DEVICE_ID                                   (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x00 * 4))
#define REG_YUV_BUF_VERSION_ID                                  (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x01 * 4))
#define REG_YUV_BUF_CLK_CONTROL                                 (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x02 * 4))
#define SFT_YUV_BUF_CLK_CONTROL_CLK_GATE                        (1)
#define MAX_YUV_BUF_CLK_CONTROL_CLK_GATE                        (0x1)
#define MSK_YUV_BUF_CLK_CONTROL_CLK_GATE                        (0x1 << SFT_YUV_BUF_CLK_CONTROL_CLK_GATE)
#define SFT_YUV_BUF_CLK_CONTROL_SOFT_RESET                      (0)
#define MAX_YUV_BUF_CLK_CONTROL_SOFT_RESET                      (0x1)
#define MSK_YUV_BUF_CLK_CONTROL_SOFT_RESET                      (0x1 << SFT_YUV_BUF_CLK_CONTROL_SOFT_RESET)
#define REG_YUV_BUF_0x04                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x04 * 4))
#define SFT_YUV_BUF_0x04_SOI_HSYNC                              (19)
#define MAX_YUV_BUF_0x04_SOI_HSYNC                              (0x1)
#define MSK_YUV_BUF_0x04_SOI_HSYNC                              (0x1 << SFT_YUV_BUF_0x04_SOI_HSYNC)
#define SFT_YUV_BUF_0x04_BUS_DAT_BYTE_REVE                      (18)
#define MAX_YUV_BUF_0x04_BUS_DAT_BYTE_REVE                      (0x1)
#define MSK_YUV_BUF_0x04_BUS_DAT_BYTE_REVE                      (0x1 << SFT_YUV_BUF_0x04_BUS_DAT_BYTE_REVE)
#define SFT_YUV_BUF_0x04_SEN_MEM_ENA_HD                         (17)
#define MAX_YUV_BUF_0x04_SEN_MEM_ENA_HD                         (0x1)
#define MSK_YUV_BUF_0x04_SEN_MEM_ENA_HD                         (0x1 << SFT_YUV_BUF_0x04_SEN_MEM_ENA_HD)
#define SFT_YUV_BUF_0x04_SEN_MEM_CLR                            (16)
#define MAX_YUV_BUF_0x04_SEN_MEM_CLR                            (0x1)
#define MSK_YUV_BUF_0x04_SEN_MEM_CLR                            (0x1 << SFT_YUV_BUF_0x04_SEN_MEM_CLR)
#define SFT_YUV_BUF_0x04_MCLK_HD                                (15)
#define MAX_YUV_BUF_0x04_MCLK_HD                                (0x1)
#define MSK_YUV_BUF_0x04_MCLK_HD                                (0x1 << SFT_YUV_BUF_0x04_MCLK_HD)
#define SFT_YUV_BUF_0x04_BPS_CIS                                (13)
#define MAX_YUV_BUF_0x04_BPS_CIS                                (0x1)
#define MSK_YUV_BUF_0x04_BPS_CIS                                (0x1 << SFT_YUV_BUF_0x04_BPS_CIS)
#define SFT_YUV_BUF_0x04_H264_MODE                              (12)
#define MAX_YUV_BUF_0x04_H264_MODE                              (0x1)
#define MSK_YUV_BUF_0x04_H264_MODE                              (0x1 << SFT_YUV_BUF_0x04_H264_MODE)
#define SFT_YUV_BUF_0x04_MCLK_DIV                               (10)
#define MAX_YUV_BUF_0x04_MCLK_DIV                               (0x3)
#define MSK_YUV_BUF_0x04_MCLK_DIV                               (0x3 << SFT_YUV_BUF_0x04_MCLK_DIV)
#define SFT_YUV_BUF_0x04_SYNC_EDGE_DECT_ENA                     (9)
#define MAX_YUV_BUF_0x04_SYNC_EDGE_DECT_ENA                     (0x1)
#define MSK_YUV_BUF_0x04_SYNC_EDGE_DECT_ENA                     (0x1 << SFT_YUV_BUF_0x04_SYNC_EDGE_DECT_ENA)
#define SFT_YUV_BUF_0x04_PARTIAL_DISPLAY_ENA                    (8)
#define MAX_YUV_BUF_0x04_PARTIAL_DISPLAY_ENA                    (0x1)
#define MSK_YUV_BUF_0x04_PARTIAL_DISPLAY_ENA                    (0x1 << SFT_YUV_BUF_0x04_PARTIAL_DISPLAY_ENA)
#define SFT_YUV_BUF_0x04_VSYNC_REV                              (7)
#define MAX_YUV_BUF_0x04_VSYNC_REV                              (0x1)
#define MSK_YUV_BUF_0x04_VSYNC_REV                              (0x1 << SFT_YUV_BUF_0x04_VSYNC_REV)
#define SFT_YUV_BUF_0x04_HSYNC_REV                              (6)
#define MAX_YUV_BUF_0x04_HSYNC_REV                              (0x1)
#define MSK_YUV_BUF_0x04_HSYNC_REV                              (0x1 << SFT_YUV_BUF_0x04_HSYNC_REV)
#define SFT_YUV_BUF_0x04_VCK_EDGE                               (5)
#define MAX_YUV_BUF_0x04_VCK_EDGE                               (0x1)
#define MSK_YUV_BUF_0x04_VCK_EDGE                               (0x1 << SFT_YUV_BUF_0x04_VCK_EDGE)
#define SFT_YUV_BUF_0x04_YUV_FMT_SEL                            (2)
#define MAX_YUV_BUF_0x04_YUV_FMT_SEL                            (0x3)
#define MSK_YUV_BUF_0x04_YUV_FMT_SEL                            (0x3 << SFT_YUV_BUF_0x04_YUV_FMT_SEL)
#define SFT_YUV_BUF_0x04_JPEG_WORD_REVERSE                      (1)
#define MAX_YUV_BUF_0x04_JPEG_WORD_REVERSE                      (0x1)
#define MSK_YUV_BUF_0x04_JPEG_WORD_REVERSE                      (0x1 << SFT_YUV_BUF_0x04_JPEG_WORD_REVERSE)
#define SFT_YUV_BUF_0x04_YUV_MODE                               (0)
#define MAX_YUV_BUF_0x04_YUV_MODE                               (0x1)
#define MSK_YUV_BUF_0x04_YUV_MODE                               (0x1 << SFT_YUV_BUF_0x04_YUV_MODE)
#define REG_YUV_BUF_0x05                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x05 * 4))
#define SFT_YUV_BUF_0x05_FRAME_BLK                              (16)
#define MAX_YUV_BUF_0x05_FRAME_BLK                              (0xFFFF)
#define MSK_YUV_BUF_0x05_FRAME_BLK                              (0xFFFF << SFT_YUV_BUF_0x05_FRAME_BLK)
#define SFT_YUV_BUF_0x05_Y_PIXEL                                (8)
#define MAX_YUV_BUF_0x05_Y_PIXEL                                (0xFF)
#define MSK_YUV_BUF_0x05_Y_PIXEL                                (0xFF << SFT_YUV_BUF_0x05_Y_PIXEL)
#define SFT_YUV_BUF_0x05_X_PIXEL                                (0)
#define MAX_YUV_BUF_0x05_X_PIXEL                                (0xFF)
#define MSK_YUV_BUF_0x05_X_PIXEL                                (0xFF << SFT_YUV_BUF_0x05_X_PIXEL)
#define REG_YUV_BUF_0x06                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x06 * 4))
#define SFT_YUV_BUF_0x06_X_PARTIAL_OFFSET_R                     (16)
#define MAX_YUV_BUF_0x06_X_PARTIAL_OFFSET_R                     (0x7FF)
#define MSK_YUV_BUF_0x06_X_PARTIAL_OFFSET_R                     (0x7FF << SFT_YUV_BUF_0x06_X_PARTIAL_OFFSET_R)
#define SFT_YUV_BUF_0x06_X_PARTIAL_OFFSET_L                     (0)
#define MAX_YUV_BUF_0x06_X_PARTIAL_OFFSET_L                     (0xFFF)
#define MSK_YUV_BUF_0x06_X_PARTIAL_OFFSET_L                     (0xFFF << SFT_YUV_BUF_0x06_X_PARTIAL_OFFSET_L)
#define REG_YUV_BUF_0x07                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x07 * 4))
#define SFT_YUV_BUF_0x07_Y_PARTIAL_OFFSET_R                     (16)
#define MAX_YUV_BUF_0x07_Y_PARTIAL_OFFSET_R                     (0x7FF)
#define MSK_YUV_BUF_0x07_Y_PARTIAL_OFFSET_R                     (0x7FF << SFT_YUV_BUF_0x07_Y_PARTIAL_OFFSET_R)
#define SFT_YUV_BUF_0x07_Y_PARTIAL_OFFSET_L                     (0)
#define MAX_YUV_BUF_0x07_Y_PARTIAL_OFFSET_L                     (0x7FF)
#define MSK_YUV_BUF_0x07_Y_PARTIAL_OFFSET_L                     (0x7FF << SFT_YUV_BUF_0x07_Y_PARTIAL_OFFSET_L)
#define REG_YUV_BUF_0x08                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x08 * 4))
#define REG_YUV_BUF_0x09                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x09 * 4))
#define SFT_YUV_BUF_0x09_ENC_SLOW_INT_ENA                       (8)
#define MAX_YUV_BUF_0x09_ENC_SLOW_INT_ENA                       (0x1)
#define MSK_YUV_BUF_0x09_ENC_SLOW_INT_ENA                       (0x1 << SFT_YUV_BUF_0x09_ENC_SLOW_INT_ENA)
#define SFT_YUV_BUF_0x09_H264_ERR_INT_ENA                       (7)
#define MAX_YUV_BUF_0x09_H264_ERR_INT_ENA                       (0x1)
#define MSK_YUV_BUF_0x09_H264_ERR_INT_ENA                       (0x1 << SFT_YUV_BUF_0x09_H264_ERR_INT_ENA)
#define SFT_YUV_BUF_0x09_SEN_RESL_INT_ENA                       (6)
#define MAX_YUV_BUF_0x09_SEN_RESL_INT_ENA                       (0x1)
#define MSK_YUV_BUF_0x09_SEN_RESL_INT_ENA                       (0x1 << SFT_YUV_BUF_0x09_SEN_RESL_INT_ENA)
#define SFT_YUV_BUF_0x09_ENC_LINE_INT_ENA                       (5)
#define MAX_YUV_BUF_0x09_ENC_LINE_INT_ENA                       (0x1)
#define MSK_YUV_BUF_0x09_ENC_LINE_INT_ENA                       (0x1 << SFT_YUV_BUF_0x09_ENC_LINE_INT_ENA)
#define SFT_YUV_BUF_0x09_SEN_FULL_INT_ENA                       (4)
#define MAX_YUV_BUF_0x09_SEN_FULL_INT_ENA                       (0x1)
#define MSK_YUV_BUF_0x09_SEN_FULL_INT_ENA                       (0x1 << SFT_YUV_BUF_0x09_SEN_FULL_INT_ENA)
#define SFT_YUV_BUF_0x09_SM1_WR_INT_ENA                         (3)
#define MAX_YUV_BUF_0x09_SM1_WR_INT_ENA                         (0x1)
#define MSK_YUV_BUF_0x09_SM1_WR_INT_ENA                         (0x1 << SFT_YUV_BUF_0x09_SM1_WR_INT_ENA)
#define SFT_YUV_BUF_0x09_SM0_WR_INT_ENA                         (2)
#define MAX_YUV_BUF_0x09_SM0_WR_INT_ENA                         (0x1)
#define MSK_YUV_BUF_0x09_SM0_WR_INT_ENA                         (0x1 << SFT_YUV_BUF_0x09_SM0_WR_INT_ENA)
#define SFT_YUV_BUF_0x09_YUV_ARV_INT_ENA                        (1)
#define MAX_YUV_BUF_0x09_YUV_ARV_INT_ENA                        (0x1)
#define MSK_YUV_BUF_0x09_YUV_ARV_INT_ENA                        (0x1 << SFT_YUV_BUF_0x09_YUV_ARV_INT_ENA)
#define SFT_YUV_BUF_0x09_VSYNC_NEGE_INT_ENA                     (0)
#define MAX_YUV_BUF_0x09_VSYNC_NEGE_INT_ENA                     (0x1)
#define MSK_YUV_BUF_0x09_VSYNC_NEGE_INT_ENA                     (0x1 << SFT_YUV_BUF_0x09_VSYNC_NEGE_INT_ENA)
#define REG_YUV_BUF_0x0A                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x0A * 4))
#define SFT_YUV_BUF_0x0A_ENC_SLOW_INT                           (8)
#define MAX_YUV_BUF_0x0A_ENC_SLOW_INT                           (0x1)
#define MSK_YUV_BUF_0x0A_ENC_SLOW_INT                           (0x1 << SFT_YUV_BUF_0x0A_ENC_SLOW_INT)
#define SFT_YUV_BUF_0x0A_H264_ERR_INT                           (7)
#define MAX_YUV_BUF_0x0A_H264_ERR_INT                           (0x1)
#define MSK_YUV_BUF_0x0A_H264_ERR_INT                           (0x1 << SFT_YUV_BUF_0x0A_H264_ERR_INT)
#define SFT_YUV_BUF_0x0A_SEN_RESL_INT                           (6)
#define MAX_YUV_BUF_0x0A_SEN_RESL_INT                           (0x1)
#define MSK_YUV_BUF_0x0A_SEN_RESL_INT                           (0x1 << SFT_YUV_BUF_0x0A_SEN_RESL_INT)
#define SFT_YUV_BUF_0x0A_ENC_LINE_INT                           (5)
#define MAX_YUV_BUF_0x0A_ENC_LINE_INT                           (0x1)
#define MSK_YUV_BUF_0x0A_ENC_LINE_INT                           (0x1 << SFT_YUV_BUF_0x0A_ENC_LINE_INT)
#define SFT_YUV_BUF_0x0A_SEN_FULL_INT                           (4)
#define MAX_YUV_BUF_0x0A_SEN_FULL_INT                           (0x1)
#define MSK_YUV_BUF_0x0A_SEN_FULL_INT                           (0x1 << SFT_YUV_BUF_0x0A_SEN_FULL_INT)
#define SFT_YUV_BUF_0x0A_SM1_WR_INT                             (3)
#define MAX_YUV_BUF_0x0A_SM1_WR_INT                             (0x1)
#define MSK_YUV_BUF_0x0A_SM1_WR_INT                             (0x1 << SFT_YUV_BUF_0x0A_SM1_WR_INT)
#define SFT_YUV_BUF_0x0A_SM0_WR_INT                             (2)
#define MAX_YUV_BUF_0x0A_SM0_WR_INT                             (0x1)
#define MSK_YUV_BUF_0x0A_SM0_WR_INT                             (0x1 << SFT_YUV_BUF_0x0A_SM0_WR_INT)
#define SFT_YUV_BUF_0x0A_YUV_ARV_INT                            (1)
#define MAX_YUV_BUF_0x0A_YUV_ARV_INT                            (0x1)
#define MSK_YUV_BUF_0x0A_YUV_ARV_INT                            (0x1 << SFT_YUV_BUF_0x0A_YUV_ARV_INT)
#define SFT_YUV_BUF_0x0A_VSYNC_NEGE_INT                         (0)
#define MAX_YUV_BUF_0x0A_VSYNC_NEGE_INT                         (0x1)
#define MSK_YUV_BUF_0x0A_VSYNC_NEGE_INT                         (0x1 << SFT_YUV_BUF_0x0A_VSYNC_NEGE_INT)
#define REG_YUV_BUF_0x0F                                        (*(volatile unsigned long*)(MDU_YUV_BUF_BASE_ADDR + 0x0F * 4))
#define SFT_YUV_BUF_0x0F_RENC_START                             (0)
#define MAX_YUV_BUF_0x0F_RENC_START                             (0x1)
#define MSK_YUV_BUF_0x0F_RENC_START                             (0x1 << SFT_YUV_BUF_0x0F_RENC_START)

#define MDU_OTP_APB_BASE_ADDR                                   0x4b100000
#define REG_OTP_APB_0x00                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x00 * 4))
#define SFT_OTP_APB_0x00_SHFWEN                                 (0)
#define MAX_OTP_APB_0x00_SHFWEN                                 (0xF)
#define MSK_OTP_APB_0x00_SHFWEN                                 (0xF << SFT_OTP_APB_0x00_SHFWEN)
#define SFT_OTP_APB_0x00_SHFREN                                 (4)
#define MAX_OTP_APB_0x00_SHFREN                                 (0xF)
#define MSK_OTP_APB_0x00_SHFREN                                 (0xF << SFT_OTP_APB_0x00_SHFREN)
#define SFT_OTP_APB_0x00_PUFLCK                                 (8)
#define MAX_OTP_APB_0x00_PUFLCK                                 (0xF)
#define MSK_OTP_APB_0x00_PUFLCK                                 (0xF << SFT_OTP_APB_0x00_PUFLCK)
#define SFT_OTP_APB_0x00_TMLCK                                  (12)
#define MAX_OTP_APB_0x00_TMLCK                                  (0xF)
#define MSK_OTP_APB_0x00_TMLCK                                  (0xF << SFT_OTP_APB_0x00_TMLCK)
#define SFT_OTP_APB_0x00_ENROLL                                 (16)
#define MAX_OTP_APB_0x00_ENROLL                                 (0xF)
#define MSK_OTP_APB_0x00_ENROLL                                 (0xF << SFT_OTP_APB_0x00_ENROLL)
#define SFT_OTP_APB_0x00_OTPLCK                                 (20)
#define MAX_OTP_APB_0x00_OTPLCK                                 (0xF)
#define MSK_OTP_APB_0x00_OTPLCK                                 (0xF << SFT_OTP_APB_0x00_OTPLCK)
#define SFT_OTP_APB_0x00_PGMPRT                                 (28)
#define MAX_OTP_APB_0x00_PGMPRT                                 (0xF)
#define MSK_OTP_APB_0x00_PGMPRT                                 (0xF << SFT_OTP_APB_0x00_PGMPRT)
#define REG_OTP_APB_0x04                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x04 * 4))
#define SFT_OTP_APB_0x04_ROLCK_CDE_000                          (0)
#define MAX_OTP_APB_0x04_ROLCK_CDE_000                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_000                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_000)
#define SFT_OTP_APB_0x04_ROLCK_CDE_001                          (4)
#define MAX_OTP_APB_0x04_ROLCK_CDE_001                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_001                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_001)
#define SFT_OTP_APB_0x04_ROLCK_CDE_002                          (8)
#define MAX_OTP_APB_0x04_ROLCK_CDE_002                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_002                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_002)
#define SFT_OTP_APB_0x04_ROLCK_CDE_003                          (12)
#define MAX_OTP_APB_0x04_ROLCK_CDE_003                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_003                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_003)
#define SFT_OTP_APB_0x04_ROLCK_CDE_004                          (16)
#define MAX_OTP_APB_0x04_ROLCK_CDE_004                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_004                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_004)
#define SFT_OTP_APB_0x04_ROLCK_CDE_005                          (20)
#define MAX_OTP_APB_0x04_ROLCK_CDE_005                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_005                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_005)
#define SFT_OTP_APB_0x04_ROLCK_CDE_006                          (24)
#define MAX_OTP_APB_0x04_ROLCK_CDE_006                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_006                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_006)
#define SFT_OTP_APB_0x04_ROLCK_CDE_007                          (28)
#define MAX_OTP_APB_0x04_ROLCK_CDE_007                          (0xF)
#define MSK_OTP_APB_0x04_ROLCK_CDE_007                          (0xF << SFT_OTP_APB_0x04_ROLCK_CDE_007)
#define REG_OTP_APB_0x05                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x05 * 4))
#define SFT_OTP_APB_0x05_ROLCK_CDE_008                          (0)
#define MAX_OTP_APB_0x05_ROLCK_CDE_008                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_008                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_008)
#define SFT_OTP_APB_0x05_ROLCK_CDE_009                          (4)
#define MAX_OTP_APB_0x05_ROLCK_CDE_009                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_009                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_009)
#define SFT_OTP_APB_0x05_ROLCK_CDE_010                          (8)
#define MAX_OTP_APB_0x05_ROLCK_CDE_010                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_010                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_010)
#define SFT_OTP_APB_0x05_ROLCK_CDE_011                          (12)
#define MAX_OTP_APB_0x05_ROLCK_CDE_011                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_011                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_011)
#define SFT_OTP_APB_0x05_ROLCK_CDE_012                          (16)
#define MAX_OTP_APB_0x05_ROLCK_CDE_012                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_012                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_012)
#define SFT_OTP_APB_0x05_ROLCK_CDE_013                          (20)
#define MAX_OTP_APB_0x05_ROLCK_CDE_013                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_013                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_013)
#define SFT_OTP_APB_0x05_ROLCK_CDE_014                          (24)
#define MAX_OTP_APB_0x05_ROLCK_CDE_014                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_014                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_014)
#define SFT_OTP_APB_0x05_ROLCK_CDE_015                          (28)
#define MAX_OTP_APB_0x05_ROLCK_CDE_015                          (0xF)
#define MSK_OTP_APB_0x05_ROLCK_CDE_015                          (0xF << SFT_OTP_APB_0x05_ROLCK_CDE_015)
#define REG_OTP_APB_0x06                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x06 * 4))
#define SFT_OTP_APB_0x06_ROLCK_CDE_016                          (0)
#define MAX_OTP_APB_0x06_ROLCK_CDE_016                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_016                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_016)
#define SFT_OTP_APB_0x06_ROLCK_CDE_017                          (4)
#define MAX_OTP_APB_0x06_ROLCK_CDE_017                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_017                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_017)
#define SFT_OTP_APB_0x06_ROLCK_CDE_018                          (8)
#define MAX_OTP_APB_0x06_ROLCK_CDE_018                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_018                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_018)
#define SFT_OTP_APB_0x06_ROLCK_CDE_019                          (12)
#define MAX_OTP_APB_0x06_ROLCK_CDE_019                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_019                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_019)
#define SFT_OTP_APB_0x06_ROLCK_CDE_020                          (16)
#define MAX_OTP_APB_0x06_ROLCK_CDE_020                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_020                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_020)
#define SFT_OTP_APB_0x06_ROLCK_CDE_021                          (20)
#define MAX_OTP_APB_0x06_ROLCK_CDE_021                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_021                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_021)
#define SFT_OTP_APB_0x06_ROLCK_CDE_022                          (24)
#define MAX_OTP_APB_0x06_ROLCK_CDE_022                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_022                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_022)
#define SFT_OTP_APB_0x06_ROLCK_CDE_023                          (28)
#define MAX_OTP_APB_0x06_ROLCK_CDE_023                          (0xF)
#define MSK_OTP_APB_0x06_ROLCK_CDE_023                          (0xF << SFT_OTP_APB_0x06_ROLCK_CDE_023)
#define REG_OTP_APB_0x08                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x08 * 4))
#define SFT_OTP_APB_0x08_SECR_CTL_OTP_0                         (0)
#define MAX_OTP_APB_0x08_SECR_CTL_OTP_0                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_OTP_0                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_OTP_0)
#define SFT_OTP_APB_0x08_SECR_CTL_OTP_1                         (3)
#define MAX_OTP_APB_0x08_SECR_CTL_OTP_1                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_OTP_1                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_OTP_1)
#define SFT_OTP_APB_0x08_SECR_CTL_OTP_2                         (6)
#define MAX_OTP_APB_0x08_SECR_CTL_OTP_2                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_OTP_2                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_OTP_2)
#define SFT_OTP_APB_0x08_SECR_CTL_OTP_3                         (9)
#define MAX_OTP_APB_0x08_SECR_CTL_OTP_3                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_OTP_3                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_OTP_3)
#define SFT_OTP_APB_0x08_SECR_CTL_PUF_0                         (12)
#define MAX_OTP_APB_0x08_SECR_CTL_PUF_0                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_PUF_0                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_PUF_0)
#define SFT_OTP_APB_0x08_SECR_CTL_PUF_1                         (15)
#define MAX_OTP_APB_0x08_SECR_CTL_PUF_1                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_PUF_1                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_PUF_1)
#define SFT_OTP_APB_0x08_SECR_CTL_PUF_2                         (18)
#define MAX_OTP_APB_0x08_SECR_CTL_PUF_2                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_PUF_2                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_PUF_2)
#define SFT_OTP_APB_0x08_SECR_CTL_PUF_3                         (21)
#define MAX_OTP_APB_0x08_SECR_CTL_PUF_3                         (0x7)
#define MSK_OTP_APB_0x08_SECR_CTL_PUF_3                         (0x7 << SFT_OTP_APB_0x08_SECR_CTL_PUF_3)
#define SFT_OTP_APB_0x08_SECR_ZEROIZE                           (24)
#define MAX_OTP_APB_0x08_SECR_ZEROIZE                           (0x7)
#define MSK_OTP_APB_0x08_SECR_ZEROIZE                           (0x7 << SFT_OTP_APB_0x08_SECR_ZEROIZE)
#define SFT_OTP_APB_0x08_SECR_PROT_EN                           (28)
#define MAX_OTP_APB_0x08_SECR_PROT_EN                           (0xF)
#define MSK_OTP_APB_0x08_SECR_PROT_EN                           (0xF << SFT_OTP_APB_0x08_SECR_PROT_EN)
#define REG_OTP_APB_0x0C                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x0C * 4))
#define REG_OTP_APB_0x0E                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x0E * 4))
#define REG_OTP_APB_0x0F                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x0F * 4))
#define REG_OTP_APB_0x1C                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x1C * 4))
#define SFT_OTP_APB_0x1C_PUF_LCKWD_000                          (0)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_000                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_000                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_000)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_001                          (4)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_001                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_001                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_001)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_002                          (8)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_002                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_002                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_002)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_003                          (12)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_003                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_003                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_003)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_004                          (16)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_004                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_004                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_004)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_005                          (20)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_005                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_005                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_005)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_006                          (24)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_006                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_006                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_006)
#define SFT_OTP_APB_0x1C_PUF_LCKWD_007                          (28)
#define MAX_OTP_APB_0x1C_PUF_LCKWD_007                          (0xF)
#define MSK_OTP_APB_0x1C_PUF_LCKWD_007                          (0xF << SFT_OTP_APB_0x1C_PUF_LCKWD_007)
#define REG_OTP_APB_0x1D                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x1D * 4))
#define SFT_OTP_APB_0x1D_PUF_LCKWD_008                          (0)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_008                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_008                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_008)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_009                          (4)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_009                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_009                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_009)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_010                          (8)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_010                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_010                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_010)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_011                          (12)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_011                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_011                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_011)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_012                          (16)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_012                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_012                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_012)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_013                          (20)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_013                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_013                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_013)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_014                          (24)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_014                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_014                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_014)
#define SFT_OTP_APB_0x1D_PUF_LCKWD_015                          (28)
#define MAX_OTP_APB_0x1D_PUF_LCKWD_015                          (0xF)
#define MSK_OTP_APB_0x1D_PUF_LCKWD_015                          (0xF << SFT_OTP_APB_0x1D_PUF_LCKWD_015)
#define REG_OTP_APB_0x1E                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x1E * 4))
#define SFT_OTP_APB_0x1E_PUF_LCKWD_016                          (0)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_016                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_016                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_016)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_017                          (4)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_017                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_017                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_017)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_018                          (8)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_018                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_018                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_018)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_019                          (12)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_019                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_019                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_019)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_020                          (16)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_020                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_020                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_020)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_021                          (20)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_021                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_021                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_021)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_022                          (24)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_022                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_022                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_022)
#define SFT_OTP_APB_0x1E_PUF_LCKWD_023                          (28)
#define MAX_OTP_APB_0x1E_PUF_LCKWD_023                          (0xF)
#define MSK_OTP_APB_0x1E_PUF_LCKWD_023                          (0xF << SFT_OTP_APB_0x1E_PUF_LCKWD_023)
#define REG_OTP_APB_0x1F                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x1F * 4))
#define SFT_OTP_APB_0x1F_PUF_LCKWD_024                          (0)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_024                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_024                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_024)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_025                          (4)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_025                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_025                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_025)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_026                          (8)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_026                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_026                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_026)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_027                          (12)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_027                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_027                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_027)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_028                          (16)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_028                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_028                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_028)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_029                          (20)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_029                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_029                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_029)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_030                          (24)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_030                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_030                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_030)
#define SFT_OTP_APB_0x1F_PUF_LCKWD_031                          (28)
#define MAX_OTP_APB_0x1F_PUF_LCKWD_031                          (0xF)
#define MSK_OTP_APB_0x1F_PUF_LCKWD_031                          (0xF << SFT_OTP_APB_0x1F_PUF_LCKWD_031)
#define REG_OTP_APB_0x20                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x20 * 4))
#define SFT_OTP_APB_0x20_PUF_LCKWD_000                          (0)
#define MAX_OTP_APB_0x20_PUF_LCKWD_000                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_000                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_000)
#define SFT_OTP_APB_0x20_PUF_LCKWD_001                          (4)
#define MAX_OTP_APB_0x20_PUF_LCKWD_001                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_001                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_001)
#define SFT_OTP_APB_0x20_PUF_LCKWD_002                          (8)
#define MAX_OTP_APB_0x20_PUF_LCKWD_002                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_002                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_002)
#define SFT_OTP_APB_0x20_PUF_LCKWD_003                          (12)
#define MAX_OTP_APB_0x20_PUF_LCKWD_003                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_003                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_003)
#define SFT_OTP_APB_0x20_PUF_LCKWD_004                          (16)
#define MAX_OTP_APB_0x20_PUF_LCKWD_004                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_004                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_004)
#define SFT_OTP_APB_0x20_PUF_LCKWD_005                          (20)
#define MAX_OTP_APB_0x20_PUF_LCKWD_005                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_005                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_005)
#define SFT_OTP_APB_0x20_PUF_LCKWD_006                          (24)
#define MAX_OTP_APB_0x20_PUF_LCKWD_006                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_006                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_006)
#define SFT_OTP_APB_0x20_PUF_LCKWD_007                          (28)
#define MAX_OTP_APB_0x20_PUF_LCKWD_007                          (0xF)
#define MSK_OTP_APB_0x20_PUF_LCKWD_007                          (0xF << SFT_OTP_APB_0x20_PUF_LCKWD_007)
#define REG_OTP_APB_0x21                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x21 * 4))
#define SFT_OTP_APB_0x21_PUF_LCKWD_008                          (0)
#define MAX_OTP_APB_0x21_PUF_LCKWD_008                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_008                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_008)
#define SFT_OTP_APB_0x21_PUF_LCKWD_009                          (4)
#define MAX_OTP_APB_0x21_PUF_LCKWD_009                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_009                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_009)
#define SFT_OTP_APB_0x21_PUF_LCKWD_010                          (8)
#define MAX_OTP_APB_0x21_PUF_LCKWD_010                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_010                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_010)
#define SFT_OTP_APB_0x21_PUF_LCKWD_011                          (12)
#define MAX_OTP_APB_0x21_PUF_LCKWD_011                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_011                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_011)
#define SFT_OTP_APB_0x21_PUF_LCKWD_012                          (16)
#define MAX_OTP_APB_0x21_PUF_LCKWD_012                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_012                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_012)
#define SFT_OTP_APB_0x21_PUF_LCKWD_013                          (20)
#define MAX_OTP_APB_0x21_PUF_LCKWD_013                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_013                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_013)
#define SFT_OTP_APB_0x21_PUF_LCKWD_014                          (24)
#define MAX_OTP_APB_0x21_PUF_LCKWD_014                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_014                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_014)
#define SFT_OTP_APB_0x21_PUF_LCKWD_015                          (28)
#define MAX_OTP_APB_0x21_PUF_LCKWD_015                          (0xF)
#define MSK_OTP_APB_0x21_PUF_LCKWD_015                          (0xF << SFT_OTP_APB_0x21_PUF_LCKWD_015)
#define REG_OTP_APB_0x3E                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x3E * 4))
#define SFT_OTP_APB_0x3E_PUF_LCKWD_240                          (0)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_240                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_240                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_240)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_241                          (4)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_241                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_241                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_241)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_242                          (8)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_242                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_242                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_242)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_243                          (12)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_243                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_243                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_243)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_244                          (16)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_244                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_244                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_244)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_245                          (20)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_245                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_245                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_245)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_246                          (24)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_246                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_246                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_246)
#define SFT_OTP_APB_0x3E_PUF_LCKWD_247                          (28)
#define MAX_OTP_APB_0x3E_PUF_LCKWD_247                          (0xF)
#define MSK_OTP_APB_0x3E_PUF_LCKWD_247                          (0xF << SFT_OTP_APB_0x3E_PUF_LCKWD_247)
#define REG_OTP_APB_0x3F                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x3F * 4))
#define SFT_OTP_APB_0x3F_PUF_LCKWD_248                          (0)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_248                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_248                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_248)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_249                          (4)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_249                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_249                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_249)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_250                          (8)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_250                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_250                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_250)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_251                          (12)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_251                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_251                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_251)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_252                          (16)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_252                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_252                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_252)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_253                          (20)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_253                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_253                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_253)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_254                          (24)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_254                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_254                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_254)
#define SFT_OTP_APB_0x3F_PUF_LCKWD_255                          (28)
#define MAX_OTP_APB_0x3F_PUF_LCKWD_255                          (0xF)
#define MSK_OTP_APB_0x3F_PUF_LCKWD_255                          (0xF << SFT_OTP_APB_0x3F_PUF_LCKWD_255)
#define REG_OTP_APB_0x80                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x80 * 4))
#define REG_OTP_APB_0x81                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x81 * 4))
#define REG_OTP_APB_0x82                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x82 * 4))
#define REG_OTP_APB_0x83                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x83 * 4))
#define REG_OTP_APB_0x84                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x84 * 4))
#define REG_OTP_APB_0x85                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x85 * 4))
#define REG_OTP_APB_0x86                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x86 * 4))
#define REG_OTP_APB_0x87                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x87 * 4))
#define REG_OTP_APB_0x88                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x88 * 4))
#define REG_OTP_APB_0x89                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x89 * 4))
#define REG_OTP_APB_0x8A                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8A * 4))
#define REG_OTP_APB_0x8B                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8B * 4))
#define REG_OTP_APB_0x8C                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8C * 4))
#define REG_OTP_APB_0x8D                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8D * 4))
#define REG_OTP_APB_0x8E                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8E * 4))
#define REG_OTP_APB_0x8F                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x8F * 4))
#define REG_OTP_APB_0x90                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x90 * 4))
#define REG_OTP_APB_0x91                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x91 * 4))
#define REG_OTP_APB_0x92                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x92 * 4))
#define REG_OTP_APB_0x93                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x93 * 4))
#define REG_OTP_APB_0x94                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x94 * 4))
#define REG_OTP_APB_0x95                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x95 * 4))
#define REG_OTP_APB_0x96                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x96 * 4))
#define REG_OTP_APB_0x97                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x97 * 4))
#define REG_OTP_APB_0x98                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x98 * 4))
#define REG_OTP_APB_0x99                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x99 * 4))
#define REG_OTP_APB_0x9A                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9A * 4))
#define REG_OTP_APB_0x9B                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9B * 4))
#define REG_OTP_APB_0x9C                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9C * 4))
#define REG_OTP_APB_0x9D                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9D * 4))
#define REG_OTP_APB_0x9E                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9E * 4))
#define REG_OTP_APB_0x9F                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x9F * 4))
#define REG_OTP_APB_0xA8                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xA8 * 4))
#define REG_OTP_APB_0xAC                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xAC * 4))
#define SFT_OTP_APB_0xAC_INTRPT_ST                              (0)
#define MAX_OTP_APB_0xAC_INTRPT_ST                              (0x3FF)
#define MSK_OTP_APB_0xAC_INTRPT_ST                              (0x3FF << SFT_OTP_APB_0xAC_INTRPT_ST)
#define SFT_OTP_APB_0xAC_INTRPT_EN                              (16)
#define MAX_OTP_APB_0xAC_INTRPT_EN                              (0x3FF)
#define MSK_OTP_APB_0xAC_INTRPT_EN                              (0x3FF << SFT_OTP_APB_0xAC_INTRPT_EN)
#define REG_OTP_APB_0xA0                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xA0 * 4))
#define REG_OTP_APB_0xA1                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xA1 * 4))
#define SFT_OTP_APB_0xA1_CDE_PSMSK_1                            (0)
#define MAX_OTP_APB_0xA1_CDE_PSMSK_1                            (0xFFFF)
#define MSK_OTP_APB_0xA1_CDE_PSMSK_1                            (0xFFFF << SFT_OTP_APB_0xA1_CDE_PSMSK_1)
#define REG_OTP_APB_0xAD                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xAD * 4))
#define REG_OTP_APB_0xAE                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xAE * 4))
#define REG_OTP_APB_0xAF                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xAF * 4))
#define SFT_OTP_APB_0xAF_PUF_PSMSK                              (0)
#define MAX_OTP_APB_0xAF_PUF_PSMSK                              (0xFF)
#define MSK_OTP_APB_0xAF_PUF_PSMSK                              (0xFF << SFT_OTP_APB_0xAF_PUF_PSMSK)
#define SFT_OTP_APB_0xAF_LCK_PSMSK                              (24)
#define MAX_OTP_APB_0xAF_LCK_PSMSK                              (0xFF)
#define MSK_OTP_APB_0xAF_LCK_PSMSK                              (0xFF << SFT_OTP_APB_0xAF_LCK_PSMSK)
#define REG_OTP_APB_0xB0                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB0 * 4))
#define REG_OTP_APB_0xB1                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB1 * 4))
#define SFT_OTP_APB_0xB1_BUSY                                   (0)
#define MAX_OTP_APB_0xB1_BUSY                                   (0x1)
#define MSK_OTP_APB_0xB1_BUSY                                   (0x1 << SFT_OTP_APB_0xB1_BUSY)
#define SFT_OTP_APB_0xB1_ERROR                                  (1)
#define MAX_OTP_APB_0xB1_ERROR                                  (0x1)
#define MSK_OTP_APB_0xB1_ERROR                                  (0x1 << SFT_OTP_APB_0xB1_ERROR)
#define SFT_OTP_APB_0xB1_WARNING                                (2)
#define MAX_OTP_APB_0xB1_WARNING                                (0x1)
#define MSK_OTP_APB_0xB1_WARNING                                (0x1 << SFT_OTP_APB_0xB1_WARNING)
#define SFT_OTP_APB_0xB1_WRONG                                  (3)
#define MAX_OTP_APB_0xB1_WRONG                                  (0x1)
#define MSK_OTP_APB_0xB1_WRONG                                  (0x1 << SFT_OTP_APB_0xB1_WRONG)
#define SFT_OTP_APB_0xB1_FORBID                                 (4)
#define MAX_OTP_APB_0xB1_FORBID                                 (0x1)
#define MSK_OTP_APB_0xB1_FORBID                                 (0x1 << SFT_OTP_APB_0xB1_FORBID)
#define SFT_OTP_APB_0xB1_FAILCNT                                (8)
#define MAX_OTP_APB_0xB1_FAILCNT                                (0xF)
#define MSK_OTP_APB_0xB1_FAILCNT                                (0xF << SFT_OTP_APB_0xB1_FAILCNT)
#define REG_OTP_APB_0xB2                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB2 * 4))
#define SFT_OTP_APB_0xB2_PDSTB                                  (0)
#define MAX_OTP_APB_0xB2_PDSTB                                  (0x1)
#define MSK_OTP_APB_0xB2_PDSTB                                  (0x1 << SFT_OTP_APB_0xB2_PDSTB)
#define SFT_OTP_APB_0xB2_CLKOSC_EN                              (1)
#define MAX_OTP_APB_0xB2_CLKOSC_EN                              (0x1)
#define MSK_OTP_APB_0xB2_CLKOSC_EN                              (0x1 << SFT_OTP_APB_0xB2_CLKOSC_EN)
#define SFT_OTP_APB_0xB2_RD_MODE                                (4)
#define MAX_OTP_APB_0xB2_RD_MODE                                (0x3)
#define MSK_OTP_APB_0xB2_RD_MODE                                (0x3 << SFT_OTP_APB_0xB2_RD_MODE)
#define SFT_OTP_APB_0xB2_RD_TO_SEL                              (6)
#define MAX_OTP_APB_0xB2_RD_TO_SEL                              (0x3)
#define MSK_OTP_APB_0xB2_RD_TO_SEL                              (0x3 << SFT_OTP_APB_0xB2_RD_TO_SEL)
#define SFT_OTP_APB_0xB2_FRE_CONT                               (8)
#define MAX_OTP_APB_0xB2_FRE_CONT                               (0x1)
#define MSK_OTP_APB_0xB2_FRE_CONT                               (0x1 << SFT_OTP_APB_0xB2_FRE_CONT)
#define SFT_OTP_APB_0xB2_HT_RD                                  (11)
#define MAX_OTP_APB_0xB2_HT_RD                                  (0x1)
#define MSK_OTP_APB_0xB2_HT_RD                                  (0x1 << SFT_OTP_APB_0xB2_HT_RD)
#define SFT_OTP_APB_0xB2_PTC_PAGE                               (24)
#define MAX_OTP_APB_0xB2_PTC_PAGE                               (0xFF)
#define MSK_OTP_APB_0xB2_PTC_PAGE                               (0xFF << SFT_OTP_APB_0xB2_PTC_PAGE)
#define REG_OTP_APB_0xB4                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB4 * 4))
#define REG_OTP_APB_0xB5                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB5 * 4))
#define REG_OTP_APB_0xB8                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB8 * 4))
#define REG_OTP_APB_0xB9                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xB9 * 4))
#define REG_OTP_APB_0xBA                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xBA * 4))
#define REG_OTP_APB_0xBB                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xBB * 4))
#define REG_OTP_APB_0xBC                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xBC * 4))
#define REG_OTP_APB_0xC0                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xC0 * 4))
#define REG_OTP_APB_0xC1                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xC1 * 4))
#define REG_OTP_APB_0xDF                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xDF * 4))
#define REG_OTP_APB_0xE0                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xE0 * 4))
#define REG_OTP_APB_0xE1                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xE1 * 4))
#define REG_OTP_APB_0xFF                                        (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0xFF * 4))
#define REG_OTP_APB_0x100                                       (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x100 * 4))
#define REG_OTP_APB_0x101                                       (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x101 * 4))
#define REG_OTP_APB_0x1FF                                       (*(volatile unsigned long*)(MDU_OTP_APB_BASE_ADDR + 0x1FF * 4))

#define MDU_OTP_AHB_BASE_ADDR                                   0x4b010000
#define REG_OTP_AHB_0x00                                        (*(volatile unsigned long*)(MDU_OTP_AHB_BASE_ADDR + 0x00 * 4))
#define REG_OTP_AHB_0x2FF                                       (*(volatile unsigned long*)(MDU_OTP_AHB_BASE_ADDR + 0x2FF * 4))

#define MDU_PRRO_BASE_ADDR                                      0x41040000
#define REG_PRRO_DEVICEID                                       (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x00 * 4))
#define REG_PRRO_VERSIONID                                      (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x01 * 4))
#define REG_PRRO_GBLCONTROL                                     (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x02 * 4))
#define SFT_PRRO_GBLCONTROL_CLKG_BPS                            (1)
#define MAX_PRRO_GBLCONTROL_CLKG_BPS                            (0x1)
#define MSK_PRRO_GBLCONTROL_CLKG_BPS                            (0x1 << SFT_PRRO_GBLCONTROL_CLKG_BPS)
#define SFT_PRRO_GBLCONTROL_SOFT_RESET                          (0)
#define MAX_PRRO_GBLCONTROL_SOFT_RESET                          (0x1)
#define MSK_PRRO_GBLCONTROL_SOFT_RESET                          (0x1 << SFT_PRRO_GBLCONTROL_SOFT_RESET)
#define REG_PRRO_GBLSTATUS                                      (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x03 * 4))
#define REG_PRRO_DMA1_AHB_AP                                    (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x04 * 4))
#define SFT_PRRO_DMA1_AHB_AP_DMA1_AHB_AP                        (23)
#define MAX_PRRO_DMA1_AHB_AP_DMA1_AHB_AP                        (0x1)
#define MSK_PRRO_DMA1_AHB_AP_DMA1_AHB_AP                        (0x1 << SFT_PRRO_DMA1_AHB_AP_DMA1_AHB_AP)
#define SFT_PRRO_DMA1_AHB_AP_MBOX1_AHB_AP                       (22)
#define MAX_PRRO_DMA1_AHB_AP_MBOX1_AHB_AP                       (0x1)
#define MSK_PRRO_DMA1_AHB_AP_MBOX1_AHB_AP                       (0x1 << SFT_PRRO_DMA1_AHB_AP_MBOX1_AHB_AP)
#define SFT_PRRO_DMA1_AHB_AP_MBOX0_AHB_AP                       (21)
#define MAX_PRRO_DMA1_AHB_AP_MBOX0_AHB_AP                       (0x1)
#define MSK_PRRO_DMA1_AHB_AP_MBOX0_AHB_AP                       (0x1 << SFT_PRRO_DMA1_AHB_AP_MBOX0_AHB_AP)
#define SFT_PRRO_DMA1_AHB_AP_BTDM_AHB_AP                        (20)
#define MAX_PRRO_DMA1_AHB_AP_BTDM_AHB_AP                        (0x1)
#define MSK_PRRO_DMA1_AHB_AP_BTDM_AHB_AP                        (0x1 << SFT_PRRO_DMA1_AHB_AP_BTDM_AHB_AP)
#define SFT_PRRO_DMA1_AHB_AP_WIFI_AHB_AP                        (18)
#define MAX_PRRO_DMA1_AHB_AP_WIFI_AHB_AP                        (0x3)
#define MSK_PRRO_DMA1_AHB_AP_WIFI_AHB_AP                        (0x3 << SFT_PRRO_DMA1_AHB_AP_WIFI_AHB_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_ROTT_AP                   (17)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_ROTT_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_ROTT_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_ROTT_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_DMAD_AP                   (16)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_DMAD_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_DMAD_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_DMAD_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_DISP_AP                   (15)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_DISP_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_DISP_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_DISP_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGD_AP                   (14)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGD_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGD_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGD_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_YUV_AP                    (13)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_YUV_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_YUV_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_YUV_AP)
#define SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGE_AP                   (12)
#define MAX_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGE_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGE_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_VIDP_AHB_JPGE_AP)
#define SFT_PRRO_DMA1_AHB_AP_AUDP_AHB_SBC_AP                    (11)
#define MAX_PRRO_DMA1_AHB_AP_AUDP_AHB_SBC_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AUDP_AHB_SBC_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AUDP_AHB_SBC_AP)
#define SFT_PRRO_DMA1_AHB_AP_AUDP_AHB_FFT_AP                    (10)
#define MAX_PRRO_DMA1_AHB_AP_AUDP_AHB_FFT_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AUDP_AHB_FFT_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AUDP_AHB_FFT_AP)
#define SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_PSRAM_AP                  (9)
#define MAX_PRRO_DMA1_AHB_AP_AHBP_AHB_PSRAM_AP                  (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AHBP_AHB_PSRAM_AP                  (0x1 << SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_PSRAM_AP)
#define SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI1_AP                  (8)
#define MAX_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI1_AP                  (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI1_AP                  (0x1 << SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI1_AP)
#define SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI0_AP                  (7)
#define MAX_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI0_AP                  (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI0_AP                  (0x1 << SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_QSPI0_AP)
#define SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_CAN_AP                    (6)
#define MAX_PRRO_DMA1_AHB_AP_AHBP_AHB_CAN_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AHBP_AHB_CAN_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_CAN_AP)
#define SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_USB_AP                    (5)
#define MAX_PRRO_DMA1_AHB_AP_AHBP_AHB_USB_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AHBP_AHB_USB_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AHBP_AHB_USB_AP)
#define SFT_PRRO_DMA1_AHB_AP_BAKP_AHB_LA_AP                     (4)
#define MAX_PRRO_DMA1_AHB_AP_BAKP_AHB_LA_AP                     (0x1)
#define MSK_PRRO_DMA1_AHB_AP_BAKP_AHB_LA_AP                     (0x1 << SFT_PRRO_DMA1_AHB_AP_BAKP_AHB_LA_AP)
#define SFT_PRRO_DMA1_AHB_AP_BAKP_AHB_GDMA_AP                   (3)
#define MAX_PRRO_DMA1_AHB_AP_BAKP_AHB_GDMA_AP                   (0x1)
#define MSK_PRRO_DMA1_AHB_AP_BAKP_AHB_GDMA_AP                   (0x1 << SFT_PRRO_DMA1_AHB_AP_BAKP_AHB_GDMA_AP)
#define SFT_PRRO_DMA1_AHB_AP_AONP_AHB_FLASH_AP                  (2)
#define MAX_PRRO_DMA1_AHB_AP_AONP_AHB_FLASH_AP                  (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AONP_AHB_FLASH_AP                  (0x1 << SFT_PRRO_DMA1_AHB_AP_AONP_AHB_FLASH_AP)
#define SFT_PRRO_DMA1_AHB_AP_AONP_AHB_SYS_AP                    (1)
#define MAX_PRRO_DMA1_AHB_AP_AONP_AHB_SYS_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AONP_AHB_SYS_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AONP_AHB_SYS_AP)
#define SFT_PRRO_DMA1_AHB_AP_AONP_AHB_AON_AP                    (0)
#define MAX_PRRO_DMA1_AHB_AP_AONP_AHB_AON_AP                    (0x1)
#define MSK_PRRO_DMA1_AHB_AP_AONP_AHB_AON_AP                    (0x1 << SFT_PRRO_DMA1_AHB_AP_AONP_AHB_AON_AP)
#define REG_PRRO_DMA1_AHB_NSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x05 * 4))
#define SFT_PRRO_DMA1_AHB_NSEC_DMA1_AHB_NSEC                    (23)
#define MAX_PRRO_DMA1_AHB_NSEC_DMA1_AHB_NSEC                    (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_DMA1_AHB_NSEC                    (0x1 << SFT_PRRO_DMA1_AHB_NSEC_DMA1_AHB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_MBOX1_AHB_NSEC                   (22)
#define MAX_PRRO_DMA1_AHB_NSEC_MBOX1_AHB_NSEC                   (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_MBOX1_AHB_NSEC                   (0x1 << SFT_PRRO_DMA1_AHB_NSEC_MBOX1_AHB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_MBOX0_AHB_NSEC                   (21)
#define MAX_PRRO_DMA1_AHB_NSEC_MBOX0_AHB_NSEC                   (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_MBOX0_AHB_NSEC                   (0x1 << SFT_PRRO_DMA1_AHB_NSEC_MBOX0_AHB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_BTDM_AHB_NSEC                    (20)
#define MAX_PRRO_DMA1_AHB_NSEC_BTDM_AHB_NSEC                    (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_BTDM_AHB_NSEC                    (0x1 << SFT_PRRO_DMA1_AHB_NSEC_BTDM_AHB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_WIFI_AHB_NSEC                    (18)
#define MAX_PRRO_DMA1_AHB_NSEC_WIFI_AHB_NSEC                    (0x3)
#define MSK_PRRO_DMA1_AHB_NSEC_WIFI_AHB_NSEC                    (0x3 << SFT_PRRO_DMA1_AHB_NSEC_WIFI_AHB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_ROTT_NSEC               (17)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_ROTT_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_ROTT_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_ROTT_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DMAD_NSEC               (16)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DMAD_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DMAD_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DMAD_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DISP_NSEC               (15)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DISP_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DISP_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_DISP_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGD_NSEC               (14)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGD_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGD_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGD_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_YUV_NSEC                (13)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_YUV_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_YUV_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_YUV_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGE_NSEC               (12)
#define MAX_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGE_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGE_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_VIDP_AHB_JPGE_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AUDP_AHB_SBC_NSEC                (11)
#define MAX_PRRO_DMA1_AHB_NSEC_AUDP_AHB_SBC_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AUDP_AHB_SBC_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AUDP_AHB_SBC_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AUDP_AHB_FFT_NSEC                (10)
#define MAX_PRRO_DMA1_AHB_NSEC_AUDP_AHB_FFT_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AUDP_AHB_FFT_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AUDP_AHB_FFT_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_PSRAM_NSEC              (9)
#define MAX_PRRO_DMA1_AHB_NSEC_AHBP_AHB_PSRAM_NSEC              (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AHBP_AHB_PSRAM_NSEC              (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_PSRAM_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI1_NSEC              (8)
#define MAX_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI1_NSEC              (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI1_NSEC              (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI1_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI0_NSEC              (7)
#define MAX_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI0_NSEC              (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI0_NSEC              (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_QSPI0_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_CAN_NSEC                (6)
#define MAX_PRRO_DMA1_AHB_NSEC_AHBP_AHB_CAN_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AHBP_AHB_CAN_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_CAN_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_USB_NSEC                (5)
#define MAX_PRRO_DMA1_AHB_NSEC_AHBP_AHB_USB_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AHBP_AHB_USB_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AHBP_AHB_USB_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_BAKP_AHB_LA_NSEC                 (4)
#define MAX_PRRO_DMA1_AHB_NSEC_BAKP_AHB_LA_NSEC                 (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_BAKP_AHB_LA_NSEC                 (0x1 << SFT_PRRO_DMA1_AHB_NSEC_BAKP_AHB_LA_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_BAKP_AHB_GDMA_NSEC               (3)
#define MAX_PRRO_DMA1_AHB_NSEC_BAKP_AHB_GDMA_NSEC               (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_BAKP_AHB_GDMA_NSEC               (0x1 << SFT_PRRO_DMA1_AHB_NSEC_BAKP_AHB_GDMA_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_FLASH_NSEC              (2)
#define MAX_PRRO_DMA1_AHB_NSEC_AONP_AHB_FLASH_NSEC              (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AONP_AHB_FLASH_NSEC              (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_FLASH_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_SYS_NSEC                (1)
#define MAX_PRRO_DMA1_AHB_NSEC_AONP_AHB_SYS_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AONP_AHB_SYS_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_SYS_NSEC)
#define SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_AON_NSEC                (0)
#define MAX_PRRO_DMA1_AHB_NSEC_AONP_AHB_AON_NSEC                (0x1)
#define MSK_PRRO_DMA1_AHB_NSEC_AONP_AHB_AON_NSEC                (0x1 << SFT_PRRO_DMA1_AHB_NSEC_AONP_AHB_AON_NSEC)
#define REG_PRRO_AHB_CFG_SRESP                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x06 * 4))
#define SFT_PRRO_AHB_CFG_SRESP_BTDM_AHB_SRESP                   (6)
#define MAX_PRRO_AHB_CFG_SRESP_BTDM_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_BTDM_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_BTDM_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_WIFI_AHB_SRESP                   (5)
#define MAX_PRRO_AHB_CFG_SRESP_WIFI_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_WIFI_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_WIFI_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_VIDP_AHB_SRESP                   (4)
#define MAX_PRRO_AHB_CFG_SRESP_VIDP_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_VIDP_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_VIDP_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_AUDP_AHB_SRESP                   (3)
#define MAX_PRRO_AHB_CFG_SRESP_AUDP_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_AUDP_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_AUDP_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_AHBP_AHB_SRESP                   (2)
#define MAX_PRRO_AHB_CFG_SRESP_AHBP_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_AHBP_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_AHBP_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_BAKP_AHB_SRESP                   (1)
#define MAX_PRRO_AHB_CFG_SRESP_BAKP_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_BAKP_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_BAKP_AHB_SRESP)
#define SFT_PRRO_AHB_CFG_SRESP_AONP_AHB_SRESP                   (0)
#define MAX_PRRO_AHB_CFG_SRESP_AONP_AHB_SRESP                   (0x1)
#define MSK_PRRO_AHB_CFG_SRESP_AONP_AHB_SRESP                   (0x1 << SFT_PRRO_AHB_CFG_SRESP_AONP_AHB_SRESP)
#define REG_PRRO_APB_CFG_AP                                     (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x07 * 4))
#define SFT_PRRO_APB_CFG_AP_BTDM_APB_AP                         (25)
#define MAX_PRRO_APB_CFG_AP_BTDM_APB_AP                         (0x1)
#define MSK_PRRO_APB_CFG_AP_BTDM_APB_AP                         (0x1 << SFT_PRRO_APB_CFG_AP_BTDM_APB_AP)
#define SFT_PRRO_APB_CFG_AP_VIDP_APB_AP                         (24)
#define MAX_PRRO_APB_CFG_AP_VIDP_APB_AP                         (0x1)
#define MSK_PRRO_APB_CFG_AP_VIDP_APB_AP                         (0x1 << SFT_PRRO_APB_CFG_AP_VIDP_APB_AP)
#define SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S2_AP                    (23)
#define MAX_PRRO_APB_CFG_AP_AUDP_APB_I2S2_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_AUDP_APB_I2S2_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S2_AP)
#define SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S1_AP                    (22)
#define MAX_PRRO_APB_CFG_AP_AUDP_APB_I2S1_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_AUDP_APB_I2S1_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S1_AP)
#define SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S0_AP                    (21)
#define MAX_PRRO_APB_CFG_AP_AUDP_APB_I2S0_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_AUDP_APB_I2S0_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_AUDP_APB_I2S0_AP)
#define SFT_PRRO_APB_CFG_AP_AUDP_APB_AUD_AP                     (20)
#define MAX_PRRO_APB_CFG_AP_AUDP_APB_AUD_AP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_AUDP_APB_AUD_AP                     (0x1 << SFT_PRRO_APB_CFG_AP_AUDP_APB_AUD_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_PWM1_AP                    (19)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_PWM1_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_PWM1_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_PWM1_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_SLCD_AP                    (18)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_SLCD_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_SLCD_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_SLCD_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_SDIO_AP                    (17)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_SDIO_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_SDIO_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_SDIO_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_TRNG_AP                    (16)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_TRNG_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_TRNG_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_TRNG_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_IRDA_AP                    (15)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_IRDA_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_IRDA_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_IRDA_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_PWM_AP                     (14)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_PWM_AP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_PWM_AP                     (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_PWM_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_SADC_AP                    (13)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_SADC_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_SADC_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_SADC_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_SPI1_AP                    (12)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_SPI1_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_SPI1_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_SPI1_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_I2C1_AP                    (11)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_I2C1_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_I2C1_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_I2C1_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_I2C0_AP                    (10)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_I2C0_AP                    (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_I2C0_AP                    (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_I2C0_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_UART2_AP                   (9)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_UART2_AP                   (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_UART2_AP                   (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_UART2_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_UART1_AP                   (8)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_UART1_AP                   (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_UART1_AP                   (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_UART1_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_SDMADC_AP                  (7)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_SDMADC_AP                  (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_SDMADC_AP                  (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_SDMADC_AP)
#define SFT_PRRO_APB_CFG_AP_BAKP_APB_TIMER1_AP                  (6)
#define MAX_PRRO_APB_CFG_AP_BAKP_APB_TIMER1_AP                  (0x1)
#define MSK_PRRO_APB_CFG_AP_BAKP_APB_TIMER1_AP                  (0x1 << SFT_PRRO_APB_CFG_AP_BAKP_APB_TIMER1_AP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_MBICAP                     (5)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_MBICAP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_MBICAP                     (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_MBICAP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_EFSAP                      (4)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_EFSAP                      (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_EFSAP                      (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_EFSAP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_SPI0AP                     (3)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_SPI0AP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_SPI0AP                     (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_SPI0AP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_UARTAP                     (2)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_UARTAP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_UARTAP                     (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_UARTAP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_TIMRAP                     (1)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_TIMRAP                     (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_TIMRAP                     (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_TIMRAP)
#define SFT_PRRO_APB_CFG_AP_AONP_APB_WDTAP                      (0)
#define MAX_PRRO_APB_CFG_AP_AONP_APB_WDTAP                      (0x1)
#define MSK_PRRO_APB_CFG_AP_AONP_APB_WDTAP                      (0x1 << SFT_PRRO_APB_CFG_AP_AONP_APB_WDTAP)
#define REG_PRRO_APB_CFG_NSEC                                   (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x08 * 4))
#define SFT_PRRO_APB_CFG_NSEC_BTDM_APB_NSEC                     (25)
#define MAX_PRRO_APB_CFG_NSEC_BTDM_APB_NSEC                     (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BTDM_APB_NSEC                     (0x1 << SFT_PRRO_APB_CFG_NSEC_BTDM_APB_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_VIDP_APB_NSEC                     (24)
#define MAX_PRRO_APB_CFG_NSEC_VIDP_APB_NSEC                     (0x1)
#define MSK_PRRO_APB_CFG_NSEC_VIDP_APB_NSEC                     (0x1 << SFT_PRRO_APB_CFG_NSEC_VIDP_APB_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S2_NSEC                (23)
#define MAX_PRRO_APB_CFG_NSEC_AUDP_APB_I2S2_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AUDP_APB_I2S2_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S2_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S1_NSEC                (22)
#define MAX_PRRO_APB_CFG_NSEC_AUDP_APB_I2S1_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AUDP_APB_I2S1_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S0_NSEC                (21)
#define MAX_PRRO_APB_CFG_NSEC_AUDP_APB_I2S0_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AUDP_APB_I2S0_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_AUDP_APB_I2S0_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AUDP_APB_AUD_NSEC                 (20)
#define MAX_PRRO_APB_CFG_NSEC_AUDP_APB_AUD_NSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AUDP_APB_AUD_NSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_AUDP_APB_AUD_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_PWM1_NSEC                (19)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_PWM1_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_PWM1_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_PWM1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SLCD_NSEC                (18)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_SLCD_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_SLCD_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SLCD_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SDIO_NSEC                (17)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_SDIO_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_SDIO_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SDIO_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_TRNG_NSEC                (16)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_TRNG_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_TRNG_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_TRNG_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_IRDA_NSEC                (15)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_IRDA_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_IRDA_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_IRDA_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_PWM_NSEC                 (14)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_PWM_NSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_PWM_NSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_PWM_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SADC_NSEC                (13)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_SADC_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_SADC_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SADC_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SPI1_NSEC                (12)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_SPI1_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_SPI1_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SPI1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_I2C1_NSEC                (11)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_I2C1_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_I2C1_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_I2C1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_I2C0_NSEC                (10)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_I2C0_NSEC                (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_I2C0_NSEC                (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_I2C0_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_UART2_NSEC               (9)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_UART2_NSEC               (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_UART2_NSEC               (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_UART2_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_UART1_NSEC               (8)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_UART1_NSEC               (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_UART1_NSEC               (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_UART1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SDMADC_NSEC              (7)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_SDMADC_NSEC              (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_SDMADC_NSEC              (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_SDMADC_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_BAKP_APB_TIMER1_NSEC              (6)
#define MAX_PRRO_APB_CFG_NSEC_BAKP_APB_TIMER1_NSEC              (0x1)
#define MSK_PRRO_APB_CFG_NSEC_BAKP_APB_TIMER1_NSEC              (0x1 << SFT_PRRO_APB_CFG_NSEC_BAKP_APB_TIMER1_NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_MBICNSEC                 (5)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_MBICNSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_MBICNSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_MBICNSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_EFSNSEC                  (4)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_EFSNSEC                  (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_EFSNSEC                  (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_EFSNSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_SPI0NSEC                 (3)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_SPI0NSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_SPI0NSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_SPI0NSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_UARTNSEC                 (2)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_UARTNSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_UARTNSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_UARTNSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_TIMRNSEC                 (1)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_TIMRNSEC                 (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_TIMRNSEC                 (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_TIMRNSEC)
#define SFT_PRRO_APB_CFG_NSEC_AONP_APB_WDTNSEC                  (0)
#define MAX_PRRO_APB_CFG_NSEC_AONP_APB_WDTNSEC                  (0x1)
#define MSK_PRRO_APB_CFG_NSEC_AONP_APB_WDTNSEC                  (0x1 << SFT_PRRO_APB_CFG_NSEC_AONP_APB_WDTNSEC)
#define REG_PRRO_APB_CFG_SRESP                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x09 * 4))
#define SFT_PRRO_APB_CFG_SRESP_BTDM_APB_SRESP                   (4)
#define MAX_PRRO_APB_CFG_SRESP_BTDM_APB_SRESP                   (0x1)
#define MSK_PRRO_APB_CFG_SRESP_BTDM_APB_SRESP                   (0x1 << SFT_PRRO_APB_CFG_SRESP_BTDM_APB_SRESP)
#define SFT_PRRO_APB_CFG_SRESP_VIDP_APB_SRESP                   (3)
#define MAX_PRRO_APB_CFG_SRESP_VIDP_APB_SRESP                   (0x1)
#define MSK_PRRO_APB_CFG_SRESP_VIDP_APB_SRESP                   (0x1 << SFT_PRRO_APB_CFG_SRESP_VIDP_APB_SRESP)
#define SFT_PRRO_APB_CFG_SRESP_AUDP_APB_SRESP                   (2)
#define MAX_PRRO_APB_CFG_SRESP_AUDP_APB_SRESP                   (0x1)
#define MSK_PRRO_APB_CFG_SRESP_AUDP_APB_SRESP                   (0x1 << SFT_PRRO_APB_CFG_SRESP_AUDP_APB_SRESP)
#define SFT_PRRO_APB_CFG_SRESP_BAKP_APB_SRESP                   (1)
#define MAX_PRRO_APB_CFG_SRESP_BAKP_APB_SRESP                   (0x1)
#define MSK_PRRO_APB_CFG_SRESP_BAKP_APB_SRESP                   (0x1 << SFT_PRRO_APB_CFG_SRESP_BAKP_APB_SRESP)
#define SFT_PRRO_APB_CFG_SRESP_AONP_APB_SRESP                   (0)
#define MAX_PRRO_APB_CFG_SRESP_AONP_APB_SRESP                   (0x1)
#define MSK_PRRO_APB_CFG_SRESP_AONP_APB_SRESP                   (0x1 << SFT_PRRO_APB_CFG_SRESP_AONP_APB_SRESP)
#define REG_PRRO_AON_AON_NONSEC                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0A * 4))
#define SFT_PRRO_AON_AON_NONSEC_AONP_APB_NONSEC                 (0)
#define MAX_PRRO_AON_AON_NONSEC_AONP_APB_NONSEC                 (0xF)
#define MSK_PRRO_AON_AON_NONSEC_AONP_APB_NONSEC                 (0xF << SFT_PRRO_AON_AON_NONSEC_AONP_APB_NONSEC)
#define REG_PRRO_AON_GIO_NONSEC0                                (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0B * 4))
#define REG_PRRO_AON_GIO_NONSEC1                                (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0C * 4))
#define REG_PRRO_JPENC_HNONSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0D * 4))
#define SFT_PRRO_JPENC_HNONSEC_JPENC_HNONSEC                    (0)
#define MAX_PRRO_JPENC_HNONSEC_JPENC_HNONSEC                    (0x1)
#define MSK_PRRO_JPENC_HNONSEC_JPENC_HNONSEC                    (0x1 << SFT_PRRO_JPENC_HNONSEC_JPENC_HNONSEC)
#define REG_PRRO_JPDEC_HNONSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0E * 4))
#define SFT_PRRO_JPDEC_HNONSEC_JPDEC_HNONSEC                    (0)
#define MAX_PRRO_JPDEC_HNONSEC_JPDEC_HNONSEC                    (0x1)
#define MSK_PRRO_JPDEC_HNONSEC_JPDEC_HNONSEC                    (0x1 << SFT_PRRO_JPDEC_HNONSEC_JPDEC_HNONSEC)
#define REG_PRRO_DMAD_M_HNONSEC                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x0F * 4))
#define SFT_PRRO_DMAD_M_HNONSEC_DMAD_M_HNONSEC                  (0)
#define MAX_PRRO_DMAD_M_HNONSEC_DMAD_M_HNONSEC                  (0x1)
#define MSK_PRRO_DMAD_M_HNONSEC_DMAD_M_HNONSEC                  (0x1 << SFT_PRRO_DMAD_M_HNONSEC_DMAD_M_HNONSEC)
#define REG_PRRO_MAC_M_HNONSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x10 * 4))
#define SFT_PRRO_MAC_M_HNONSEC_MAC_M_HNONSEC                    (0)
#define MAX_PRRO_MAC_M_HNONSEC_MAC_M_HNONSEC                    (0x1)
#define MSK_PRRO_MAC_M_HNONSEC_MAC_M_HNONSEC                    (0x1 << SFT_PRRO_MAC_M_HNONSEC_MAC_M_HNONSEC)
#define REG_PRRO_HSU_M_HNONSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x11 * 4))
#define SFT_PRRO_HSU_M_HNONSEC_HSU_M_HNONSEC                    (0)
#define MAX_PRRO_HSU_M_HNONSEC_HSU_M_HNONSEC                    (0x1)
#define MSK_PRRO_HSU_M_HNONSEC_HSU_M_HNONSEC                    (0x1 << SFT_PRRO_HSU_M_HNONSEC_HSU_M_HNONSEC)
#define REG_PRRO_BTDM_M_HNONSEC                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x12 * 4))
#define SFT_PRRO_BTDM_M_HNONSEC_BTDM_M_HNONSEC                  (0)
#define MAX_PRRO_BTDM_M_HNONSEC_BTDM_M_HNONSEC                  (0x1)
#define MSK_PRRO_BTDM_M_HNONSEC_BTDM_M_HNONSEC                  (0x1 << SFT_PRRO_BTDM_M_HNONSEC_BTDM_M_HNONSEC)
#define REG_PRRO_LA_M_HNONSEC                                   (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x13 * 4))
#define SFT_PRRO_LA_M_HNONSEC_LA_M_HNONSEC                      (0)
#define MAX_PRRO_LA_M_HNONSEC_LA_M_HNONSEC                      (0x1)
#define MSK_PRRO_LA_M_HNONSEC_LA_M_HNONSEC                      (0x1 << SFT_PRRO_LA_M_HNONSEC_LA_M_HNONSEC)
#define REG_PRRO_DISP_M_HNONSEC                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x14 * 4))
#define SFT_PRRO_DISP_M_HNONSEC_DISP_M_HNONSEC                  (0)
#define MAX_PRRO_DISP_M_HNONSEC_DISP_M_HNONSEC                  (0x1)
#define MSK_PRRO_DISP_M_HNONSEC_DISP_M_HNONSEC                  (0x1 << SFT_PRRO_DISP_M_HNONSEC_DISP_M_HNONSEC)
#define REG_PRRO_ENC_M_HNONSEC                                  (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x15 * 4))
#define SFT_PRRO_ENC_M_HNONSEC_ENC_M_HNONSEC                    (0)
#define MAX_PRRO_ENC_M_HNONSEC_ENC_M_HNONSEC                    (0x1)
#define MSK_PRRO_ENC_M_HNONSEC_ENC_M_HNONSEC                    (0x1 << SFT_PRRO_ENC_M_HNONSEC_ENC_M_HNONSEC)
#define REG_PRRO_CMP0_ADDR_START                                (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x17 * 4))
#define REG_PRRO_CMP0_END_START                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x18 * 4))
#define REG_PRRO_CMP0_DATA_REGA                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x19 * 4))
#define REG_PRRO_CMP0_DATA_REGB                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1A * 4))
#define REG_PRRO_CMP1_ADDR_START                                (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1B * 4))
#define REG_PRRO_CMP1_END_START                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1C * 4))
#define REG_PRRO_CMP1_DATA_REGA                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1D * 4))
#define REG_PRRO_CMP1_DATA_REGB                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1E * 4))
#define REG_PRRO_CMP2_ADDR_START                                (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x1F * 4))
#define REG_PRRO_CMP2_END_START                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x20 * 4))
#define REG_PRRO_CMP2_DATA_REGA                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x21 * 4))
#define REG_PRRO_CMP2_DATA_REGB                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x22 * 4))
#define REG_PRRO_CMP_INT_STATUS                                 (*(volatile unsigned long*)(MDU_PRRO_BASE_ADDR + 0x23 * 4))
#define SFT_PRRO_CMP_INT_STATUS_CMP2_MISMATCH_INT               (2)
#define MAX_PRRO_CMP_INT_STATUS_CMP2_MISMATCH_INT               (0x1)
#define MSK_PRRO_CMP_INT_STATUS_CMP2_MISMATCH_INT               (0x1 << SFT_PRRO_CMP_INT_STATUS_CMP2_MISMATCH_INT)
#define SFT_PRRO_CMP_INT_STATUS_CMP1_MISMATCH_INT               (1)
#define MAX_PRRO_CMP_INT_STATUS_CMP1_MISMATCH_INT               (0x1)
#define MSK_PRRO_CMP_INT_STATUS_CMP1_MISMATCH_INT               (0x1 << SFT_PRRO_CMP_INT_STATUS_CMP1_MISMATCH_INT)
#define SFT_PRRO_CMP_INT_STATUS_CMP0_MISMATCH_INT               (0)
#define MAX_PRRO_CMP_INT_STATUS_CMP0_MISMATCH_INT               (0x1)
#define MSK_PRRO_CMP_INT_STATUS_CMP0_MISMATCH_INT               (0x1 << SFT_PRRO_CMP_INT_STATUS_CMP0_MISMATCH_INT)

#define MDU_QSPI0_BASE_ADDR                                     0x46040000
#define REG_QSPI0_DEVICEID                                      (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x00 * 4))
#define REG_QSPI0_VERSIONID                                     (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x01 * 4))
#define REG_QSPI0_GLB_CTRL                                      (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x02 * 4))
#define SFT_QSPI0_GLB_CTRL_BPS_CLKGATE                          (1)
#define MAX_QSPI0_GLB_CTRL_BPS_CLKGATE                          (0x1)
#define MSK_QSPI0_GLB_CTRL_BPS_CLKGATE                          (0x1 << SFT_QSPI0_GLB_CTRL_BPS_CLKGATE)
#define SFT_QSPI0_GLB_CTRL_SOFT_RESET                           (0)
#define MAX_QSPI0_GLB_CTRL_SOFT_RESET                           (0x1)
#define MSK_QSPI0_GLB_CTRL_SOFT_RESET                           (0x1 << SFT_QSPI0_GLB_CTRL_SOFT_RESET)
#define REG_QSPI0_CORE_STATUS                                   (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x03 * 4))
#define REG_QSPI0_CMD_A_L                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x08 * 4))
#define SFT_QSPI0_CMD_A_L_CMD8                                  (24)
#define MAX_QSPI0_CMD_A_L_CMD8                                  (0xFF)
#define MSK_QSPI0_CMD_A_L_CMD8                                  (0xFF << SFT_QSPI0_CMD_A_L_CMD8)
#define SFT_QSPI0_CMD_A_L_CMD7                                  (16)
#define MAX_QSPI0_CMD_A_L_CMD7                                  (0xFF)
#define MSK_QSPI0_CMD_A_L_CMD7                                  (0xFF << SFT_QSPI0_CMD_A_L_CMD7)
#define SFT_QSPI0_CMD_A_L_CMD6                                  (8)
#define MAX_QSPI0_CMD_A_L_CMD6                                  (0xFF)
#define MSK_QSPI0_CMD_A_L_CMD6                                  (0xFF << SFT_QSPI0_CMD_A_L_CMD6)
#define SFT_QSPI0_CMD_A_L_CMD5                                  (0)
#define MAX_QSPI0_CMD_A_L_CMD5                                  (0xFF)
#define MSK_QSPI0_CMD_A_L_CMD5                                  (0xFF << SFT_QSPI0_CMD_A_L_CMD5)
#define REG_QSPI0_CMD_A_H                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x09 * 4))
#define SFT_QSPI0_CMD_A_H_CMD4                                  (24)
#define MAX_QSPI0_CMD_A_H_CMD4                                  (0xFF)
#define MSK_QSPI0_CMD_A_H_CMD4                                  (0xFF << SFT_QSPI0_CMD_A_H_CMD4)
#define SFT_QSPI0_CMD_A_H_CMD3                                  (16)
#define MAX_QSPI0_CMD_A_H_CMD3                                  (0xFF)
#define MSK_QSPI0_CMD_A_H_CMD3                                  (0xFF << SFT_QSPI0_CMD_A_H_CMD3)
#define SFT_QSPI0_CMD_A_H_CMD2                                  (8)
#define MAX_QSPI0_CMD_A_H_CMD2                                  (0xFF)
#define MSK_QSPI0_CMD_A_H_CMD2                                  (0xFF << SFT_QSPI0_CMD_A_H_CMD2)
#define SFT_QSPI0_CMD_A_H_CMD1                                  (0)
#define MAX_QSPI0_CMD_A_H_CMD1                                  (0xFF)
#define MSK_QSPI0_CMD_A_H_CMD1                                  (0xFF << SFT_QSPI0_CMD_A_H_CMD1)
#define REG_QSPI0_CMD_A_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0A * 4))
#define SFT_QSPI0_CMD_A_CFG1_CMD8_LINE                          (14)
#define MAX_QSPI0_CMD_A_CFG1_CMD8_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD8_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD8_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD7_LINE                          (12)
#define MAX_QSPI0_CMD_A_CFG1_CMD7_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD7_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD7_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD6_LINE                          (10)
#define MAX_QSPI0_CMD_A_CFG1_CMD6_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD6_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD6_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD5_LINE                          (8)
#define MAX_QSPI0_CMD_A_CFG1_CMD5_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD5_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD5_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD4_LINE                          (6)
#define MAX_QSPI0_CMD_A_CFG1_CMD4_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD4_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD4_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD3_LINE                          (4)
#define MAX_QSPI0_CMD_A_CFG1_CMD3_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD3_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD3_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD2_LINE                          (2)
#define MAX_QSPI0_CMD_A_CFG1_CMD2_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD2_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD2_LINE)
#define SFT_QSPI0_CMD_A_CFG1_CMD1_LINE                          (0)
#define MAX_QSPI0_CMD_A_CFG1_CMD1_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG1_CMD1_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG1_CMD1_LINE)
#define REG_QSPI0_CMD_A_CFG2                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0B * 4))
#define SFT_QSPI0_CMD_A_CFG2_CMD_MOE                            (30)
#define MAX_QSPI0_CMD_A_CFG2_CMD_MOE                            (0x3)
#define MSK_QSPI0_CMD_A_CFG2_CMD_MOE                            (0x3 << SFT_QSPI0_CMD_A_CFG2_CMD_MOE)
#define SFT_QSPI0_CMD_A_CFG2_DUMMY_MODE                         (24)
#define MAX_QSPI0_CMD_A_CFG2_DUMMY_MODE                         (0x7)
#define MSK_QSPI0_CMD_A_CFG2_DUMMY_MODE                         (0x7 << SFT_QSPI0_CMD_A_CFG2_DUMMY_MODE)
#define SFT_QSPI0_CMD_A_CFG2_DUMMYCLK                           (16)
#define MAX_QSPI0_CMD_A_CFG2_DUMMYCLK                           (0x7F)
#define MSK_QSPI0_CMD_A_CFG2_DUMMYCLK                           (0x7F << SFT_QSPI0_CMD_A_CFG2_DUMMYCLK)
#define SFT_QSPI0_CMD_A_CFG2_DATA_LINE                          (14)
#define MAX_QSPI0_CMD_A_CFG2_DATA_LINE                          (0x3)
#define MSK_QSPI0_CMD_A_CFG2_DATA_LINE                          (0x3 << SFT_QSPI0_CMD_A_CFG2_DATA_LINE)
#define REG_QSPI0_CMD_B_L                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0C * 4))
#define REG_QSPI0_CMD_B_H                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0D * 4))
#define REG_QSPI0_CMD_B_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0E * 4))
#define REG_QSPI0_CMD_B_CF2                                     (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x0F * 4))
#define REG_QSPI0_CMD_C_L                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x10 * 4))
#define REG_QSPI0_CMD_C_H                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x11 * 4))
#define REG_QSPI0_CMD_C_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x12 * 4))
#define REG_QSPI0_CMD_C_CFG2                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x13 * 4))
#define SFT_QSPI0_CMD_C_CFG2_DUMMY_MODE                         (24)
#define MAX_QSPI0_CMD_C_CFG2_DUMMY_MODE                         (0x7)
#define MSK_QSPI0_CMD_C_CFG2_DUMMY_MODE                         (0x7 << SFT_QSPI0_CMD_C_CFG2_DUMMY_MODE)
#define SFT_QSPI0_CMD_C_CFG2_DUMMYCLK                           (16)
#define MAX_QSPI0_CMD_C_CFG2_DUMMYCLK                           (0x7F)
#define MSK_QSPI0_CMD_C_CFG2_DUMMYCLK                           (0x7F << SFT_QSPI0_CMD_C_CFG2_DUMMYCLK)
#define SFT_QSPI0_CMD_C_CFG2_DATA_LINE                          (14)
#define MAX_QSPI0_CMD_C_CFG2_DATA_LINE                          (0x3)
#define MSK_QSPI0_CMD_C_CFG2_DATA_LINE                          (0x3 << SFT_QSPI0_CMD_C_CFG2_DATA_LINE)
#define SFT_QSPI0_CMD_C_CFG2_DATA_LEN                           (2)
#define MAX_QSPI0_CMD_C_CFG2_DATA_LEN                           (0x3FF)
#define MSK_QSPI0_CMD_C_CFG2_DATA_LEN                           (0x3FF << SFT_QSPI0_CMD_C_CFG2_DATA_LEN)
#define SFT_QSPI0_CMD_C_CFG2_CMD_START                          (0)
#define MAX_QSPI0_CMD_C_CFG2_CMD_START                          (0x1)
#define MSK_QSPI0_CMD_C_CFG2_CMD_START                          (0x1 << SFT_QSPI0_CMD_C_CFG2_CMD_START)
#define REG_QSPI0_CMD_D_L                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x14 * 4))
#define REG_QSPI0_CMD_D_H                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x15 * 4))
#define REG_QSPI0_CMD_D_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x16 * 4))
#define REG_QSPI0_CMD_D_CF2                                     (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x17 * 4))
#define REG_QSPI0_SPI_CONFIG                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x18 * 4))
#define SFT_QSPI0_SPI_CONFIG_SPI_CS_H_WAIT                      (24)
#define MAX_QSPI0_SPI_CONFIG_SPI_CS_H_WAIT                      (0xFF)
#define MSK_QSPI0_SPI_CONFIG_SPI_CS_H_WAIT                      (0xFF << SFT_QSPI0_SPI_CONFIG_SPI_CS_H_WAIT)
#define SFT_QSPI0_SPI_CONFIG_FIRST_BITMODE                      (18)
#define MAX_QSPI0_SPI_CONFIG_FIRST_BITMODE                      (0x1)
#define MSK_QSPI0_SPI_CONFIG_FIRST_BITMODE                      (0x1 << SFT_QSPI0_SPI_CONFIG_FIRST_BITMODE)
#define SFT_QSPI0_SPI_CONFIG_DIS_CMD_SCK                        (16)
#define MAX_QSPI0_SPI_CONFIG_DIS_CMD_SCK                        (0x1)
#define MSK_QSPI0_SPI_CONFIG_DIS_CMD_SCK                        (0x1 << SFT_QSPI0_SPI_CONFIG_DIS_CMD_SCK)
#define SFT_QSPI0_SPI_CONFIG_CLK_RATE                           (8)
#define MAX_QSPI0_SPI_CONFIG_CLK_RATE                           (0xFF)
#define MSK_QSPI0_SPI_CONFIG_CLK_RATE                           (0xFF << SFT_QSPI0_SPI_CONFIG_CLK_RATE)
#define SFT_QSPI0_SPI_CONFIG_NSS_H_GEN_SCK                      (7)
#define MAX_QSPI0_SPI_CONFIG_NSS_H_GEN_SCK                      (0x1)
#define MSK_QSPI0_SPI_CONFIG_NSS_H_GEN_SCK                      (0x1 << SFT_QSPI0_SPI_CONFIG_NSS_H_GEN_SCK)
#define SFT_QSPI0_SPI_CONFIG_FORCE_SPI_CS_LOW                   (6)
#define MAX_QSPI0_SPI_CONFIG_FORCE_SPI_CS_LOW                   (0x1)
#define MSK_QSPI0_SPI_CONFIG_FORCE_SPI_CS_LOW                   (0x1 << SFT_QSPI0_SPI_CONFIG_FORCE_SPI_CS_LOW)
#define SFT_QSPI0_SPI_CONFIG_IO3                                (5)
#define MAX_QSPI0_SPI_CONFIG_IO3                                (0x1)
#define MSK_QSPI0_SPI_CONFIG_IO3                                (0x1 << SFT_QSPI0_SPI_CONFIG_IO3)
#define SFT_QSPI0_SPI_CONFIG_IO2                                (4)
#define MAX_QSPI0_SPI_CONFIG_IO2                                (0x1)
#define MSK_QSPI0_SPI_CONFIG_IO2                                (0x1 << SFT_QSPI0_SPI_CONFIG_IO2)
#define SFT_QSPI0_SPI_CONFIG_IO2_IO3_MODE                       (3)
#define MAX_QSPI0_SPI_CONFIG_IO2_IO3_MODE                       (0x1)
#define MSK_QSPI0_SPI_CONFIG_IO2_IO3_MODE                       (0x1 << SFT_QSPI0_SPI_CONFIG_IO2_IO3_MODE)
#define SFT_QSPI0_SPI_CONFIG_CPHA                               (2)
#define MAX_QSPI0_SPI_CONFIG_CPHA                               (0x1)
#define MSK_QSPI0_SPI_CONFIG_CPHA                               (0x1 << SFT_QSPI0_SPI_CONFIG_CPHA)
#define SFT_QSPI0_SPI_CONFIG_CPOL                               (1)
#define MAX_QSPI0_SPI_CONFIG_CPOL                               (0x1)
#define MSK_QSPI0_SPI_CONFIG_CPOL                               (0x1 << SFT_QSPI0_SPI_CONFIG_CPOL)
#define SFT_QSPI0_SPI_CONFIG_SPI_EN                             (0)
#define MAX_QSPI0_SPI_CONFIG_SPI_EN                             (0x1)
#define MSK_QSPI0_SPI_CONFIG_SPI_EN                             (0x1 << SFT_QSPI0_SPI_CONFIG_SPI_EN)
#define REG_QSPI0_CONFIG                                        (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x19 * 4))
#define SFT_QSPI0_CONFIG_SW_RST_FIFO                            (1)
#define MAX_QSPI0_CONFIG_SW_RST_FIFO                            (0x1)
#define MSK_QSPI0_CONFIG_SW_RST_FIFO                            (0x1 << SFT_QSPI0_CONFIG_SW_RST_FIFO)
#define REG_QSPI0_0x1A                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x1A * 4))
#define SFT_QSPI0_0x1A_INTCMD_START_FAIL                        (4)
#define MAX_QSPI0_0x1A_INTCMD_START_FAIL                        (0x1)
#define MSK_QSPI0_0x1A_INTCMD_START_FAIL                        (0x1 << SFT_QSPI0_0x1A_INTCMD_START_FAIL)
#define SFT_QSPI0_0x1A_INTSPIDONE                               (3)
#define MAX_QSPI0_0x1A_INTSPIDONE                               (0x1)
#define MSK_QSPI0_0x1A_INTSPIDONE                               (0x1 << SFT_QSPI0_0x1A_INTSPIDONE)
#define SFT_QSPI0_0x1A_INTCMDSTARTDONE                          (2)
#define MAX_QSPI0_0x1A_INTCMDSTARTDONE                          (0x1)
#define MSK_QSPI0_0x1A_INTCMDSTARTDONE                          (0x1 << SFT_QSPI0_0x1A_INTCMDSTARTDONE)
#define SFT_QSPI0_0x1A_INTSPITXDONE                             (1)
#define MAX_QSPI0_0x1A_INTSPITXDONE                             (0x1)
#define MSK_QSPI0_0x1A_INTSPITXDONE                             (0x1 << SFT_QSPI0_0x1A_INTSPITXDONE)
#define SFT_QSPI0_0x1A_INT_SPIRXDONE                            (0)
#define MAX_QSPI0_0x1A_INT_SPIRXDONE                            (0x1)
#define MSK_QSPI0_0x1A_INT_SPIRXDONE                            (0x1 << SFT_QSPI0_0x1A_INT_SPIRXDONE)
#define REG_QSPI0_0x1B                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x1B * 4))
#define SFT_QSPI0_0x1B_CLRCMD_START_FAIL                        (4)
#define MAX_QSPI0_0x1B_CLRCMD_START_FAIL                        (0x1)
#define MSK_QSPI0_0x1B_CLRCMD_START_FAIL                        (0x1 << SFT_QSPI0_0x1B_CLRCMD_START_FAIL)
#define SFT_QSPI0_0x1B_CLRSPIDONE                               (3)
#define MAX_QSPI0_0x1B_CLRSPIDONE                               (0x1)
#define MSK_QSPI0_0x1B_CLRSPIDONE                               (0x1 << SFT_QSPI0_0x1B_CLRSPIDONE)
#define SFT_QSPI0_0x1B_CLRCMDSTARTDONE                          (2)
#define MAX_QSPI0_0x1B_CLRCMDSTARTDONE                          (0x1)
#define MSK_QSPI0_0x1B_CLRCMDSTARTDONE                          (0x1 << SFT_QSPI0_0x1B_CLRCMDSTARTDONE)
#define SFT_QSPI0_0x1B_CLRSPITXDONE                             (1)
#define MAX_QSPI0_0x1B_CLRSPITXDONE                             (0x1)
#define MSK_QSPI0_0x1B_CLRSPITXDONE                             (0x1 << SFT_QSPI0_0x1B_CLRSPITXDONE)
#define SFT_QSPI0_0x1B_CLR_SPIRXDONE                            (0)
#define MAX_QSPI0_0x1B_CLR_SPIRXDONE                            (0x1)
#define MSK_QSPI0_0x1B_CLR_SPIRXDONE                            (0x1 << SFT_QSPI0_0x1B_CLR_SPIRXDONE)
#define REG_QSPI0_SPI_STATUS                                    (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x1C * 4))
#define SFT_QSPI0_SPI_STATUS_FIFO_EMPTY                         (16)
#define MAX_QSPI0_SPI_STATUS_FIFO_EMPTY                         (0x1)
#define MSK_QSPI0_SPI_STATUS_FIFO_EMPTY                         (0x1 << SFT_QSPI0_SPI_STATUS_FIFO_EMPTY)
#define SFT_QSPI0_SPI_STATUS_SPITXBUSY                          (14)
#define MAX_QSPI0_SPI_STATUS_SPITXBUSY                          (0x1)
#define MSK_QSPI0_SPI_STATUS_SPITXBUSY                          (0x1 << SFT_QSPI0_SPI_STATUS_SPITXBUSY)
#define SFT_QSPI0_SPI_STATUS_SPIRXBUSY                          (13)
#define MAX_QSPI0_SPI_STATUS_SPIRXBUSY                          (0x1)
#define MSK_QSPI0_SPI_STATUS_SPIRXBUSY                          (0x1 << SFT_QSPI0_SPI_STATUS_SPIRXBUSY)
#define SFT_QSPI0_SPI_STATUS_SPI_CS                             (12)
#define MAX_QSPI0_SPI_STATUS_SPI_CS                             (0x1)
#define MSK_QSPI0_SPI_STATUS_SPI_CS                             (0x1 << SFT_QSPI0_SPI_STATUS_SPI_CS)
#define SFT_QSPI0_SPI_STATUS_CMD_START_FAIL                     (4)
#define MAX_QSPI0_SPI_STATUS_CMD_START_FAIL                     (0x1)
#define MSK_QSPI0_SPI_STATUS_CMD_START_FAIL                     (0x1 << SFT_QSPI0_SPI_STATUS_CMD_START_FAIL)
#define SFT_QSPI0_SPI_STATUS_SPIDONE                            (3)
#define MAX_QSPI0_SPI_STATUS_SPIDONE                            (0x1)
#define MSK_QSPI0_SPI_STATUS_SPIDONE                            (0x1 << SFT_QSPI0_SPI_STATUS_SPIDONE)
#define SFT_QSPI0_SPI_STATUS_CMD_START_DONE                     (2)
#define MAX_QSPI0_SPI_STATUS_CMD_START_DONE                     (0x1)
#define MSK_QSPI0_SPI_STATUS_CMD_START_DONE                     (0x1 << SFT_QSPI0_SPI_STATUS_CMD_START_DONE)
#define SFT_QSPI0_SPI_STATUS_SPITXDONE                          (1)
#define MAX_QSPI0_SPI_STATUS_SPITXDONE                          (0x1)
#define MSK_QSPI0_SPI_STATUS_SPITXDONE                          (0x1 << SFT_QSPI0_SPI_STATUS_SPITXDONE)
#define SFT_QSPI0_SPI_STATUS_SPIRXDONE                          (0)
#define MAX_QSPI0_SPI_STATUS_SPIRXDONE                          (0x1)
#define MSK_QSPI0_SPI_STATUS_SPIRXDONE                          (0x1 << SFT_QSPI0_SPI_STATUS_SPIRXDONE)
#define REG_QSPI0_LED_WR_CONT_CMD                               (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x1D * 4))
#define SFT_QSPI0_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0)
#define MAX_QSPI0_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0xFFFFFF)
#define MSK_QSPI0_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0xFFFFFF << SFT_QSPI0_LED_WR_CONT_CMD_LED_WR_CONT_CMD)
#define REG_QSPI0_TX_FIFO                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x40 * 4))
#define REG_QSPI0_0x44                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x44 * 4))
#define REG_QSPI0_0x7C                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x7C * 4))
#define REG_QSPI0_RX_FIFO                                       (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x40 * 4))
#define REG_QSPI0_0x44                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x44 * 4))
#define REG_QSPI0_0x7C                                          (*(volatile unsigned long*)(MDU_QSPI0_BASE_ADDR + 0x7C * 4))

#define MDU_QSPI1_BASE_ADDR                                     0x46060000
#define REG_QSPI1_DEVICEID                                      (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x00 * 4))
#define REG_QSPI1_VERSIONID                                     (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x01 * 4))
#define REG_QSPI1_GLB_CTRL                                      (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x02 * 4))
#define SFT_QSPI1_GLB_CTRL_BPS_CLKGATE                          (1)
#define MAX_QSPI1_GLB_CTRL_BPS_CLKGATE                          (0x1)
#define MSK_QSPI1_GLB_CTRL_BPS_CLKGATE                          (0x1 << SFT_QSPI1_GLB_CTRL_BPS_CLKGATE)
#define SFT_QSPI1_GLB_CTRL_SOFT_RESET                           (0)
#define MAX_QSPI1_GLB_CTRL_SOFT_RESET                           (0x1)
#define MSK_QSPI1_GLB_CTRL_SOFT_RESET                           (0x1 << SFT_QSPI1_GLB_CTRL_SOFT_RESET)
#define REG_QSPI1_CORE_STATUS                                   (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x03 * 4))
#define REG_QSPI1_CMD_A_L                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x08 * 4))
#define SFT_QSPI1_CMD_A_L_CMD8                                  (24)
#define MAX_QSPI1_CMD_A_L_CMD8                                  (0xFF)
#define MSK_QSPI1_CMD_A_L_CMD8                                  (0xFF << SFT_QSPI1_CMD_A_L_CMD8)
#define SFT_QSPI1_CMD_A_L_CMD7                                  (16)
#define MAX_QSPI1_CMD_A_L_CMD7                                  (0xFF)
#define MSK_QSPI1_CMD_A_L_CMD7                                  (0xFF << SFT_QSPI1_CMD_A_L_CMD7)
#define SFT_QSPI1_CMD_A_L_CMD6                                  (8)
#define MAX_QSPI1_CMD_A_L_CMD6                                  (0xFF)
#define MSK_QSPI1_CMD_A_L_CMD6                                  (0xFF << SFT_QSPI1_CMD_A_L_CMD6)
#define SFT_QSPI1_CMD_A_L_CMD5                                  (0)
#define MAX_QSPI1_CMD_A_L_CMD5                                  (0xFF)
#define MSK_QSPI1_CMD_A_L_CMD5                                  (0xFF << SFT_QSPI1_CMD_A_L_CMD5)
#define REG_QSPI1_CMD_A_H                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x09 * 4))
#define SFT_QSPI1_CMD_A_H_CMD4                                  (24)
#define MAX_QSPI1_CMD_A_H_CMD4                                  (0xFF)
#define MSK_QSPI1_CMD_A_H_CMD4                                  (0xFF << SFT_QSPI1_CMD_A_H_CMD4)
#define SFT_QSPI1_CMD_A_H_CMD3                                  (16)
#define MAX_QSPI1_CMD_A_H_CMD3                                  (0xFF)
#define MSK_QSPI1_CMD_A_H_CMD3                                  (0xFF << SFT_QSPI1_CMD_A_H_CMD3)
#define SFT_QSPI1_CMD_A_H_CMD2                                  (8)
#define MAX_QSPI1_CMD_A_H_CMD2                                  (0xFF)
#define MSK_QSPI1_CMD_A_H_CMD2                                  (0xFF << SFT_QSPI1_CMD_A_H_CMD2)
#define SFT_QSPI1_CMD_A_H_CMD1                                  (0)
#define MAX_QSPI1_CMD_A_H_CMD1                                  (0xFF)
#define MSK_QSPI1_CMD_A_H_CMD1                                  (0xFF << SFT_QSPI1_CMD_A_H_CMD1)
#define REG_QSPI1_CMD_A_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0A * 4))
#define SFT_QSPI1_CMD_A_CFG1_CMD8_LINE                          (14)
#define MAX_QSPI1_CMD_A_CFG1_CMD8_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD8_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD8_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD7_LINE                          (12)
#define MAX_QSPI1_CMD_A_CFG1_CMD7_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD7_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD7_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD6_LINE                          (10)
#define MAX_QSPI1_CMD_A_CFG1_CMD6_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD6_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD6_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD5_LINE                          (8)
#define MAX_QSPI1_CMD_A_CFG1_CMD5_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD5_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD5_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD4_LINE                          (6)
#define MAX_QSPI1_CMD_A_CFG1_CMD4_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD4_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD4_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD3_LINE                          (4)
#define MAX_QSPI1_CMD_A_CFG1_CMD3_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD3_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD3_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD2_LINE                          (2)
#define MAX_QSPI1_CMD_A_CFG1_CMD2_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD2_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD2_LINE)
#define SFT_QSPI1_CMD_A_CFG1_CMD1_LINE                          (0)
#define MAX_QSPI1_CMD_A_CFG1_CMD1_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG1_CMD1_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG1_CMD1_LINE)
#define REG_QSPI1_CMD_A_CFG2                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0B * 4))
#define SFT_QSPI1_CMD_A_CFG2_CMD_MOE                            (30)
#define MAX_QSPI1_CMD_A_CFG2_CMD_MOE                            (0x3)
#define MSK_QSPI1_CMD_A_CFG2_CMD_MOE                            (0x3 << SFT_QSPI1_CMD_A_CFG2_CMD_MOE)
#define SFT_QSPI1_CMD_A_CFG2_DUMMY_MODE                         (24)
#define MAX_QSPI1_CMD_A_CFG2_DUMMY_MODE                         (0x7)
#define MSK_QSPI1_CMD_A_CFG2_DUMMY_MODE                         (0x7 << SFT_QSPI1_CMD_A_CFG2_DUMMY_MODE)
#define SFT_QSPI1_CMD_A_CFG2_DUMMYCLK                           (16)
#define MAX_QSPI1_CMD_A_CFG2_DUMMYCLK                           (0x7F)
#define MSK_QSPI1_CMD_A_CFG2_DUMMYCLK                           (0x7F << SFT_QSPI1_CMD_A_CFG2_DUMMYCLK)
#define SFT_QSPI1_CMD_A_CFG2_DATA_LINE                          (14)
#define MAX_QSPI1_CMD_A_CFG2_DATA_LINE                          (0x3)
#define MSK_QSPI1_CMD_A_CFG2_DATA_LINE                          (0x3 << SFT_QSPI1_CMD_A_CFG2_DATA_LINE)
#define REG_QSPI1_CMD_B_L                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0C * 4))
#define REG_QSPI1_CMD_B_H                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0D * 4))
#define REG_QSPI1_CMD_B_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0E * 4))
#define REG_QSPI1_CMD_B_CF2                                     (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x0F * 4))
#define REG_QSPI1_CMD_C_L                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x10 * 4))
#define REG_QSPI1_CMD_C_H                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x11 * 4))
#define REG_QSPI1_CMD_C_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x12 * 4))
#define REG_QSPI1_CMD_C_CFG2                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x13 * 4))
#define SFT_QSPI1_CMD_C_CFG2_DUMMY_MODE                         (24)
#define MAX_QSPI1_CMD_C_CFG2_DUMMY_MODE                         (0x7)
#define MSK_QSPI1_CMD_C_CFG2_DUMMY_MODE                         (0x7 << SFT_QSPI1_CMD_C_CFG2_DUMMY_MODE)
#define SFT_QSPI1_CMD_C_CFG2_DUMMYCLK                           (16)
#define MAX_QSPI1_CMD_C_CFG2_DUMMYCLK                           (0x7F)
#define MSK_QSPI1_CMD_C_CFG2_DUMMYCLK                           (0x7F << SFT_QSPI1_CMD_C_CFG2_DUMMYCLK)
#define SFT_QSPI1_CMD_C_CFG2_DATA_LINE                          (14)
#define MAX_QSPI1_CMD_C_CFG2_DATA_LINE                          (0x3)
#define MSK_QSPI1_CMD_C_CFG2_DATA_LINE                          (0x3 << SFT_QSPI1_CMD_C_CFG2_DATA_LINE)
#define SFT_QSPI1_CMD_C_CFG2_DATA_LEN                           (2)
#define MAX_QSPI1_CMD_C_CFG2_DATA_LEN                           (0x3FF)
#define MSK_QSPI1_CMD_C_CFG2_DATA_LEN                           (0x3FF << SFT_QSPI1_CMD_C_CFG2_DATA_LEN)
#define SFT_QSPI1_CMD_C_CFG2_CMD_START                          (0)
#define MAX_QSPI1_CMD_C_CFG2_CMD_START                          (0x1)
#define MSK_QSPI1_CMD_C_CFG2_CMD_START                          (0x1 << SFT_QSPI1_CMD_C_CFG2_CMD_START)
#define REG_QSPI1_CMD_D_L                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x14 * 4))
#define REG_QSPI1_CMD_D_H                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x15 * 4))
#define REG_QSPI1_CMD_D_CFG1                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x16 * 4))
#define REG_QSPI1_CMD_D_CF2                                     (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x17 * 4))
#define REG_QSPI1_SPI_CONFIG                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x18 * 4))
#define SFT_QSPI1_SPI_CONFIG_SPI_CS_H_WAIT                      (24)
#define MAX_QSPI1_SPI_CONFIG_SPI_CS_H_WAIT                      (0xFF)
#define MSK_QSPI1_SPI_CONFIG_SPI_CS_H_WAIT                      (0xFF << SFT_QSPI1_SPI_CONFIG_SPI_CS_H_WAIT)
#define SFT_QSPI1_SPI_CONFIG_FIRST_BITMODE                      (18)
#define MAX_QSPI1_SPI_CONFIG_FIRST_BITMODE                      (0x1)
#define MSK_QSPI1_SPI_CONFIG_FIRST_BITMODE                      (0x1 << SFT_QSPI1_SPI_CONFIG_FIRST_BITMODE)
#define SFT_QSPI1_SPI_CONFIG_DIS_CMD_SCK                        (16)
#define MAX_QSPI1_SPI_CONFIG_DIS_CMD_SCK                        (0x1)
#define MSK_QSPI1_SPI_CONFIG_DIS_CMD_SCK                        (0x1 << SFT_QSPI1_SPI_CONFIG_DIS_CMD_SCK)
#define SFT_QSPI1_SPI_CONFIG_CLK_RATE                           (8)
#define MAX_QSPI1_SPI_CONFIG_CLK_RATE                           (0xFF)
#define MSK_QSPI1_SPI_CONFIG_CLK_RATE                           (0xFF << SFT_QSPI1_SPI_CONFIG_CLK_RATE)
#define SFT_QSPI1_SPI_CONFIG_NSS_H_GEN_SCK                      (7)
#define MAX_QSPI1_SPI_CONFIG_NSS_H_GEN_SCK                      (0x1)
#define MSK_QSPI1_SPI_CONFIG_NSS_H_GEN_SCK                      (0x1 << SFT_QSPI1_SPI_CONFIG_NSS_H_GEN_SCK)
#define SFT_QSPI1_SPI_CONFIG_FORCE_SPI_CS_LOW                   (6)
#define MAX_QSPI1_SPI_CONFIG_FORCE_SPI_CS_LOW                   (0x1)
#define MSK_QSPI1_SPI_CONFIG_FORCE_SPI_CS_LOW                   (0x1 << SFT_QSPI1_SPI_CONFIG_FORCE_SPI_CS_LOW)
#define SFT_QSPI1_SPI_CONFIG_IO3                                (5)
#define MAX_QSPI1_SPI_CONFIG_IO3                                (0x1)
#define MSK_QSPI1_SPI_CONFIG_IO3                                (0x1 << SFT_QSPI1_SPI_CONFIG_IO3)
#define SFT_QSPI1_SPI_CONFIG_IO2                                (4)
#define MAX_QSPI1_SPI_CONFIG_IO2                                (0x1)
#define MSK_QSPI1_SPI_CONFIG_IO2                                (0x1 << SFT_QSPI1_SPI_CONFIG_IO2)
#define SFT_QSPI1_SPI_CONFIG_IO2_IO3_MODE                       (3)
#define MAX_QSPI1_SPI_CONFIG_IO2_IO3_MODE                       (0x1)
#define MSK_QSPI1_SPI_CONFIG_IO2_IO3_MODE                       (0x1 << SFT_QSPI1_SPI_CONFIG_IO2_IO3_MODE)
#define SFT_QSPI1_SPI_CONFIG_CPHA                               (2)
#define MAX_QSPI1_SPI_CONFIG_CPHA                               (0x1)
#define MSK_QSPI1_SPI_CONFIG_CPHA                               (0x1 << SFT_QSPI1_SPI_CONFIG_CPHA)
#define SFT_QSPI1_SPI_CONFIG_CPOL                               (1)
#define MAX_QSPI1_SPI_CONFIG_CPOL                               (0x1)
#define MSK_QSPI1_SPI_CONFIG_CPOL                               (0x1 << SFT_QSPI1_SPI_CONFIG_CPOL)
#define SFT_QSPI1_SPI_CONFIG_SPI_EN                             (0)
#define MAX_QSPI1_SPI_CONFIG_SPI_EN                             (0x1)
#define MSK_QSPI1_SPI_CONFIG_SPI_EN                             (0x1 << SFT_QSPI1_SPI_CONFIG_SPI_EN)
#define REG_QSPI1_CONFIG                                        (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x19 * 4))
#define SFT_QSPI1_CONFIG_SW_RST_FIFO                            (1)
#define MAX_QSPI1_CONFIG_SW_RST_FIFO                            (0x1)
#define MSK_QSPI1_CONFIG_SW_RST_FIFO                            (0x1 << SFT_QSPI1_CONFIG_SW_RST_FIFO)
#define REG_QSPI1_0x1A                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x1A * 4))
#define SFT_QSPI1_0x1A_INTCMD_START_FAIL                        (4)
#define MAX_QSPI1_0x1A_INTCMD_START_FAIL                        (0x1)
#define MSK_QSPI1_0x1A_INTCMD_START_FAIL                        (0x1 << SFT_QSPI1_0x1A_INTCMD_START_FAIL)
#define SFT_QSPI1_0x1A_INTSPIDONE                               (3)
#define MAX_QSPI1_0x1A_INTSPIDONE                               (0x1)
#define MSK_QSPI1_0x1A_INTSPIDONE                               (0x1 << SFT_QSPI1_0x1A_INTSPIDONE)
#define SFT_QSPI1_0x1A_INTCMDSTARTDONE                          (2)
#define MAX_QSPI1_0x1A_INTCMDSTARTDONE                          (0x1)
#define MSK_QSPI1_0x1A_INTCMDSTARTDONE                          (0x1 << SFT_QSPI1_0x1A_INTCMDSTARTDONE)
#define SFT_QSPI1_0x1A_INTSPITXDONE                             (1)
#define MAX_QSPI1_0x1A_INTSPITXDONE                             (0x1)
#define MSK_QSPI1_0x1A_INTSPITXDONE                             (0x1 << SFT_QSPI1_0x1A_INTSPITXDONE)
#define SFT_QSPI1_0x1A_INT_SPIRXDONE                            (0)
#define MAX_QSPI1_0x1A_INT_SPIRXDONE                            (0x1)
#define MSK_QSPI1_0x1A_INT_SPIRXDONE                            (0x1 << SFT_QSPI1_0x1A_INT_SPIRXDONE)
#define REG_QSPI1_0x1B                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x1B * 4))
#define SFT_QSPI1_0x1B_CLRCMD_START_FAIL                        (4)
#define MAX_QSPI1_0x1B_CLRCMD_START_FAIL                        (0x1)
#define MSK_QSPI1_0x1B_CLRCMD_START_FAIL                        (0x1 << SFT_QSPI1_0x1B_CLRCMD_START_FAIL)
#define SFT_QSPI1_0x1B_CLRSPIDONE                               (3)
#define MAX_QSPI1_0x1B_CLRSPIDONE                               (0x1)
#define MSK_QSPI1_0x1B_CLRSPIDONE                               (0x1 << SFT_QSPI1_0x1B_CLRSPIDONE)
#define SFT_QSPI1_0x1B_CLRCMDSTARTDONE                          (2)
#define MAX_QSPI1_0x1B_CLRCMDSTARTDONE                          (0x1)
#define MSK_QSPI1_0x1B_CLRCMDSTARTDONE                          (0x1 << SFT_QSPI1_0x1B_CLRCMDSTARTDONE)
#define SFT_QSPI1_0x1B_CLRSPITXDONE                             (1)
#define MAX_QSPI1_0x1B_CLRSPITXDONE                             (0x1)
#define MSK_QSPI1_0x1B_CLRSPITXDONE                             (0x1 << SFT_QSPI1_0x1B_CLRSPITXDONE)
#define SFT_QSPI1_0x1B_CLR_SPIRXDONE                            (0)
#define MAX_QSPI1_0x1B_CLR_SPIRXDONE                            (0x1)
#define MSK_QSPI1_0x1B_CLR_SPIRXDONE                            (0x1 << SFT_QSPI1_0x1B_CLR_SPIRXDONE)
#define REG_QSPI1_SPI_STATUS                                    (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x1C * 4))
#define SFT_QSPI1_SPI_STATUS_FIFO_EMPTY                         (16)
#define MAX_QSPI1_SPI_STATUS_FIFO_EMPTY                         (0x1)
#define MSK_QSPI1_SPI_STATUS_FIFO_EMPTY                         (0x1 << SFT_QSPI1_SPI_STATUS_FIFO_EMPTY)
#define SFT_QSPI1_SPI_STATUS_SPITXBUSY                          (14)
#define MAX_QSPI1_SPI_STATUS_SPITXBUSY                          (0x1)
#define MSK_QSPI1_SPI_STATUS_SPITXBUSY                          (0x1 << SFT_QSPI1_SPI_STATUS_SPITXBUSY)
#define SFT_QSPI1_SPI_STATUS_SPIRXBUSY                          (13)
#define MAX_QSPI1_SPI_STATUS_SPIRXBUSY                          (0x1)
#define MSK_QSPI1_SPI_STATUS_SPIRXBUSY                          (0x1 << SFT_QSPI1_SPI_STATUS_SPIRXBUSY)
#define SFT_QSPI1_SPI_STATUS_SPI_CS                             (12)
#define MAX_QSPI1_SPI_STATUS_SPI_CS                             (0x1)
#define MSK_QSPI1_SPI_STATUS_SPI_CS                             (0x1 << SFT_QSPI1_SPI_STATUS_SPI_CS)
#define SFT_QSPI1_SPI_STATUS_CMD_START_FAIL                     (4)
#define MAX_QSPI1_SPI_STATUS_CMD_START_FAIL                     (0x1)
#define MSK_QSPI1_SPI_STATUS_CMD_START_FAIL                     (0x1 << SFT_QSPI1_SPI_STATUS_CMD_START_FAIL)
#define SFT_QSPI1_SPI_STATUS_SPIDONE                            (3)
#define MAX_QSPI1_SPI_STATUS_SPIDONE                            (0x1)
#define MSK_QSPI1_SPI_STATUS_SPIDONE                            (0x1 << SFT_QSPI1_SPI_STATUS_SPIDONE)
#define SFT_QSPI1_SPI_STATUS_CMD_START_DONE                     (2)
#define MAX_QSPI1_SPI_STATUS_CMD_START_DONE                     (0x1)
#define MSK_QSPI1_SPI_STATUS_CMD_START_DONE                     (0x1 << SFT_QSPI1_SPI_STATUS_CMD_START_DONE)
#define SFT_QSPI1_SPI_STATUS_SPITXDONE                          (1)
#define MAX_QSPI1_SPI_STATUS_SPITXDONE                          (0x1)
#define MSK_QSPI1_SPI_STATUS_SPITXDONE                          (0x1 << SFT_QSPI1_SPI_STATUS_SPITXDONE)
#define SFT_QSPI1_SPI_STATUS_SPIRXDONE                          (0)
#define MAX_QSPI1_SPI_STATUS_SPIRXDONE                          (0x1)
#define MSK_QSPI1_SPI_STATUS_SPIRXDONE                          (0x1 << SFT_QSPI1_SPI_STATUS_SPIRXDONE)
#define REG_QSPI1_LED_WR_CONT_CMD                               (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x1D * 4))
#define SFT_QSPI1_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0)
#define MAX_QSPI1_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0xFFFFFF)
#define MSK_QSPI1_LED_WR_CONT_CMD_LED_WR_CONT_CMD               (0xFFFFFF << SFT_QSPI1_LED_WR_CONT_CMD_LED_WR_CONT_CMD)
#define REG_QSPI1_TX_FIFO                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x40 * 4))
#define REG_QSPI1_0x44                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x44 * 4))
#define REG_QSPI1_0x7C                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x7C * 4))
#define REG_QSPI1_RX_FIFO                                       (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x40 * 4))
#define REG_QSPI1_0x44                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x44 * 4))
#define REG_QSPI1_0x7C                                          (*(volatile unsigned long*)(MDU_QSPI1_BASE_ADDR + 0x7C * 4))

#define MDU_H264_BASE_ADDR                                      0x48080000
#define REG_H264_0x00                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x00 * 4))
#define SFT_H264_0x00_ENC_EN                                    (0)
#define MAX_H264_0x00_ENC_EN                                    (0x1)
#define MSK_H264_0x00_ENC_EN                                    (0x1 << SFT_H264_0x00_ENC_EN)
#define SFT_H264_0x00_KEEP_BUFFER_LEVEL                         (15)
#define MAX_H264_0x00_KEEP_BUFFER_LEVEL                         (0x1)
#define MSK_H264_0x00_KEEP_BUFFER_LEVEL                         (0x1 << SFT_H264_0x00_KEEP_BUFFER_LEVEL)
#define REG_H264_0x01                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x01 * 4))
#define SFT_H264_0x01_IMG_WIDTH                                 (0)
#define MAX_H264_0x01_IMG_WIDTH                                 (0x7FF)
#define MSK_H264_0x01_IMG_WIDTH                                 (0x7FF << SFT_H264_0x01_IMG_WIDTH)
#define REG_H264_0x0A                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x0A * 4))
#define SFT_H264_0x0A_IFRAME_D_GAIN                             (0)
#define MAX_H264_0x0A_IFRAME_D_GAIN                             (0xFF)
#define MSK_H264_0x0A_IFRAME_D_GAIN                             (0xFF << SFT_H264_0x0A_IFRAME_D_GAIN)
#define REG_H264_0x17                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x17 * 4))
#define SFT_H264_0x17_NAL_ALIGN                                 (13)
#define MAX_H264_0x17_NAL_ALIGN                                 (0x1)
#define MSK_H264_0x17_NAL_ALIGN                                 (0x1 << SFT_H264_0x17_NAL_ALIGN)
#define SFT_H264_0x17_CONS_IPRED                                (14)
#define MAX_H264_0x17_CONS_IPRED                                (0x1)
#define MSK_H264_0x17_CONS_IPRED                                (0x1 << SFT_H264_0x17_CONS_IPRED)
#define REG_H264_0x1C                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x1C * 4))
#define SFT_H264_0x1C_PFRAME_MIN_QP                             (0)
#define MAX_H264_0x1C_PFRAME_MIN_QP                             (0x3F)
#define MSK_H264_0x1C_PFRAME_MIN_QP                             (0x3F << SFT_H264_0x1C_PFRAME_MIN_QP)
#define REG_H264_0x1E                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x1E * 4))
#define SFT_H264_0x1E_PBITS_FACT5                               (5)
#define MAX_H264_0x1E_PBITS_FACT5                               (0x1F)
#define MSK_H264_0x1E_PBITS_FACT5                               (0x1F << SFT_H264_0x1E_PBITS_FACT5)
#define REG_H264_0x24                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x24 * 4))
#define SFT_H264_0x24_CPB_SIZE_SCALE                            (4)
#define MAX_H264_0x24_CPB_SIZE_SCALE                            (0xF)
#define MSK_H264_0x24_CPB_SIZE_SCALE                            (0xF << SFT_H264_0x24_CPB_SIZE_SCALE)
#define REG_H264_0x41                                           (*(volatile unsigned long*)(MDU_H264_BASE_ADDR + 0x41 * 4))

#define MDU_LCD_DISP_BASE_ADDR                                  0x48060000
#define REG_LCD_DISP_0x00                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x00 * 4))
#define REG_LCD_DISP_0x01                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x01 * 4))
#define REG_LCD_DISP_0x02                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x02 * 4))
#define SFT_LCD_DISP_0x02_SOFT_RESET                            (0)
#define MAX_LCD_DISP_0x02_SOFT_RESET                            (0x1)
#define MSK_LCD_DISP_0x02_SOFT_RESET                            (0x1 << SFT_LCD_DISP_0x02_SOFT_RESET)
#define SFT_LCD_DISP_0x02_CLK_GATE                              (1)
#define MAX_LCD_DISP_0x02_CLK_GATE                              (0x1)
#define MSK_LCD_DISP_0x02_CLK_GATE                              (0x1 << SFT_LCD_DISP_0x02_CLK_GATE)
#define REG_LCD_DISP_0x03                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x03 * 4))
#define REG_LCD_DISP_0x04                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x04 * 4))
#define SFT_LCD_DISP_0x04_RGB_INT_EN                            (0)
#define MAX_LCD_DISP_0x04_RGB_INT_EN                            (0x3)
#define MSK_LCD_DISP_0x04_RGB_INT_EN                            (0x3 << SFT_LCD_DISP_0x04_RGB_INT_EN)
#define SFT_LCD_DISP_0x04_I8080_INT_EN                          (2)
#define MAX_LCD_DISP_0x04_I8080_INT_EN                          (0x3)
#define MSK_LCD_DISP_0x04_I8080_INT_EN                          (0x3 << SFT_LCD_DISP_0x04_I8080_INT_EN)
#define SFT_LCD_DISP_0x04_INT_RGB_SOF                           (4)
#define MAX_LCD_DISP_0x04_INT_RGB_SOF                           (0x1)
#define MSK_LCD_DISP_0x04_INT_RGB_SOF                           (0x1 << SFT_LCD_DISP_0x04_INT_RGB_SOF)
#define SFT_LCD_DISP_0x04_INT_RGB_EOF                           (5)
#define MAX_LCD_DISP_0x04_INT_RGB_EOF                           (0x1)
#define MSK_LCD_DISP_0x04_INT_RGB_EOF                           (0x1 << SFT_LCD_DISP_0x04_INT_RGB_EOF)
#define SFT_LCD_DISP_0x04_INT_I8080_SOF                         (6)
#define MAX_LCD_DISP_0x04_INT_I8080_SOF                         (0x1)
#define MSK_LCD_DISP_0x04_INT_I8080_SOF                         (0x1 << SFT_LCD_DISP_0x04_INT_I8080_SOF)
#define SFT_LCD_DISP_0x04_INT_I8080_EOF                         (7)
#define MAX_LCD_DISP_0x04_INT_I8080_EOF                         (0x1)
#define MSK_LCD_DISP_0x04_INT_I8080_EOF                         (0x1 << SFT_LCD_DISP_0x04_INT_I8080_EOF)
#define SFT_LCD_DISP_0x04_INT_DE                                (8)
#define MAX_LCD_DISP_0x04_INT_DE                                (0x1)
#define MSK_LCD_DISP_0x04_INT_DE                                (0x1 << SFT_LCD_DISP_0x04_INT_DE)
#define SFT_LCD_DISP_0x04_DE_INT_EN                             (27)
#define MAX_LCD_DISP_0x04_DE_INT_EN                             (0x1)
#define MSK_LCD_DISP_0x04_DE_INT_EN                             (0x1 << SFT_LCD_DISP_0x04_DE_INT_EN)
#define SFT_LCD_DISP_0x04_DISCONTI_MODE                         (28)
#define MAX_LCD_DISP_0x04_DISCONTI_MODE                         (0x1)
#define MSK_LCD_DISP_0x04_DISCONTI_MODE                         (0x1 << SFT_LCD_DISP_0x04_DISCONTI_MODE)
#define REG_LCD_DISP_0x05                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x05 * 4))
#define SFT_LCD_DISP_0x05_X_PIXEL                               (0)
#define MAX_LCD_DISP_0x05_X_PIXEL                               (0x7FF)
#define MSK_LCD_DISP_0x05_X_PIXEL                               (0x7FF << SFT_LCD_DISP_0x05_X_PIXEL)
#define SFT_LCD_DISP_0x05_DCLK_REV                              (11)
#define MAX_LCD_DISP_0x05_DCLK_REV                              (0x1)
#define MSK_LCD_DISP_0x05_DCLK_REV                              (0x1 << SFT_LCD_DISP_0x05_DCLK_REV)
#define SFT_LCD_DISP_0x05_Y_PIXEL                               (12)
#define MAX_LCD_DISP_0x05_Y_PIXEL                               (0x7FF)
#define MSK_LCD_DISP_0x05_Y_PIXEL                               (0x7FF << SFT_LCD_DISP_0x05_Y_PIXEL)
#define SFT_LCD_DISP_0x05_RGB_DISP_ON                           (24)
#define MAX_LCD_DISP_0x05_RGB_DISP_ON                           (0x1)
#define MSK_LCD_DISP_0x05_RGB_DISP_ON                           (0x1 << SFT_LCD_DISP_0x05_RGB_DISP_ON)
#define SFT_LCD_DISP_0x05_RGB_ON                                (25)
#define MAX_LCD_DISP_0x05_RGB_ON                                (0x1)
#define MSK_LCD_DISP_0x05_RGB_ON                                (0x1 << SFT_LCD_DISP_0x05_RGB_ON)
#define SFT_LCD_DISP_0x05_LAY_ON                                (26)
#define MAX_LCD_DISP_0x05_LAY_ON                                (0x1)
#define MSK_LCD_DISP_0x05_LAY_ON                                (0x1 << SFT_LCD_DISP_0x05_LAY_ON)
#define REG_LCD_DISP_0x07                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x07 * 4))
#define SFT_LCD_DISP_0x07_HSYNC_BACK_PORCH                      (0)
#define MAX_LCD_DISP_0x07_HSYNC_BACK_PORCH                      (0xFF)
#define MSK_LCD_DISP_0x07_HSYNC_BACK_PORCH                      (0xFF << SFT_LCD_DISP_0x07_HSYNC_BACK_PORCH)
#define SFT_LCD_DISP_0x07_HSYNC_FRONT_PORCH                     (8)
#define MAX_LCD_DISP_0x07_HSYNC_FRONT_PORCH                     (0x7F)
#define MSK_LCD_DISP_0x07_HSYNC_FRONT_PORCH                     (0x7F << SFT_LCD_DISP_0x07_HSYNC_FRONT_PORCH)
#define SFT_LCD_DISP_0x07_VSYNC_BACK_PORCH                      (15)
#define MAX_LCD_DISP_0x07_VSYNC_BACK_PORCH                      (0x1F)
#define MSK_LCD_DISP_0x07_VSYNC_BACK_PORCH                      (0x1F << SFT_LCD_DISP_0x07_VSYNC_BACK_PORCH)
#define SFT_LCD_DISP_0x07_VSYNC_FRONT_PORCH                     (20)
#define MAX_LCD_DISP_0x07_VSYNC_FRONT_PORCH                     (0x7F)
#define MSK_LCD_DISP_0x07_VSYNC_FRONT_PORCH                     (0x7F << SFT_LCD_DISP_0x07_VSYNC_FRONT_PORCH)
#define SFT_LCD_DISP_0x07_YUV_SEL                               (28)
#define MAX_LCD_DISP_0x07_YUV_SEL                               (0x7)
#define MSK_LCD_DISP_0x07_YUV_SEL                               (0x7 << SFT_LCD_DISP_0x07_YUV_SEL)
#define REG_LCD_DISP_0x08                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x08 * 4))
#define SFT_LCD_DISP_0x08_I8080_DISP_EN                         (0)
#define MAX_LCD_DISP_0x08_I8080_DISP_EN                         (0x1)
#define MSK_LCD_DISP_0x08_I8080_DISP_EN                         (0x1 << SFT_LCD_DISP_0x08_I8080_DISP_EN)
#define SFT_LCD_DISP_0x08_I8080_DAT_ON                          (1)
#define MAX_LCD_DISP_0x08_I8080_DAT_ON                          (0x1)
#define MSK_LCD_DISP_0x08_I8080_DAT_ON                          (0x1 << SFT_LCD_DISP_0x08_I8080_DAT_ON)
#define SFT_LCD_DISP_0x08_I8080_FIFO_MODE                       (2)
#define MAX_LCD_DISP_0x08_I8080_FIFO_MODE                       (0x1)
#define MSK_LCD_DISP_0x08_I8080_FIFO_MODE                       (0x1 << SFT_LCD_DISP_0x08_I8080_FIFO_MODE)
#define SFT_LCD_DISP_0x08_I8080_FIFO_CLR                        (3)
#define MAX_LCD_DISP_0x08_I8080_FIFO_CLR                        (0x1)
#define MSK_LCD_DISP_0x08_I8080_FIFO_CLR                        (0x1 << SFT_LCD_DISP_0x08_I8080_FIFO_CLR)
#define SFT_LCD_DISP_0x08_I8080_CMDFIFO_CLR                     (4)
#define MAX_LCD_DISP_0x08_I8080_CMDFIFO_CLR                     (0x1)
#define MSK_LCD_DISP_0x08_I8080_CMDFIFO_CLR                     (0x1 << SFT_LCD_DISP_0x08_I8080_CMDFIFO_CLR)
#define SFT_LCD_DISP_0x08_GPIO_I8080_ON                         (7)
#define MAX_LCD_DISP_0x08_GPIO_I8080_ON                         (0x1)
#define MSK_LCD_DISP_0x08_GPIO_I8080_ON                         (0x1 << SFT_LCD_DISP_0x08_GPIO_I8080_ON)
#define SFT_LCD_DISP_0x08_TIK_CNT                               (8)
#define MAX_LCD_DISP_0x08_TIK_CNT                               (0x3)
#define MSK_LCD_DISP_0x08_TIK_CNT                               (0x3 << SFT_LCD_DISP_0x08_TIK_CNT)
#define SFT_LCD_DISP_0x08_I8080_1MS_COUNT                       (12)
#define MAX_LCD_DISP_0x08_I8080_1MS_COUNT                       (0x1FF)
#define MSK_LCD_DISP_0x08_I8080_1MS_COUNT                       (0x1FF << SFT_LCD_DISP_0x08_I8080_1MS_COUNT)
#define REG_LCD_DISP_0x09                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x09 * 4))
#define SFT_LCD_DISP_0x09_I8080_CMD_FIFO                        (0)
#define MAX_LCD_DISP_0x09_I8080_CMD_FIFO                        (0xFFFF)
#define MSK_LCD_DISP_0x09_I8080_CMD_FIFO                        (0xFFFF << SFT_LCD_DISP_0x09_I8080_CMD_FIFO)
#define REG_LCD_DISP_0x0A                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0A * 4))
#define REG_LCD_DISP_0x0B                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0B * 4))
#define SFT_LCD_DISP_0x0B_CMD_WR_THRD                           (8)
#define MAX_LCD_DISP_0x0B_CMD_WR_THRD                           (0xFF)
#define MSK_LCD_DISP_0x0B_CMD_WR_THRD                           (0xFF << SFT_LCD_DISP_0x0B_CMD_WR_THRD)
#define SFT_LCD_DISP_0x0B_CMD_RD_THRD                           (24)
#define MAX_LCD_DISP_0x0B_CMD_RD_THRD                           (0xFF)
#define MSK_LCD_DISP_0x0B_CMD_RD_THRD                           (0xFF << SFT_LCD_DISP_0x0B_CMD_RD_THRD)
#define REG_LCD_DISP_0x0C                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0C * 4))
#define SFT_LCD_DISP_0x0C_RGB_VER_CNT                           (0)
#define MAX_LCD_DISP_0x0C_RGB_VER_CNT                           (0x7FF)
#define MSK_LCD_DISP_0x0C_RGB_VER_CNT                           (0x7FF << SFT_LCD_DISP_0x0C_RGB_VER_CNT)
#define SFT_LCD_DISP_0x0C_I8080_CMD_CFG_DONE                    (11)
#define MAX_LCD_DISP_0x0C_I8080_CMD_CFG_DONE                    (0x1)
#define MSK_LCD_DISP_0x0C_I8080_CMD_CFG_DONE                    (0x1 << SFT_LCD_DISP_0x0C_I8080_CMD_CFG_DONE)
#define SFT_LCD_DISP_0x0C_I8080_VER_CNT                         (12)
#define MAX_LCD_DISP_0x0C_I8080_VER_CNT                         (0x7FF)
#define MSK_LCD_DISP_0x0C_I8080_VER_CNT                         (0x7FF << SFT_LCD_DISP_0x0C_I8080_VER_CNT)
#define SFT_LCD_DISP_0x0C_DISP_FIFO_EMPTY                       (23)
#define MAX_LCD_DISP_0x0C_DISP_FIFO_EMPTY                       (0x1)
#define MSK_LCD_DISP_0x0C_DISP_FIFO_EMPTY                       (0x1 << SFT_LCD_DISP_0x0C_DISP_FIFO_EMPTY)
#define SFT_LCD_DISP_0x0C_DISP_FIFO_NEAR_FULL                   (24)
#define MAX_LCD_DISP_0x0C_DISP_FIFO_NEAR_FULL                   (0x1)
#define MSK_LCD_DISP_0x0C_DISP_FIFO_NEAR_FULL                   (0x1 << SFT_LCD_DISP_0x0C_DISP_FIFO_NEAR_FULL)
#define REG_LCD_DISP_0x0D                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0D * 4))
#define SFT_LCD_DISP_0x0D_HSYNC_BACK_LOW                        (0)
#define MAX_LCD_DISP_0x0D_HSYNC_BACK_LOW                        (0x3F)
#define MSK_LCD_DISP_0x0D_HSYNC_BACK_LOW                        (0x3F << SFT_LCD_DISP_0x0D_HSYNC_BACK_LOW)
#define SFT_LCD_DISP_0x0D_VSYNC_BACK_LOW                        (8)
#define MAX_LCD_DISP_0x0D_VSYNC_BACK_LOW                        (0x3F)
#define MSK_LCD_DISP_0x0D_VSYNC_BACK_LOW                        (0x3F << SFT_LCD_DISP_0x0D_VSYNC_BACK_LOW)
#define SFT_LCD_DISP_0x0D_PFC_PIXEL_REVE                        (16)
#define MAX_LCD_DISP_0x0D_PFC_PIXEL_REVE                        (0x1)
#define MSK_LCD_DISP_0x0D_PFC_PIXEL_REVE                        (0x1 << SFT_LCD_DISP_0x0D_PFC_PIXEL_REVE)
#define REG_LCD_DISP_0x0E                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0E * 4))
#define SFT_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_L                 (0)
#define MAX_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_L                 (0x7FF)
#define MSK_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_L                 (0x7FF << SFT_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_L)
#define SFT_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_R                 (16)
#define MAX_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_R                 (0x7FF)
#define MSK_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_R                 (0x7FF << SFT_LCD_DISP_0x0E_PARTIAL_OFFSET_CLUM_R)
#define SFT_LCD_DISP_0x0E_PARTIAL_AREA_ENA                      (28)
#define MAX_LCD_DISP_0x0E_PARTIAL_AREA_ENA                      (0x1)
#define MSK_LCD_DISP_0x0E_PARTIAL_AREA_ENA                      (0x1 << SFT_LCD_DISP_0x0E_PARTIAL_AREA_ENA)
#define REG_LCD_DISP_0x0F                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x0F * 4))
#define SFT_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_L                 (0)
#define MAX_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_L                 (0x7FF)
#define MSK_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_L                 (0x7FF << SFT_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_L)
#define SFT_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_R                 (16)
#define MAX_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_R                 (0x7FF)
#define MSK_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_R                 (0x7FF << SFT_LCD_DISP_0x0F_PARTIAL_OFFSET_CLUM_R)
#define REG_LCD_DISP_0x10                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x10 * 4))
#define SFT_LCD_DISP_0x10_DAT_WR_THRD                           (8)
#define MAX_LCD_DISP_0x10_DAT_WR_THRD                           (0x1FF)
#define MSK_LCD_DISP_0x10_DAT_WR_THRD                           (0x1FF << SFT_LCD_DISP_0x10_DAT_WR_THRD)
#define SFT_LCD_DISP_0x10_DAT_RD_THRD                           (20)
#define MAX_LCD_DISP_0x10_DAT_RD_THRD                           (0x1FF)
#define MSK_LCD_DISP_0x10_DAT_RD_THRD                           (0x1FF << SFT_LCD_DISP_0x10_DAT_RD_THRD)
#define REG_LCD_DISP_0x11                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x11 * 4))
#define REG_LCD_DISP_0x12                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x12 * 4))
#define SFT_LCD_DISP_0x12_DISP_FIFO_WRCNT                       (0)
#define MAX_LCD_DISP_0x12_DISP_FIFO_WRCNT                       (0x3FF)
#define MSK_LCD_DISP_0x12_DISP_FIFO_WRCNT                       (0x3FF << SFT_LCD_DISP_0x12_DISP_FIFO_WRCNT)
#define SFT_LCD_DISP_0x12_DISP_FIFO_NEAREMPTY                   (12)
#define MAX_LCD_DISP_0x12_DISP_FIFO_NEAREMPTY                   (0x1)
#define MSK_LCD_DISP_0x12_DISP_FIFO_NEAREMPTY                   (0x1 << SFT_LCD_DISP_0x12_DISP_FIFO_NEAREMPTY)
#define SFT_LCD_DISP_0x12_DISP_FIFO_EMPTY                       (13)
#define MAX_LCD_DISP_0x12_DISP_FIFO_EMPTY                       (0x1)
#define MSK_LCD_DISP_0x12_DISP_FIFO_EMPTY                       (0x1 << SFT_LCD_DISP_0x12_DISP_FIFO_EMPTY)
#define SFT_LCD_DISP_0x12_DISP_FIFO_RDCNT                       (16)
#define MAX_LCD_DISP_0x12_DISP_FIFO_RDCNT                       (0x3FF)
#define MSK_LCD_DISP_0x12_DISP_FIFO_RDCNT                       (0x3FF << SFT_LCD_DISP_0x12_DISP_FIFO_RDCNT)
#define REG_LCD_DISP_0x13                                       (*(volatile unsigned long*)(MDU_LCD_DISP_BASE_ADDR + 0x13 * 4))
#define SFT_LCD_DISP_0x13_I8080_CMD_PARA_COUNT                  (0)
#define MAX_LCD_DISP_0x13_I8080_CMD_PARA_COUNT                  (0x3FFFFF)
#define MSK_LCD_DISP_0x13_I8080_CMD_PARA_COUNT                  (0x3FFFFF << SFT_LCD_DISP_0x13_I8080_CMD_PARA_COUNT)

#define MDU_SDIO_BASE_ADDR                                      0x458d0000
#define REG_SDIO_0x00                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x00 * 4))
#define REG_SDIO_0x01                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x01 * 4))
#define REG_SDIO_0x02                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x02 * 4))
#define SFT_SDIO_0x02_SOFT_RESETN                               (0)
#define MAX_SDIO_0x02_SOFT_RESETN                               (0x1)
#define MSK_SDIO_0x02_SOFT_RESETN                               (0x1 << SFT_SDIO_0x02_SOFT_RESETN)
#define SFT_SDIO_0x02_BPS_CLKGATE                               (1)
#define MAX_SDIO_0x02_BPS_CLKGATE                               (0x1)
#define MSK_SDIO_0x02_BPS_CLKGATE                               (0x1 << SFT_SDIO_0x02_BPS_CLKGATE)
#define REG_SDIO_0x03                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x03 * 4))
#define REG_SDIO_0x04                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x04 * 4))
#define SFT_SDIO_0x04_SD_CMD_START                              (0)
#define MAX_SDIO_0x04_SD_CMD_START                              (0x1)
#define MSK_SDIO_0x04_SD_CMD_START                              (0x1 << SFT_SDIO_0x04_SD_CMD_START)
#define SFT_SDIO_0x04_SD_CMD_RSP                                (1)
#define MAX_SDIO_0x04_SD_CMD_RSP                                (0x1)
#define MSK_SDIO_0x04_SD_CMD_RSP                                (0x1 << SFT_SDIO_0x04_SD_CMD_RSP)
#define SFT_SDIO_0x04_SD_CMD_LONG                               (2)
#define MAX_SDIO_0x04_SD_CMD_LONG                               (0x1)
#define MSK_SDIO_0x04_SD_CMD_LONG                               (0x1 << SFT_SDIO_0x04_SD_CMD_LONG)
#define SFT_SDIO_0x04_SD_CMD_CRC_CHECK                          (3)
#define MAX_SDIO_0x04_SD_CMD_CRC_CHECK                          (0x1)
#define MSK_SDIO_0x04_SD_CMD_CRC_CHECK                          (0x1 << SFT_SDIO_0x04_SD_CMD_CRC_CHECK)
#define SFT_SDIO_0x04_CMD_INDEX                                 (4)
#define MAX_SDIO_0x04_CMD_INDEX                                 (0x3F)
#define MSK_SDIO_0x04_CMD_INDEX                                 (0x3F << SFT_SDIO_0x04_CMD_INDEX)
#define REG_SDIO_0x05                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x05 * 4))
#define REG_SDIO_0x06                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x06 * 4))
#define REG_SDIO_0x07                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x07 * 4))
#define SFT_SDIO_0x07_SD_DATA_EN                                (0)
#define MAX_SDIO_0x07_SD_DATA_EN                                (0x1)
#define MSK_SDIO_0x07_SD_DATA_EN                                (0x1 << SFT_SDIO_0x07_SD_DATA_EN)
#define SFT_SDIO_0x07_SD_DATA_STOP_EN                           (1)
#define MAX_SDIO_0x07_SD_DATA_STOP_EN                           (0x1)
#define MSK_SDIO_0x07_SD_DATA_STOP_EN                           (0x1 << SFT_SDIO_0x07_SD_DATA_STOP_EN)
#define SFT_SDIO_0x07_SD_DATA_BUS                               (2)
#define MAX_SDIO_0x07_SD_DATA_BUS                               (0x1)
#define MSK_SDIO_0x07_SD_DATA_BUS                               (0x1 << SFT_SDIO_0x07_SD_DATA_BUS)
#define SFT_SDIO_0x07_SD_DATA_MUL_BLK                           (3)
#define MAX_SDIO_0x07_SD_DATA_MUL_BLK                           (0x1)
#define MSK_SDIO_0x07_SD_DATA_MUL_BLK                           (0x1 << SFT_SDIO_0x07_SD_DATA_MUL_BLK)
#define SFT_SDIO_0x07_SD_DATA_BLK                               (4)
#define MAX_SDIO_0x07_SD_DATA_BLK                               (0xFFF)
#define MSK_SDIO_0x07_SD_DATA_BLK                               (0xFFF << SFT_SDIO_0x07_SD_DATA_BLK)
#define SFT_SDIO_0x07_SD_START_WR_EN                            (16)
#define MAX_SDIO_0x07_SD_START_WR_EN                            (0x1)
#define MSK_SDIO_0x07_SD_START_WR_EN                            (0x1 << SFT_SDIO_0x07_SD_START_WR_EN)
#define SFT_SDIO_0x07_SD_BYTE_SEL                               (17)
#define MAX_SDIO_0x07_SD_BYTE_SEL                               (0x1)
#define MSK_SDIO_0x07_SD_BYTE_SEL                               (0x1 << SFT_SDIO_0x07_SD_BYTE_SEL)
#define REG_SDIO_0x08                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x08 * 4))
#define REG_SDIO_0x09                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x09 * 4))
#define REG_SDIO_0x0A                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0A * 4))
#define REG_SDIO_0x0B                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0B * 4))
#define REG_SDIO_0x0C                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0C * 4))
#define REG_SDIO_0x0D                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0D * 4))
#define SFT_SDIO_0x0D_SD_CMD_SEND_NORSP_END_INT                 (0)
#define MAX_SDIO_0x0D_SD_CMD_SEND_NORSP_END_INT                 (0x1)
#define MSK_SDIO_0x0D_SD_CMD_SEND_NORSP_END_INT                 (0x1 << SFT_SDIO_0x0D_SD_CMD_SEND_NORSP_END_INT)
#define SFT_SDIO_0x0D_SD_CMD_SEND_RSP_END_INT                   (1)
#define MAX_SDIO_0x0D_SD_CMD_SEND_RSP_END_INT                   (0x1)
#define MSK_SDIO_0x0D_SD_CMD_SEND_RSP_END_INT                   (0x1 << SFT_SDIO_0x0D_SD_CMD_SEND_RSP_END_INT)
#define SFT_SDIO_0x0D_SD_CMD_SEND_RSP_TIMEOUT_INT               (2)
#define MAX_SDIO_0x0D_SD_CMD_SEND_RSP_TIMEOUT_INT               (0x1)
#define MSK_SDIO_0x0D_SD_CMD_SEND_RSP_TIMEOUT_INT               (0x1 << SFT_SDIO_0x0D_SD_CMD_SEND_RSP_TIMEOUT_INT)
#define SFT_SDIO_0x0D_SD_DATA_REC_END_INT                       (3)
#define MAX_SDIO_0x0D_SD_DATA_REC_END_INT                       (0x1)
#define MSK_SDIO_0x0D_SD_DATA_REC_END_INT                       (0x1 << SFT_SDIO_0x0D_SD_DATA_REC_END_INT)
#define SFT_SDIO_0x0D_SD_DATA_WR_END_INT                        (4)
#define MAX_SDIO_0x0D_SD_DATA_WR_END_INT                        (0x1)
#define MSK_SDIO_0x0D_SD_DATA_WR_END_INT                        (0x1 << SFT_SDIO_0x0D_SD_DATA_WR_END_INT)
#define SFT_SDIO_0x0D_SD_DATA_TIME_OUT_INT                      (5)
#define MAX_SDIO_0x0D_SD_DATA_TIME_OUT_INT                      (0x1)
#define MSK_SDIO_0x0D_SD_DATA_TIME_OUT_INT                      (0x1 << SFT_SDIO_0x0D_SD_DATA_TIME_OUT_INT)
#define SFT_SDIO_0x0D_RX_FIFO_NEED_READ                         (6)
#define MAX_SDIO_0x0D_RX_FIFO_NEED_READ                         (0x1)
#define MSK_SDIO_0x0D_RX_FIFO_NEED_READ                         (0x1 << SFT_SDIO_0x0D_RX_FIFO_NEED_READ)
#define SFT_SDIO_0x0D_TX_FIFO_NEED_WRITE                        (7)
#define MAX_SDIO_0x0D_TX_FIFO_NEED_WRITE                        (0x1)
#define MSK_SDIO_0x0D_TX_FIFO_NEED_WRITE                        (0x1 << SFT_SDIO_0x0D_TX_FIFO_NEED_WRITE)
#define SFT_SDIO_0x0D_RX_OV                                     (8)
#define MAX_SDIO_0x0D_RX_OV                                     (0x1)
#define MSK_SDIO_0x0D_RX_OV                                     (0x1 << SFT_SDIO_0x0D_RX_OV)
#define SFT_SDIO_0x0D_TX_FIFO_EMPT                              (9)
#define MAX_SDIO_0x0D_TX_FIFO_EMPT                              (0x1)
#define MSK_SDIO_0x0D_TX_FIFO_EMPT                              (0x1 << SFT_SDIO_0x0D_TX_FIFO_EMPT)
#define SFT_SDIO_0x0D_SD_RSP_CMD_CRC_OK                         (10)
#define MAX_SDIO_0x0D_SD_RSP_CMD_CRC_OK                         (0x1)
#define MSK_SDIO_0x0D_SD_RSP_CMD_CRC_OK                         (0x1 << SFT_SDIO_0x0D_SD_RSP_CMD_CRC_OK)
#define SFT_SDIO_0x0D_SD_RSP_CMD_CRC_FAIL                       (11)
#define MAX_SDIO_0x0D_SD_RSP_CMD_CRC_FAIL                       (0x1)
#define MSK_SDIO_0x0D_SD_RSP_CMD_CRC_FAIL                       (0x1 << SFT_SDIO_0x0D_SD_RSP_CMD_CRC_FAIL)
#define SFT_SDIO_0x0D_SD_DATA_CRC_OK                            (12)
#define MAX_SDIO_0x0D_SD_DATA_CRC_OK                            (0x1)
#define MSK_SDIO_0x0D_SD_DATA_CRC_OK                            (0x1 << SFT_SDIO_0x0D_SD_DATA_CRC_OK)
#define SFT_SDIO_0x0D_SD_DATA_CRC_FAIL                          (13)
#define MAX_SDIO_0x0D_SD_DATA_CRC_FAIL                          (0x1)
#define MSK_SDIO_0x0D_SD_DATA_CRC_FAIL                          (0x1 << SFT_SDIO_0x0D_SD_DATA_CRC_FAIL)
#define SFT_SDIO_0x0D_SD_RSP_INDEX                              (14)
#define MAX_SDIO_0x0D_SD_RSP_INDEX                              (0x3F)
#define MSK_SDIO_0x0D_SD_RSP_INDEX                              (0x3F << SFT_SDIO_0x0D_SD_RSP_INDEX)
#define SFT_SDIO_0x0D_WR_STATUS                                 (20)
#define MAX_SDIO_0x0D_WR_STATUS                                 (0x7)
#define MSK_SDIO_0x0D_WR_STATUS                                 (0x7 << SFT_SDIO_0x0D_WR_STATUS)
#define SFT_SDIO_0x0D_DATA_BUSY                                 (23)
#define MAX_SDIO_0x0D_DATA_BUSY                                 (0x1)
#define MSK_SDIO_0x0D_DATA_BUSY                                 (0x1 << SFT_SDIO_0x0D_DATA_BUSY)
#define SFT_SDIO_0x0D_CMD_S_RES_END_INT                         (24)
#define MAX_SDIO_0x0D_CMD_S_RES_END_INT                         (0x1)
#define MSK_SDIO_0x0D_CMD_S_RES_END_INT                         (0x1 << SFT_SDIO_0x0D_CMD_S_RES_END_INT)
#define SFT_SDIO_0x0D_DAT_S_WR_WAI_INT                          (25)
#define MAX_SDIO_0x0D_DAT_S_WR_WAI_INT                          (0x1)
#define MSK_SDIO_0x0D_DAT_S_WR_WAI_INT                          (0x1 << SFT_SDIO_0x0D_DAT_S_WR_WAI_INT)
#define SFT_SDIO_0x0D_DAT_S_RD_BUS_INT                          (26)
#define MAX_SDIO_0x0D_DAT_S_RD_BUS_INT                          (0x1)
#define MSK_SDIO_0x0D_DAT_S_RD_BUS_INT                          (0x1 << SFT_SDIO_0x0D_DAT_S_RD_BUS_INT)
#define REG_SDIO_0x0E                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0E * 4))
#define SFT_SDIO_0x0E_SD_CMD_SEND_NORSP_END_MASK                (0)
#define MAX_SDIO_0x0E_SD_CMD_SEND_NORSP_END_MASK                (0x1)
#define MSK_SDIO_0x0E_SD_CMD_SEND_NORSP_END_MASK                (0x1 << SFT_SDIO_0x0E_SD_CMD_SEND_NORSP_END_MASK)
#define SFT_SDIO_0x0E_SD_CMD_SEND_RSP_END_MASK                  (1)
#define MAX_SDIO_0x0E_SD_CMD_SEND_RSP_END_MASK                  (0x1)
#define MSK_SDIO_0x0E_SD_CMD_SEND_RSP_END_MASK                  (0x1 << SFT_SDIO_0x0E_SD_CMD_SEND_RSP_END_MASK)
#define SFT_SDIO_0x0E_SD_CMD_SEND_RSP_TIMEOUT_MASK              (2)
#define MAX_SDIO_0x0E_SD_CMD_SEND_RSP_TIMEOUT_MASK              (0x1)
#define MSK_SDIO_0x0E_SD_CMD_SEND_RSP_TIMEOUT_MASK              (0x1 << SFT_SDIO_0x0E_SD_CMD_SEND_RSP_TIMEOUT_MASK)
#define SFT_SDIO_0x0E_SD_DATA_REC_END_MASK                      (3)
#define MAX_SDIO_0x0E_SD_DATA_REC_END_MASK                      (0x1)
#define MSK_SDIO_0x0E_SD_DATA_REC_END_MASK                      (0x1 << SFT_SDIO_0x0E_SD_DATA_REC_END_MASK)
#define SFT_SDIO_0x0E_SD_DATA_WR_END_MASK                       (4)
#define MAX_SDIO_0x0E_SD_DATA_WR_END_MASK                       (0x1)
#define MSK_SDIO_0x0E_SD_DATA_WR_END_MASK                       (0x1 << SFT_SDIO_0x0E_SD_DATA_WR_END_MASK)
#define SFT_SDIO_0x0E_SD_DATA_TIME_OUT_MASK                     (5)
#define MAX_SDIO_0x0E_SD_DATA_TIME_OUT_MASK                     (0x1)
#define MSK_SDIO_0x0E_SD_DATA_TIME_OUT_MASK                     (0x1 << SFT_SDIO_0x0E_SD_DATA_TIME_OUT_MASK)
#define SFT_SDIO_0x0E_RX_FIFO_NEED_READ_MASK                    (6)
#define MAX_SDIO_0x0E_RX_FIFO_NEED_READ_MASK                    (0x1)
#define MSK_SDIO_0x0E_RX_FIFO_NEED_READ_MASK                    (0x1 << SFT_SDIO_0x0E_RX_FIFO_NEED_READ_MASK)
#define SFT_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK                   (7)
#define MAX_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK                   (0x1)
#define MSK_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK                   (0x1 << SFT_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK)
#define SFT_SDIO_0x0E_RX_OV_MASK                                (8)
#define MAX_SDIO_0x0E_RX_OV_MASK                                (0x1)
#define MSK_SDIO_0x0E_RX_OV_MASK                                (0x1 << SFT_SDIO_0x0E_RX_OV_MASK)
#define SFT_SDIO_0x0E_TX_FIFO_EMPT_MASK                         (9)
#define MAX_SDIO_0x0E_TX_FIFO_EMPT_MASK                         (0x1)
#define MSK_SDIO_0x0E_TX_FIFO_EMPT_MASK                         (0x1 << SFT_SDIO_0x0E_TX_FIFO_EMPT_MASK)
#define SFT_SDIO_0x0E_CMD_S_RES_END_INT_MASK                    (10)
#define MAX_SDIO_0x0E_CMD_S_RES_END_INT_MASK                    (0x1)
#define MSK_SDIO_0x0E_CMD_S_RES_END_INT_MASK                    (0x1 << SFT_SDIO_0x0E_CMD_S_RES_END_INT_MASK)
#define SFT_SDIO_0x0E_DAT_S_WR_WAI_INT_MASK                     (11)
#define MAX_SDIO_0x0E_DAT_S_WR_WAI_INT_MASK                     (0x1)
#define MSK_SDIO_0x0E_DAT_S_WR_WAI_INT_MASK                     (0x1 << SFT_SDIO_0x0E_DAT_S_WR_WAI_INT_MASK)
#define SFT_SDIO_0x0E_DAT_S_RD_BUS_INT_MASK                     (12)
#define MAX_SDIO_0x0E_DAT_S_RD_BUS_INT_MASK                     (0x1)
#define MSK_SDIO_0x0E_DAT_S_RD_BUS_INT_MASK                     (0x1 << SFT_SDIO_0x0E_DAT_S_RD_BUS_INT_MASK)
#define SFT_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK_CG                (13)
#define MAX_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK_CG                (0x1)
#define MSK_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK_CG                (0x1 << SFT_SDIO_0x0E_TX_FIFO_NEED_WRITE_MASK_CG)
#define SFT_SDIO_0x0E_WRITE_WAIT_JUMP_SEL                       (14)
#define MAX_SDIO_0x0E_WRITE_WAIT_JUMP_SEL                       (0x1)
#define MSK_SDIO_0x0E_WRITE_WAIT_JUMP_SEL                       (0x1 << SFT_SDIO_0x0E_WRITE_WAIT_JUMP_SEL)
#define SFT_SDIO_0x0E_IDLE_STOP_JUMP_SEL                        (15)
#define MAX_SDIO_0x0E_IDLE_STOP_JUMP_SEL                        (0x1)
#define MSK_SDIO_0x0E_IDLE_STOP_JUMP_SEL                        (0x1 << SFT_SDIO_0x0E_IDLE_STOP_JUMP_SEL)
#define REG_SDIO_0x0F                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x0F * 4))
#define REG_SDIO_0x10                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x10 * 4))
#define REG_SDIO_0x11                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x11 * 4))
#define SFT_SDIO_0x11_RX_FIFO_THRESHOLD                         (0)
#define MAX_SDIO_0x11_RX_FIFO_THRESHOLD                         (0xFF)
#define MSK_SDIO_0x11_RX_FIFO_THRESHOLD                         (0xFF << SFT_SDIO_0x11_RX_FIFO_THRESHOLD)
#define SFT_SDIO_0x11_TX_FIFO_THRESHOLD                         (8)
#define MAX_SDIO_0x11_TX_FIFO_THRESHOLD                         (0xFF)
#define MSK_SDIO_0x11_TX_FIFO_THRESHOLD                         (0xFF << SFT_SDIO_0x11_TX_FIFO_THRESHOLD)
#define SFT_SDIO_0x11_RX_FIFO_RST                               (16)
#define MAX_SDIO_0x11_RX_FIFO_RST                               (0x1)
#define MSK_SDIO_0x11_RX_FIFO_RST                               (0x1 << SFT_SDIO_0x11_RX_FIFO_RST)
#define SFT_SDIO_0x11_TX_FIFO_RST                               (17)
#define MAX_SDIO_0x11_TX_FIFO_RST                               (0x1)
#define MSK_SDIO_0x11_TX_FIFO_RST                               (0x1 << SFT_SDIO_0x11_TX_FIFO_RST)
#define SFT_SDIO_0x11_RXFIFO_RD_READY                           (18)
#define MAX_SDIO_0x11_RXFIFO_RD_READY                           (0x1)
#define MSK_SDIO_0x11_RXFIFO_RD_READY                           (0x1 << SFT_SDIO_0x11_RXFIFO_RD_READY)
#define SFT_SDIO_0x11_TXFIFO_WR_READY                           (19)
#define MAX_SDIO_0x11_TXFIFO_WR_READY                           (0x1)
#define MSK_SDIO_0x11_TXFIFO_WR_READY                           (0x1 << SFT_SDIO_0x11_TXFIFO_WR_READY)
#define SFT_SDIO_0x11_SD_STA_RST                                (20)
#define MAX_SDIO_0x11_SD_STA_RST                                (0x1)
#define MSK_SDIO_0x11_SD_STA_RST                                (0x1 << SFT_SDIO_0x11_SD_STA_RST)
#define SFT_SDIO_0x11_SD_CLK_SEL                                (21)
#define MAX_SDIO_0x11_SD_CLK_SEL                                (0x3)
#define MSK_SDIO_0x11_SD_CLK_SEL                                (0x3 << SFT_SDIO_0x11_SD_CLK_SEL)
#define SFT_SDIO_0x11_SD_RD_WAIT_SEL                            (23)
#define MAX_SDIO_0x11_SD_RD_WAIT_SEL                            (0x1)
#define MSK_SDIO_0x11_SD_RD_WAIT_SEL                            (0x1 << SFT_SDIO_0x11_SD_RD_WAIT_SEL)
#define SFT_SDIO_0x11_SD_WR_WAIT_SEL                            (24)
#define MAX_SDIO_0x11_SD_WR_WAIT_SEL                            (0x1)
#define MSK_SDIO_0x11_SD_WR_WAIT_SEL                            (0x1 << SFT_SDIO_0x11_SD_WR_WAIT_SEL)
#define SFT_SDIO_0x11_CLK_REC_SEL                               (25)
#define MAX_SDIO_0x11_CLK_REC_SEL                               (0x1)
#define MSK_SDIO_0x11_CLK_REC_SEL                               (0x1 << SFT_SDIO_0x11_CLK_REC_SEL)
#define SFT_SDIO_0x11_SAMP_SEL                                  (26)
#define MAX_SDIO_0x11_SAMP_SEL                                  (0x1)
#define MSK_SDIO_0x11_SAMP_SEL                                  (0x1 << SFT_SDIO_0x11_SAMP_SEL)
#define SFT_SDIO_0x11_CLK_GATE_ON                               (27)
#define MAX_SDIO_0x11_CLK_GATE_ON                               (0x1)
#define MSK_SDIO_0x11_CLK_GATE_ON                               (0x1 << SFT_SDIO_0x11_CLK_GATE_ON)
#define SFT_SDIO_0x11_HOST_WR_BLK_EN                            (28)
#define MAX_SDIO_0x11_HOST_WR_BLK_EN                            (0x1)
#define MSK_SDIO_0x11_HOST_WR_BLK_EN                            (0x1 << SFT_SDIO_0x11_HOST_WR_BLK_EN)
#define SFT_SDIO_0x11_HOST_RD_BLK_EN                            (29)
#define MAX_SDIO_0x11_HOST_RD_BLK_EN                            (0x1)
#define MSK_SDIO_0x11_HOST_RD_BLK_EN                            (0x1 << SFT_SDIO_0x11_HOST_RD_BLK_EN)
#define REG_SDIO_0x12                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x12 * 4))
#define SFT_SDIO_0x12_SD_SLAVE                                  (0)
#define MAX_SDIO_0x12_SD_SLAVE                                  (0x1)
#define MSK_SDIO_0x12_SD_SLAVE                                  (0x1 << SFT_SDIO_0x12_SD_SLAVE)
#define SFT_SDIO_0x12_DAT_S_RD_MUL_BLK                          (1)
#define MAX_SDIO_0x12_DAT_S_RD_MUL_BLK                          (0x1)
#define MSK_SDIO_0x12_DAT_S_RD_MUL_BLK                          (0x1 << SFT_SDIO_0x12_DAT_S_RD_MUL_BLK)
#define SFT_SDIO_0x12_IO_CUR_STA_REG                            (2)
#define MAX_SDIO_0x12_IO_CUR_STA_REG                            (0x3)
#define MSK_SDIO_0x12_IO_CUR_STA_REG                            (0x3 << SFT_SDIO_0x12_IO_CUR_STA_REG)
#define SFT_SDIO_0x12_CMD_52_STOP_CLR                           (4)
#define MAX_SDIO_0x12_CMD_52_STOP_CLR                           (0x1)
#define MSK_SDIO_0x12_CMD_52_STOP_CLR                           (0x1 << SFT_SDIO_0x12_CMD_52_STOP_CLR)
#define SFT_SDIO_0x12_CMD_KEEP_DET                              (5)
#define MAX_SDIO_0x12_CMD_KEEP_DET                              (0x1)
#define MSK_SDIO_0x12_CMD_KEEP_DET                              (0x1 << SFT_SDIO_0x12_CMD_KEEP_DET)
#define SFT_SDIO_0x12_FIFO_SEND_CNT                             (8)
#define MAX_SDIO_0x12_FIFO_SEND_CNT                             (0xFF)
#define MSK_SDIO_0x12_FIFO_SEND_CNT                             (0xFF << SFT_SDIO_0x12_FIFO_SEND_CNT)
#define REG_SDIO_0x13                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x13 * 4))
#define REG_SDIO_0x14                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x14 * 4))
#define REG_SDIO_0x15                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x15 * 4))
#define REG_SDIO_0x16                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x16 * 4))
#define REG_SDIO_0x17                                           (*(volatile unsigned long*)(MDU_SDIO_BASE_ADDR + 0x17 * 4))
#define SFT_SDIO_0x17_CMD_S_RES_DAT_RD                          (0)
#define MAX_SDIO_0x17_CMD_S_RES_DAT_RD                          (0x1)
#define MSK_SDIO_0x17_CMD_S_RES_DAT_RD                          (0x1 << SFT_SDIO_0x17_CMD_S_RES_DAT_RD)
#define SFT_SDIO_0x17_CMD_S_RES_DAT_WR                          (1)
#define MAX_SDIO_0x17_CMD_S_RES_DAT_WR                          (0x1)
#define MSK_SDIO_0x17_CMD_S_RES_DAT_WR                          (0x1 << SFT_SDIO_0x17_CMD_S_RES_DAT_WR)
#define SFT_SDIO_0x17_CMD_S_REC_BB_CNT                          (2)
#define MAX_SDIO_0x17_CMD_S_REC_BB_CNT                          (0x1FF)
#define MSK_SDIO_0x17_CMD_S_REC_BB_CNT                          (0x1FF << SFT_SDIO_0x17_CMD_S_REC_BB_CNT)
#define SFT_SDIO_0x17_CMD_S_REC_OP_CODE                         (11)
#define MAX_SDIO_0x17_CMD_S_REC_OP_CODE                         (0x1)
#define MSK_SDIO_0x17_CMD_S_REC_OP_CODE                         (0x1 << SFT_SDIO_0x17_CMD_S_REC_OP_CODE)
#define SFT_SDIO_0x17_CMD_S_REC_BLK_MOD                         (12)
#define MAX_SDIO_0x17_CMD_S_REC_BLK_MOD                         (0x1)
#define MSK_SDIO_0x17_CMD_S_REC_BLK_MOD                         (0x1 << SFT_SDIO_0x17_CMD_S_REC_BLK_MOD)
#define SFT_SDIO_0x17_SD_START_WR_EN_R3                         (13)
#define MAX_SDIO_0x17_SD_START_WR_EN_R3                         (0x1)
#define MSK_SDIO_0x17_SD_START_WR_EN_R3                         (0x1 << SFT_SDIO_0x17_SD_START_WR_EN_R3)
#define SFT_SDIO_0x17_DAT_S_RD_BUS_4RD                          (14)
#define MAX_SDIO_0x17_DAT_S_RD_BUS_4RD                          (0x1)
#define MSK_SDIO_0x17_DAT_S_RD_BUS_4RD                          (0x1 << SFT_SDIO_0x17_DAT_S_RD_BUS_4RD)
#define SFT_SDIO_0x17_CMD_S_RES_END_4RD                         (15)
#define MAX_SDIO_0x17_CMD_S_RES_END_4RD                         (0x1)
#define MSK_SDIO_0x17_CMD_S_RES_END_4RD                         (0x1 << SFT_SDIO_0x17_CMD_S_RES_END_4RD)
#define SFT_SDIO_0x17_DAT_S_WR_WAI_4RD                          (16)
#define MAX_SDIO_0x17_DAT_S_WR_WAI_4RD                          (0x1)
#define MSK_SDIO_0x17_DAT_S_WR_WAI_4RD                          (0x1 << SFT_SDIO_0x17_DAT_S_WR_WAI_4RD)

#define MDU_SLCD_BASE_ADDR                                      0x458e0000
#define REG_SLCD_0x00                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x00 * 4))
#define REG_SLCD_0x01                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x01 * 4))
#define REG_SLCD_0x02                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x02 * 4))
#define SFT_SLCD_0x02_BYPASS_CKG                                (1)
#define MAX_SLCD_0x02_BYPASS_CKG                                (0x1)
#define MSK_SLCD_0x02_BYPASS_CKG                                (0x1 << SFT_SLCD_0x02_BYPASS_CKG)
#define SFT_SLCD_0x02_SOFT_RST                                  (0)
#define MAX_SLCD_0x02_SOFT_RST                                  (0x1)
#define MSK_SLCD_0x02_SOFT_RST                                  (0x1 << SFT_SLCD_0x02_SOFT_RST)
#define REG_SLCD_0x03                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x03 * 4))
#define REG_SLCD_0x04                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x04 * 4))
#define REG_SLCD_0x05                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x05 * 4))
#define REG_SLCD_0x06                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x06 * 4))
#define REG_SLCD_0x07                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x07 * 4))
#define REG_SLCD_0x08                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x08 * 4))
#define REG_SLCD_0x09                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x09 * 4))
#define REG_SLCD_0x0A                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x0A * 4))
#define REG_SLCD_0x0B                                           (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x0B * 4))
#define REG_SLCD_CRTL_REG                                       (*(volatile unsigned long*)(MDU_SLCD_BASE_ADDR + 0x0C * 4))
#define SFT_SLCD_CRTL_REG_RESERVED1                             (6)
#define MAX_SLCD_CRTL_REG_RESERVED1                             (0x3)
#define MSK_SLCD_CRTL_REG_RESERVED1                             (0x3 << SFT_SLCD_CRTL_REG_RESERVED1)
#define SFT_SLCD_CRTL_REG_LCD_RATE                              (4)
#define MAX_SLCD_CRTL_REG_LCD_RATE                              (0x3)
#define MSK_SLCD_CRTL_REG_LCD_RATE                              (0x3 << SFT_SLCD_CRTL_REG_LCD_RATE)
#define SFT_SLCD_CRTL_REG_RESERVED2                             (3)
#define MAX_SLCD_CRTL_REG_RESERVED2                             (0x1)
#define MSK_SLCD_CRTL_REG_RESERVED2                             (0x1 << SFT_SLCD_CRTL_REG_RESERVED2)
#define SFT_SLCD_CRTL_REG_LCD_BIAS                              (2)
#define MAX_SLCD_CRTL_REG_LCD_BIAS                              (0x1)
#define MSK_SLCD_CRTL_REG_LCD_BIAS                              (0x1 << SFT_SLCD_CRTL_REG_LCD_BIAS)
#define SFT_SLCD_CRTL_REG_COMNUMBER                             (1)
#define MAX_SLCD_CRTL_REG_COMNUMBER                             (0x1)
#define MSK_SLCD_CRTL_REG_COMNUMBER                             (0x1 << SFT_SLCD_CRTL_REG_COMNUMBER)
#define SFT_SLCD_CRTL_REG_LCD_ON                                (0)
#define MAX_SLCD_CRTL_REG_LCD_ON                                (0x1)
#define MSK_SLCD_CRTL_REG_LCD_ON                                (0x1 << SFT_SLCD_CRTL_REG_LCD_ON)

#define MDU_USB_BASE_ADDR                                       0x46002000
#define REG_USB_0x280                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x280 * 4))
#define REG_USB_0x288                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x288 * 4))
#define SFT_USB_0x288_BPS_CLKGATE                               (1)
#define MAX_USB_0x288_BPS_CLKGATE                               (0x1)
#define MSK_USB_0x288_BPS_CLKGATE                               (0x1 << SFT_USB_0x288_BPS_CLKGATE)
#define SFT_USB_0x288_SOFT_RESETN                               (0)
#define MAX_USB_0x288_SOFT_RESETN                               (0x1)
#define MSK_USB_0x288_SOFT_RESETN                               (0x1 << SFT_USB_0x288_SOFT_RESETN)
#define REG_USB_0x28C                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x28C * 4))
#define REG_USB_0x290                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x290 * 4))
#define SFT_USB_0x290_DN_PD                                     (6)
#define MAX_USB_0x290_DN_PD                                     (0x1)
#define MSK_USB_0x290_DN_PD                                     (0x1 << SFT_USB_0x290_DN_PD)
#define SFT_USB_0x290_DN_PU                                     (5)
#define MAX_USB_0x290_DN_PU                                     (0x1)
#define MSK_USB_0x290_DN_PU                                     (0x1 << SFT_USB_0x290_DN_PU)
#define SFT_USB_0x290_DP_PD                                     (4)
#define MAX_USB_0x290_DP_PD                                     (0x1)
#define MSK_USB_0x290_DP_PD                                     (0x1 << SFT_USB_0x290_DP_PD)
#define SFT_USB_0x290_DP_PU                                     (3)
#define MAX_USB_0x290_DP_PU                                     (0x1)
#define MSK_USB_0x290_DP_PU                                     (0x1 << SFT_USB_0x290_DP_PU)
#define SFT_USB_0x290_OTG_MODE                                  (2)
#define MAX_USB_0x290_OTG_MODE                                  (0x1)
#define MSK_USB_0x290_OTG_MODE                                  (0x1 << SFT_USB_0x290_OTG_MODE)
#define SFT_USB_0x290_TEST_MODE                                 (1)
#define MAX_USB_0x290_TEST_MODE                                 (0x1)
#define MSK_USB_0x290_TEST_MODE                                 (0x1 << SFT_USB_0x290_TEST_MODE)
#define SFT_USB_0x290_MODE_SW                                   (0)
#define MAX_USB_0x290_MODE_SW                                   (0x1)
#define MSK_USB_0x290_MODE_SW                                   (0x1 << SFT_USB_0x290_MODE_SW)
#define REG_USB_0x294                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x294 * 4))
#define SFT_USB_0x294_DMA_ENDP                                  (0)
#define MAX_USB_0x294_DMA_ENDP                                  (0xF)
#define MSK_USB_0x294_DMA_ENDP                                  (0xF << SFT_USB_0x294_DMA_ENDP)
#define REG_USB_0x298                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x298 * 4))
#define SFT_USB_0x298_INT_DEV_VBUS_EN                           (7)
#define MAX_USB_0x298_INT_DEV_VBUS_EN                           (0x1)
#define MSK_USB_0x298_INT_DEV_VBUS_EN                           (0x1 << SFT_USB_0x298_INT_DEV_VBUS_EN)
#define SFT_USB_0x298_INT_ID_GND_EN                             (6)
#define MAX_USB_0x298_INT_ID_GND_EN                             (0x1)
#define MSK_USB_0x298_INT_ID_GND_EN                             (0x1 << SFT_USB_0x298_INT_ID_GND_EN)
#define SFT_USB_0x298_INT_HOST_CONN_EN                          (5)
#define MAX_USB_0x298_INT_HOST_CONN_EN                          (0x1)
#define MSK_USB_0x298_INT_HOST_CONN_EN                          (0x1 << SFT_USB_0x298_INT_HOST_CONN_EN)
#define REG_USB_0x2A0                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x2A0 * 4))
#define SFT_USB_0x2A0_SUSPEND_SEL                               (5)
#define MAX_USB_0x2A0_SUSPEND_SEL                               (0x1)
#define MSK_USB_0x2A0_SUSPEND_SEL                               (0x1 << SFT_USB_0x2A0_SUSPEND_SEL)
#define SFT_USB_0x2A0_SUSPEND_SW                                (4)
#define MAX_USB_0x2A0_SUSPEND_SW                                (0x1)
#define MSK_USB_0x2A0_SUSPEND_SW                                (0x1 << SFT_USB_0x2A0_SUSPEND_SW)
#define SFT_USB_0x2A0_DEV_VBUS_VLD                              (2)
#define MAX_USB_0x2A0_DEV_VBUS_VLD                              (0x1)
#define MSK_USB_0x2A0_DEV_VBUS_VLD                              (0x1 << SFT_USB_0x2A0_DEV_VBUS_VLD)
#define SFT_USB_0x2A0_DEV_SESS_END                              (1)
#define MAX_USB_0x2A0_DEV_SESS_END                              (0x1)
#define MSK_USB_0x2A0_DEV_SESS_END                              (0x1 << SFT_USB_0x2A0_DEV_SESS_END)
#define SFT_USB_0x2A0_DEV_SESS_VLD                              (0)
#define MAX_USB_0x2A0_DEV_SESS_VLD                              (0x1)
#define MSK_USB_0x2A0_DEV_SESS_VLD                              (0x1 << SFT_USB_0x2A0_DEV_SESS_VLD)
#define REG_USB_0x2A8                                           (*(volatile unsigned long*)(MDU_USB_BASE_ADDR + 0x2A8 * 4))
#define SFT_USB_0x2A8_RSTN_SW                                   (0)
#define MAX_USB_0x2A8_RSTN_SW                                   (0x1)
#define MSK_USB_0x2A8_RSTN_SW                                   (0x1 << SFT_USB_0x2A8_RSTN_SW)

#define MDU_RC_BASE_ADDR                                        0x4980C000
#define REG_RC_0x00                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x00 * 4))
#define SFT_RC_0x00_RF_LNA_SAT                                  (29)
#define MAX_RC_0x00_RF_LNA_SAT                                  (0x7)
#define MSK_RC_0x00_RF_LNA_SAT                                  (0x7 << SFT_RC_0x00_RF_LNA_SAT)
#define SFT_RC_0x00_RF_PLL_UNLOCK                               (28)
#define MAX_RC_0x00_RF_PLL_UNLOCK                               (0x1)
#define MSK_RC_0x00_RF_PLL_UNLOCK                               (0x1 << SFT_RC_0x00_RF_PLL_UNLOCK)
#define SFT_RC_0x00_RF_STATE                                    (24)
#define MAX_RC_0x00_RF_STATE                                    (0xF)
#define MSK_RC_0x00_RF_STATE                                    (0xF << SFT_RC_0x00_RF_STATE)
#define SFT_RC_0x00_RESERVED3                                   (14)
#define MAX_RC_0x00_RESERVED3                                   (0x3FF)
#define MSK_RC_0x00_RESERVED3                                   (0x3FF << SFT_RC_0x00_RESERVED3)
#define SFT_RC_0x00_SPI_PRESCALER                               (8)
#define MAX_RC_0x00_SPI_PRESCALER                               (0x3F)
#define MSK_RC_0x00_SPI_PRESCALER                               (0x3F << SFT_RC_0x00_SPI_PRESCALER)
#define SFT_RC_0x00_RESERVED2                                   (4)
#define MAX_RC_0x00_RESERVED2                                   (0xF)
#define MSK_RC_0x00_RESERVED2                                   (0xF << SFT_RC_0x00_RESERVED2)
#define SFT_RC_0x00_RESERVED1                                   (2)
#define MAX_RC_0x00_RESERVED1                                   (0x3)
#define MSK_RC_0x00_RESERVED1                                   (0x3 << SFT_RC_0x00_RESERVED1)
#define SFT_RC_0x00_RF_SPI_RESET                                (1)
#define MAX_RC_0x00_RF_SPI_RESET                                (0x1)
#define MSK_RC_0x00_RF_SPI_RESET                                (0x1 << SFT_RC_0x00_RF_SPI_RESET)
#define SFT_RC_0x00_RF_EN                                       (0)
#define MAX_RC_0x00_RF_EN                                       (0x1)
#define MSK_RC_0x00_RF_EN                                       (0x1 << SFT_RC_0x00_RF_EN)
#define REG_RC_0x01                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x01 * 4))
#define SFT_RC_0x01_FORCE_PRE_GAIN                              (4)
#define MAX_RC_0x01_FORCE_PRE_GAIN                              (0x3FF)
#define MSK_RC_0x01_FORCE_PRE_GAIN                              (0x3FF << SFT_RC_0x01_FORCE_PRE_GAIN)
#define SFT_RC_0x01_FORCE_TX_ON                                 (3)
#define MAX_RC_0x01_FORCE_TX_ON                                 (0x1)
#define MSK_RC_0x01_FORCE_TX_ON                                 (0x1 << SFT_RC_0x01_FORCE_TX_ON)
#define SFT_RC_0x01_FORCE_RX_ON                                 (2)
#define MAX_RC_0x01_FORCE_RX_ON                                 (0x1)
#define MSK_RC_0x01_FORCE_RX_ON                                 (0x1 << SFT_RC_0x01_FORCE_RX_ON)
#define SFT_RC_0x01_FORCE_SHUTDOWN                              (1)
#define MAX_RC_0x01_FORCE_SHUTDOWN                              (0x1)
#define MSK_RC_0x01_FORCE_SHUTDOWN                              (0x1 << SFT_RC_0x01_FORCE_SHUTDOWN)
#define SFT_RC_0x01_FORCE_EN                                    (0)
#define MAX_RC_0x01_FORCE_EN                                    (0x1)
#define MSK_RC_0x01_FORCE_EN                                    (0x1 << SFT_RC_0x01_FORCE_EN)
#define REG_RC_0x02                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x02 * 4))
#define SFT_RC_0x02_RESERVED2                                   (26)
#define MAX_RC_0x02_RESERVED2                                   (0x3F)
#define MSK_RC_0x02_RESERVED2                                   (0x3F << SFT_RC_0x02_RESERVED2)
#define SFT_RC_0x02_RX_OFF_DELAY                                (16)
#define MAX_RC_0x02_RX_OFF_DELAY                                (0x3FF)
#define MSK_RC_0x02_RX_OFF_DELAY                                (0x3FF << SFT_RC_0x02_RX_OFF_DELAY)
#define SFT_RC_0x02_RESERVED1                                   (10)
#define MAX_RC_0x02_RESERVED1                                   (0x3F)
#define MSK_RC_0x02_RESERVED1                                   (0x3F << SFT_RC_0x02_RESERVED1)
#define SFT_RC_0x02_RX_ON_DELAY                                 (0)
#define MAX_RC_0x02_RX_ON_DELAY                                 (0x3FF)
#define MSK_RC_0x02_RX_ON_DELAY                                 (0x3FF << SFT_RC_0x02_RX_ON_DELAY)
#define REG_RC_0x03                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x03 * 4))
#define SFT_RC_0x03_RESERVED2                                   (26)
#define MAX_RC_0x03_RESERVED2                                   (0x3F)
#define MSK_RC_0x03_RESERVED2                                   (0x3F << SFT_RC_0x03_RESERVED2)
#define SFT_RC_0x03_TX_OFF_DELAY                                (16)
#define MAX_RC_0x03_TX_OFF_DELAY                                (0x3FF)
#define MSK_RC_0x03_TX_OFF_DELAY                                (0x3FF << SFT_RC_0x03_TX_OFF_DELAY)
#define SFT_RC_0x03_RESERVED1                                   (10)
#define MAX_RC_0x03_RESERVED1                                   (0x3F)
#define MSK_RC_0x03_RESERVED1                                   (0x3F << SFT_RC_0x03_RESERVED1)
#define SFT_RC_0x03_TX_ON_DELAY                                 (0)
#define MAX_RC_0x03_TX_ON_DELAY                                 (0x3FF)
#define MSK_RC_0x03_TX_ON_DELAY                                 (0x3FF << SFT_RC_0x03_TX_ON_DELAY)
#define REG_RC_0x04                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x04 * 4))
#define SFT_RC_0x04_RESERVED2                                   (26)
#define MAX_RC_0x04_RESERVED2                                   (0x3F)
#define MSK_RC_0x04_RESERVED2                                   (0x3F << SFT_RC_0x04_RESERVED2)
#define SFT_RC_0x04_PA_OFF_DELAY                                (16)
#define MAX_RC_0x04_PA_OFF_DELAY                                (0x3FF)
#define MSK_RC_0x04_PA_OFF_DELAY                                (0x3FF << SFT_RC_0x04_PA_OFF_DELAY)
#define SFT_RC_0x04_RESERVED1                                   (10)
#define MAX_RC_0x04_RESERVED1                                   (0x3F)
#define MSK_RC_0x04_RESERVED1                                   (0x3F << SFT_RC_0x04_RESERVED1)
#define SFT_RC_0x04_PA_ON_DELAY                                 (0)
#define MAX_RC_0x04_PA_ON_DELAY                                 (0x3FF)
#define MSK_RC_0x04_PA_ON_DELAY                                 (0x3FF << SFT_RC_0x04_PA_ON_DELAY)
#define REG_RC_0x05                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x05 * 4))
#define SFT_RC_0x05_RESERVED2                                   (26)
#define MAX_RC_0x05_RESERVED2                                   (0x3F)
#define MSK_RC_0x05_RESERVED2                                   (0x3F << SFT_RC_0x05_RESERVED2)
#define SFT_RC_0x05_SHDN_OFF_DELAY                              (16)
#define MAX_RC_0x05_SHDN_OFF_DELAY                              (0x3FF)
#define MSK_RC_0x05_SHDN_OFF_DELAY                              (0x3FF << SFT_RC_0x05_SHDN_OFF_DELAY)
#define SFT_RC_0x05_RESERVED1                                   (10)
#define MAX_RC_0x05_RESERVED1                                   (0x3F)
#define MSK_RC_0x05_RESERVED1                                   (0x3F << SFT_RC_0x05_RESERVED1)
#define SFT_RC_0x05_SHDN_ON_DELAY                               (0)
#define MAX_RC_0x05_SHDN_ON_DELAY                               (0x3FF)
#define MSK_RC_0x05_SHDN_ON_DELAY                               (0x3FF << SFT_RC_0x05_SHDN_ON_DELAY)
#define REG_RC_0x06                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x06 * 4))
#define SFT_RC_0x06_RX2TX_DELAY                                 (0)
#define MAX_RC_0x06_RX2TX_DELAY                                 (0x3FF)
#define MSK_RC_0x06_RX2TX_DELAY                                 (0x3FF << SFT_RC_0x06_RX2TX_DELAY)
#define REG_RC_0x07                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x07 * 4))
#define REG_RC_0x08                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x08 * 4))
#define SFT_RC_0x08_RESERVED4                                   (22)
#define MAX_RC_0x08_RESERVED4                                   (0x3FF)
#define MSK_RC_0x08_RESERVED4                                   (0x3FF << SFT_RC_0x08_RESERVED4)
#define SFT_RC_0x08_RX_AVG_MODE                                 (21)
#define MAX_RC_0x08_RX_AVG_MODE                                 (0x1)
#define MSK_RC_0x08_RX_AVG_MODE                                 (0x1 << SFT_RC_0x08_RX_AVG_MODE)
#define SFT_RC_0x08_RX_COMP_EN                                  (20)
#define MAX_RC_0x08_RX_COMP_EN                                  (0x1)
#define MSK_RC_0x08_RX_COMP_EN                                  (0x1 << SFT_RC_0x08_RX_COMP_EN)
#define SFT_RC_0x08_RX_CALIB_EN                                 (19)
#define MAX_RC_0x08_RX_CALIB_EN                                 (0x1)
#define MSK_RC_0x08_RX_CALIB_EN                                 (0x1 << SFT_RC_0x08_RX_CALIB_EN)
#define SFT_RC_0x08_RX_DC_CALC_EN                               (18)
#define MAX_RC_0x08_RX_DC_CALC_EN                               (0x1)
#define MSK_RC_0x08_RX_DC_CALC_EN                               (0x1 << SFT_RC_0x08_RX_DC_CALC_EN)
#define SFT_RC_0x08_RESERVED3                                   (17)
#define MAX_RC_0x08_RESERVED3                                   (0x1)
#define MSK_RC_0x08_RESERVED3                                   (0x1 << SFT_RC_0x08_RESERVED3)
#define SFT_RC_0x08_RX_IQ_SWAP                                  (16)
#define MAX_RC_0x08_RX_IQ_SWAP                                  (0x1)
#define MSK_RC_0x08_RX_IQ_SWAP                                  (0x1 << SFT_RC_0x08_RX_IQ_SWAP)
#define SFT_RC_0x08_RESERVED2                                   (7)
#define MAX_RC_0x08_RESERVED2                                   (0x1FF)
#define MSK_RC_0x08_RESERVED2                                   (0x1FF << SFT_RC_0x08_RESERVED2)
#define SFT_RC_0x08_RESERVED1                                   (5)
#define MAX_RC_0x08_RESERVED1                                   (0x3)
#define MSK_RC_0x08_RESERVED1                                   (0x3 << SFT_RC_0x08_RESERVED1)
#define SFT_RC_0x08_TX_POWTBL_EN                                (4)
#define MAX_RC_0x08_TX_POWTBL_EN                                (0x1)
#define MSK_RC_0x08_TX_POWTBL_EN                                (0x1 << SFT_RC_0x08_TX_POWTBL_EN)
#define SFT_RC_0x08_TX_COMP_DISABLE                             (3)
#define MAX_RC_0x08_TX_COMP_DISABLE                             (0x1)
#define MSK_RC_0x08_TX_COMP_DISABLE                             (0x1 << SFT_RC_0x08_TX_COMP_DISABLE)
#define SFT_RC_0x08_TX_IQ_SWAP                                  (2)
#define MAX_RC_0x08_TX_IQ_SWAP                                  (0x1)
#define MSK_RC_0x08_TX_IQ_SWAP                                  (0x1 << SFT_RC_0x08_TX_IQ_SWAP)
#define SFT_RC_0x08_TX_PATTERN                                  (0)
#define MAX_RC_0x08_TX_PATTERN                                  (0x3)
#define MSK_RC_0x08_TX_PATTERN                                  (0x3 << SFT_RC_0x08_TX_PATTERN)
#define REG_RC_0x09                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x09 * 4))
#define SFT_RC_0x09_RESERVED2                                   (28)
#define MAX_RC_0x09_RESERVED2                                   (0xF)
#define MSK_RC_0x09_RESERVED2                                   (0xF << SFT_RC_0x09_RESERVED2)
#define SFT_RC_0x09_TX_CONST_I                                  (16)
#define MAX_RC_0x09_TX_CONST_I                                  (0xFFF)
#define MSK_RC_0x09_TX_CONST_I                                  (0xFFF << SFT_RC_0x09_TX_CONST_I)
#define SFT_RC_0x09_RESERVED1                                   (12)
#define MAX_RC_0x09_RESERVED1                                   (0xF)
#define MSK_RC_0x09_RESERVED1                                   (0xF << SFT_RC_0x09_RESERVED1)
#define SFT_RC_0x09_TX_CONST_Q                                  (0)
#define MAX_RC_0x09_TX_CONST_Q                                  (0xFFF)
#define MSK_RC_0x09_TX_CONST_Q                                  (0xFFF << SFT_RC_0x09_TX_CONST_Q)
#define REG_RC_0x0A                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x0A * 4))
#define SFT_RC_0x0A_RESERVED4                                   (25)
#define MAX_RC_0x0A_RESERVED4                                   (0x7F)
#define MSK_RC_0x0A_RESERVED4                                   (0x7F << SFT_RC_0x0A_RESERVED4)
#define SFT_RC_0x0A_RESERVED3                                   (24)
#define MAX_RC_0x0A_RESERVED3                                   (0x1)
#define MSK_RC_0x0A_RESERVED3                                   (0x1 << SFT_RC_0x0A_RESERVED3)
#define SFT_RC_0x0A_RESERVED2                                   (18)
#define MAX_RC_0x0A_RESERVED2                                   (0x3F)
#define MSK_RC_0x0A_RESERVED2                                   (0x3F << SFT_RC_0x0A_RESERVED2)
#define SFT_RC_0x0A_TX_SIN_FREQ                                 (8)
#define MAX_RC_0x0A_TX_SIN_FREQ                                 (0x3FF)
#define MSK_RC_0x0A_TX_SIN_FREQ                                 (0x3FF << SFT_RC_0x0A_TX_SIN_FREQ)
#define SFT_RC_0x0A_TX_SIN_AMP                                  (4)
#define MAX_RC_0x0A_TX_SIN_AMP                                  (0xF)
#define MSK_RC_0x0A_TX_SIN_AMP                                  (0xF << SFT_RC_0x0A_TX_SIN_AMP)
#define SFT_RC_0x0A_RESERVED1                                   (2)
#define MAX_RC_0x0A_RESERVED1                                   (0x3)
#define MSK_RC_0x0A_RESERVED1                                   (0x3 << SFT_RC_0x0A_RESERVED1)
#define SFT_RC_0x0A_TX_SIN_MODE                                 (0)
#define MAX_RC_0x0A_TX_SIN_MODE                                 (0x3)
#define MSK_RC_0x0A_TX_SIN_MODE                                 (0x3 << SFT_RC_0x0A_TX_SIN_MODE)
#define REG_RC_0x0B                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x0B * 4))
#define SFT_RC_0x0B_RESERVED2                                   (28)
#define MAX_RC_0x0B_RESERVED2                                   (0xF)
#define MSK_RC_0x0B_RESERVED2                                   (0xF << SFT_RC_0x0B_RESERVED2)
#define SFT_RC_0x0B_TX_DC_I_COMP                                (16)
#define MAX_RC_0x0B_TX_DC_I_COMP                                (0xFFF)
#define MSK_RC_0x0B_TX_DC_I_COMP                                (0xFFF << SFT_RC_0x0B_TX_DC_I_COMP)
#define SFT_RC_0x0B_RESERVED1                                   (12)
#define MAX_RC_0x0B_RESERVED1                                   (0xF)
#define MSK_RC_0x0B_RESERVED1                                   (0xF << SFT_RC_0x0B_RESERVED1)
#define SFT_RC_0x0B_TX_DC_Q_COMP                                (0)
#define MAX_RC_0x0B_TX_DC_Q_COMP                                (0xFFF)
#define MSK_RC_0x0B_TX_DC_Q_COMP                                (0xFFF << SFT_RC_0x0B_TX_DC_Q_COMP)
#define REG_RC_0x0C                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x0C * 4))
#define SFT_RC_0x0C_RESERVED2                                   (28)
#define MAX_RC_0x0C_RESERVED2                                   (0xF)
#define MSK_RC_0x0C_RESERVED2                                   (0xF << SFT_RC_0x0C_RESERVED2)
#define SFT_RC_0x0C_TX_GAIN_I_COMP                              (16)
#define MAX_RC_0x0C_TX_GAIN_I_COMP                              (0xFFF)
#define MSK_RC_0x0C_TX_GAIN_I_COMP                              (0xFFF << SFT_RC_0x0C_TX_GAIN_I_COMP)
#define SFT_RC_0x0C_RESERVED1                                   (12)
#define MAX_RC_0x0C_RESERVED1                                   (0xF)
#define MSK_RC_0x0C_RESERVED1                                   (0xF << SFT_RC_0x0C_RESERVED1)
#define SFT_RC_0x0C_TX_GAIN_Q_COMP                              (0)
#define MAX_RC_0x0C_TX_GAIN_Q_COMP                              (0xFFF)
#define MSK_RC_0x0C_TX_GAIN_Q_COMP                              (0xFFF << SFT_RC_0x0C_TX_GAIN_Q_COMP)
#define REG_RC_0x0D                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x0D * 4))
#define SFT_RC_0x0D_RESERVED2                                   (28)
#define MAX_RC_0x0D_RESERVED2                                   (0xF)
#define MSK_RC_0x0D_RESERVED2                                   (0xF << SFT_RC_0x0D_RESERVED2)
#define SFT_RC_0x0D_TX_PHASE_COMP                               (16)
#define MAX_RC_0x0D_TX_PHASE_COMP                               (0xFFF)
#define MSK_RC_0x0D_TX_PHASE_COMP                               (0xFFF << SFT_RC_0x0D_TX_PHASE_COMP)
#define SFT_RC_0x0D_RESERVED1                                   (12)
#define MAX_RC_0x0D_RESERVED1                                   (0xF)
#define MSK_RC_0x0D_RESERVED1                                   (0xF << SFT_RC_0x0D_RESERVED1)
#define SFT_RC_0x0D_TX_TY2_COMP                                 (0)
#define MAX_RC_0x0D_TX_TY2_COMP                                 (0xFFF)
#define MSK_RC_0x0D_TX_TY2_COMP                                 (0xFFF << SFT_RC_0x0D_TX_TY2_COMP)
#define REG_RC_0x0F                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x0F * 4))
#define SFT_RC_0x0F_RX_AVG_I_EST                                (12)
#define MAX_RC_0x0F_RX_AVG_I_EST                                (0xFFF)
#define MSK_RC_0x0F_RX_AVG_I_EST                                (0xFFF << SFT_RC_0x0F_RX_AVG_I_EST)
#define SFT_RC_0x0F_RX_AVG_Q_EST                                (0)
#define MAX_RC_0x0F_RX_AVG_Q_EST                                (0xFFF)
#define MSK_RC_0x0F_RX_AVG_Q_EST                                (0xFFF << SFT_RC_0x0F_RX_AVG_Q_EST)
#define REG_RC_0x10                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x10 * 4))
#define SFT_RC_0x10_RESERVED2                                   (27)
#define MAX_RC_0x10_RESERVED2                                   (0x1F)
#define MSK_RC_0x10_RESERVED2                                   (0x1F << SFT_RC_0x10_RESERVED2)
#define SFT_RC_0x10_RX_RSSI_Q_EST                               (16)
#define MAX_RC_0x10_RX_RSSI_Q_EST                               (0x7FF)
#define MSK_RC_0x10_RX_RSSI_Q_EST                               (0x7FF << SFT_RC_0x10_RX_RSSI_Q_EST)
#define SFT_RC_0x10_RESERVED1                                   (11)
#define MAX_RC_0x10_RESERVED1                                   (0x1F)
#define MSK_RC_0x10_RESERVED1                                   (0x1F << SFT_RC_0x10_RESERVED1)
#define SFT_RC_0x10_RX_RSSI_I_EST                               (0)
#define MAX_RC_0x10_RX_RSSI_I_EST                               (0x7FF)
#define MSK_RC_0x10_RX_RSSI_I_EST                               (0x7FF << SFT_RC_0x10_RX_RSSI_I_EST)
#define REG_RC_0x11                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x11 * 4))
#define SFT_RC_0x11_RX_IQ_PROD_EST                              (0)
#define MAX_RC_0x11_RX_IQ_PROD_EST                              (0x7FFFFF)
#define MSK_RC_0x11_RX_IQ_PROD_EST                              (0x7FFFFF << SFT_RC_0x11_RX_IQ_PROD_EST)
#define REG_RC_0x12                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x12 * 4))
#define SFT_RC_0x12_RX_DC_I_COMP                                (12)
#define MAX_RC_0x12_RX_DC_I_COMP                                (0xFFF)
#define MSK_RC_0x12_RX_DC_I_COMP                                (0xFFF << SFT_RC_0x12_RX_DC_I_COMP)
#define SFT_RC_0x12_RX_DC_Q_COMP                                (0)
#define MAX_RC_0x12_RX_DC_Q_COMP                                (0xFFF)
#define MSK_RC_0x12_RX_DC_Q_COMP                                (0xFFF << SFT_RC_0x12_RX_DC_Q_COMP)
#define REG_RC_0x13                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x13 * 4))
#define SFT_RC_0x13_RESERVED2                                   (26)
#define MAX_RC_0x13_RESERVED2                                   (0x3F)
#define MSK_RC_0x13_RESERVED2                                   (0x3F << SFT_RC_0x13_RESERVED2)
#define SFT_RC_0x13_RX_AMP_ERR_COMP                             (16)
#define MAX_RC_0x13_RX_AMP_ERR_COMP                             (0x3FF)
#define MSK_RC_0x13_RX_AMP_ERR_COMP                             (0x3FF << SFT_RC_0x13_RX_AMP_ERR_COMP)
#define SFT_RC_0x13_RESERVED1                                   (10)
#define MAX_RC_0x13_RESERVED1                                   (0x3F)
#define MSK_RC_0x13_RESERVED1                                   (0x3F << SFT_RC_0x13_RESERVED1)
#define SFT_RC_0x13_RX_PHASE_ERR_COMP                           (0)
#define MAX_RC_0x13_RX_PHASE_ERR_COMP                           (0x3FF)
#define MSK_RC_0x13_RX_PHASE_ERR_COMP                           (0x3FF << SFT_RC_0x13_RX_PHASE_ERR_COMP)
#define REG_RC_0x15                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x15 * 4))
#define SFT_RC_0x15_STANDBY_CAL_CAP_I                           (16)
#define MAX_RC_0x15_STANDBY_CAL_CAP_I                           (0xFF)
#define MSK_RC_0x15_STANDBY_CAL_CAP_I                           (0xFF << SFT_RC_0x15_STANDBY_CAL_CAP_I)
#define SFT_RC_0x15_RX_CAL_CAP_I                                (8)
#define MAX_RC_0x15_RX_CAL_CAP_I                                (0xFF)
#define MSK_RC_0x15_RX_CAL_CAP_I                                (0xFF << SFT_RC_0x15_RX_CAL_CAP_I)
#define SFT_RC_0x15_TX_CAL_CAP_I                                (0)
#define MAX_RC_0x15_TX_CAL_CAP_I                                (0xFF)
#define MSK_RC_0x15_TX_CAL_CAP_I                                (0xFF << SFT_RC_0x15_TX_CAL_CAP_I)
#define REG_RC_0x16                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x16 * 4))
#define SFT_RC_0x16_STANDBY_CAL_CAP_Q                           (16)
#define MAX_RC_0x16_STANDBY_CAL_CAP_Q                           (0xFF)
#define MSK_RC_0x16_STANDBY_CAL_CAP_Q                           (0xFF << SFT_RC_0x16_STANDBY_CAL_CAP_Q)
#define SFT_RC_0x16_RX_CAL_CAP_Q                                (8)
#define MAX_RC_0x16_RX_CAL_CAP_Q                                (0xFF)
#define MSK_RC_0x16_RX_CAL_CAP_Q                                (0xFF << SFT_RC_0x16_RX_CAL_CAP_Q)
#define SFT_RC_0x16_TX_CAL_CAP_Q                                (0)
#define MAX_RC_0x16_TX_CAL_CAP_Q                                (0xFF)
#define MSK_RC_0x16_TX_CAL_CAP_Q                                (0xFF << SFT_RC_0x16_TX_CAL_CAP_Q)
#define REG_RC_0x17                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x17 * 4))
#define SFT_RC_0x17_RESERVED2                                   (18)
#define MAX_RC_0x17_RESERVED2                                   (0x3FFF)
#define MSK_RC_0x17_RESERVED2                                   (0x3FFF << SFT_RC_0x17_RESERVED2)
#define SFT_RC_0x17_TX_PRE_GAIN_2ND                             (8)
#define MAX_RC_0x17_TX_PRE_GAIN_2ND                             (0x3FF)
#define MSK_RC_0x17_TX_PRE_GAIN_2ND                             (0x3FF << SFT_RC_0x17_TX_PRE_GAIN_2ND)
#define SFT_RC_0x17_RESERVED1                                   (0)
#define MAX_RC_0x17_RESERVED1                                   (0xFF)
#define MSK_RC_0x17_RESERVED1                                   (0xFF << SFT_RC_0x17_RESERVED1)
#define REG_RC_0x18                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x18 * 4))
#define SFT_RC_0x18_RESERVED3                                   (24)
#define MAX_RC_0x18_RESERVED3                                   (0xFF)
#define MSK_RC_0x18_RESERVED3                                   (0xFF << SFT_RC_0x18_RESERVED3)
#define SFT_RC_0x18_AGC_ATTENT_VALUE                            (23)
#define MAX_RC_0x18_AGC_ATTENT_VALUE                            (0x1)
#define MSK_RC_0x18_AGC_ATTENT_VALUE                            (0x1 << SFT_RC_0x18_AGC_ATTENT_VALUE)
#define SFT_RC_0x18_AGC_LNA_VALUE                               (21)
#define MAX_RC_0x18_AGC_LNA_VALUE                               (0x3)
#define MSK_RC_0x18_AGC_LNA_VALUE                               (0x3 << SFT_RC_0x18_AGC_LNA_VALUE)
#define SFT_RC_0x18_AGC_BUF_VALUE                               (20)
#define MAX_RC_0x18_AGC_BUF_VALUE                               (0x1)
#define MSK_RC_0x18_AGC_BUF_VALUE                               (0x1 << SFT_RC_0x18_AGC_BUF_VALUE)
#define SFT_RC_0x18_AGC_PGA_VALUE                               (16)
#define MAX_RC_0x18_AGC_PGA_VALUE                               (0xF)
#define MSK_RC_0x18_AGC_PGA_VALUE                               (0xF << SFT_RC_0x18_AGC_PGA_VALUE)
#define SFT_RC_0x18_RESERVED2                                   (12)
#define MAX_RC_0x18_RESERVED2                                   (0xF)
#define MSK_RC_0x18_RESERVED2                                   (0xF << SFT_RC_0x18_RESERVED2)
#define SFT_RC_0x18_AGC_ATTENT_SET                              (11)
#define MAX_RC_0x18_AGC_ATTENT_SET                              (0x1)
#define MSK_RC_0x18_AGC_ATTENT_SET                              (0x1 << SFT_RC_0x18_AGC_ATTENT_SET)
#define SFT_RC_0x18_AGC_LNA_SET                                 (9)
#define MAX_RC_0x18_AGC_LNA_SET                                 (0x3)
#define MSK_RC_0x18_AGC_LNA_SET                                 (0x3 << SFT_RC_0x18_AGC_LNA_SET)
#define SFT_RC_0x18_AGC_BUF_SET                                 (8)
#define MAX_RC_0x18_AGC_BUF_SET                                 (0x1)
#define MSK_RC_0x18_AGC_BUF_SET                                 (0x1 << SFT_RC_0x18_AGC_BUF_SET)
#define SFT_RC_0x18_AGC_PGA_SET                                 (4)
#define MAX_RC_0x18_AGC_PGA_SET                                 (0xF)
#define MSK_RC_0x18_AGC_PGA_SET                                 (0xF << SFT_RC_0x18_AGC_PGA_SET)
#define SFT_RC_0x18_RESERVED1                                   (1)
#define MAX_RC_0x18_RESERVED1                                   (0x7)
#define MSK_RC_0x18_RESERVED1                                   (0x7 << SFT_RC_0x18_RESERVED1)
#define SFT_RC_0x18_AGC_MANUAL_EN                               (0)
#define MAX_RC_0x18_AGC_MANUAL_EN                               (0x1)
#define MSK_RC_0x18_AGC_MANUAL_EN                               (0x1 << SFT_RC_0x18_AGC_MANUAL_EN)
#define REG_RC_0x19                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x19 * 4))
#define SFT_RC_0x19_RESERVED2                                   (16)
#define MAX_RC_0x19_RESERVED2                                   (0xFFFF)
#define MSK_RC_0x19_RESERVED2                                   (0xFFFF << SFT_RC_0x19_RESERVED2)
#define SFT_RC_0x19_TSSI_EST                                    (8)
#define MAX_RC_0x19_TSSI_EST                                    (0xFF)
#define MSK_RC_0x19_TSSI_EST                                    (0xFF << SFT_RC_0x19_TSSI_EST)
#define SFT_RC_0x19_RESERVED1                                   (4)
#define MAX_RC_0x19_RESERVED1                                   (0xF)
#define MSK_RC_0x19_RESERVED1                                   (0xF << SFT_RC_0x19_RESERVED1)
#define SFT_RC_0x19_RX_SNR_HPF_COEF                             (2)
#define MAX_RC_0x19_RX_SNR_HPF_COEF                             (0x3)
#define MSK_RC_0x19_RX_SNR_HPF_COEF                             (0x3 << SFT_RC_0x19_RX_SNR_HPF_COEF)
#define SFT_RC_0x19_RX_SNR_CALC_EN                              (1)
#define MAX_RC_0x19_RX_SNR_CALC_EN                              (0x1)
#define MSK_RC_0x19_RX_SNR_CALC_EN                              (0x1 << SFT_RC_0x19_RX_SNR_CALC_EN)
#define SFT_RC_0x19_TSSI_CALC_EN                                (0)
#define MAX_RC_0x19_TSSI_CALC_EN                                (0x1)
#define MSK_RC_0x19_TSSI_CALC_EN                                (0x1 << SFT_RC_0x19_TSSI_CALC_EN)
#define REG_RC_0x1A                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x1A * 4))
#define SFT_RC_0x1A_RF_GAIN_NF_DB                               (0)
#define MAX_RC_0x1A_RF_GAIN_NF_DB                               (0x3F)
#define MSK_RC_0x1A_RF_GAIN_NF_DB                               (0x3F << SFT_RC_0x1A_RF_GAIN_NF_DB)
#define REG_RC_0x1B                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x1B * 4))
#define SFT_RC_0x1B_RESERVED2                                   (13)
#define MAX_RC_0x1B_RESERVED2                                   (0x7FFFF)
#define MSK_RC_0x1B_RESERVED2                                   (0x7FFFF << SFT_RC_0x1B_RESERVED2)
#define SFT_RC_0x1B_RF_ATTENT_GAIN                              (8)
#define MAX_RC_0x1B_RF_ATTENT_GAIN                              (0x1F)
#define MSK_RC_0x1B_RF_ATTENT_GAIN                              (0x1F << SFT_RC_0x1B_RF_ATTENT_GAIN)
#define SFT_RC_0x1B_RESERVED1                                   (5)
#define MAX_RC_0x1B_RESERVED1                                   (0x7)
#define MSK_RC_0x1B_RESERVED1                                   (0x7 << SFT_RC_0x1B_RESERVED1)
#define SFT_RC_0x1B_RF_PATH_GAIN                                (0)
#define MAX_RC_0x1B_RF_PATH_GAIN                                (0x1F)
#define MSK_RC_0x1B_RF_PATH_GAIN                                (0x1F << SFT_RC_0x1B_RF_PATH_GAIN)
#define REG_RC_0x1F                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x1F * 4))
#define SFT_RC_0x1F_ENXTAL                                      (31)
#define MAX_RC_0x1F_ENXTAL                                      (0x1)
#define MSK_RC_0x1F_ENXTAL                                      (0x1 << SFT_RC_0x1F_ENXTAL)
#define SFT_RC_0x1F_ENDPLL                                      (30)
#define MAX_RC_0x1F_ENDPLL                                      (0x1)
#define MSK_RC_0x1F_ENDPLL                                      (0x1 << SFT_RC_0x1F_ENDPLL)
#define SFT_RC_0x1F_ENDOBULER                                   (29)
#define MAX_RC_0x1F_ENDOBULER                                   (0x1)
#define MSK_RC_0x1F_ENDOBULER                                   (0x1 << SFT_RC_0x1F_ENDOBULER)
#define SFT_RC_0x1F_ENRFPLL                                     (28)
#define MAX_RC_0x1F_ENRFPLL                                     (0x1)
#define MSK_RC_0x1F_ENRFPLL                                     (0x1 << SFT_RC_0x1F_ENRFPLL)
#define SFT_RC_0x1F_TRSWPLL                                     (27)
#define MAX_RC_0x1F_TRSWPLL                                     (0x1)
#define MSK_RC_0x1F_TRSWPLL                                     (0x1 << SFT_RC_0x1F_TRSWPLL)
#define SFT_RC_0x1F_ENTXSW                                      (26)
#define MAX_RC_0x1F_ENTXSW                                      (0x1)
#define MSK_RC_0x1F_ENTXSW                                      (0x1 << SFT_RC_0x1F_ENTXSW)
#define SFT_RC_0x1F_ENRXSW                                      (25)
#define MAX_RC_0x1F_ENRXSW                                      (0x1)
#define MSK_RC_0x1F_ENRXSW                                      (0x1 << SFT_RC_0x1F_ENRXSW)
#define SFT_RC_0x1F_ENPA                                        (24)
#define MAX_RC_0x1F_ENPA                                        (0x1)
#define MSK_RC_0x1F_ENPA                                        (0x1 << SFT_RC_0x1F_ENPA)
#define SFT_RC_0x1F_ENTXPGA                                     (23)
#define MAX_RC_0x1F_ENTXPGA                                     (0x1)
#define MSK_RC_0x1F_ENTXPGA                                     (0x1 << SFT_RC_0x1F_ENTXPGA)
#define SFT_RC_0x1F_ENTXLO                                      (22)
#define MAX_RC_0x1F_ENTXLO                                      (0x1)
#define MSK_RC_0x1F_ENTXLO                                      (0x1 << SFT_RC_0x1F_ENTXLO)
#define SFT_RC_0x1F_ENTXV2I                                     (21)
#define MAX_RC_0x1F_ENTXV2I                                     (0x1)
#define MSK_RC_0x1F_ENTXV2I                                     (0x1 << SFT_RC_0x1F_ENTXV2I)
#define SFT_RC_0x1F_ENTXFEBIAS                                  (20)
#define MAX_RC_0x1F_ENTXFEBIAS                                  (0x1)
#define MSK_RC_0x1F_ENTXFEBIAS                                  (0x1 << SFT_RC_0x1F_ENTXFEBIAS)
#define SFT_RC_0x1F_ENTXFEREF                                   (19)
#define MAX_RC_0x1F_ENTXFEREF                                   (0x1)
#define MSK_RC_0x1F_ENTXFEREF                                   (0x1 << SFT_RC_0x1F_ENTXFEREF)
#define SFT_RC_0x1F_ENTSSIADC                                   (18)
#define MAX_RC_0x1F_ENTSSIADC                                   (0x1)
#define MSK_RC_0x1F_ENTSSIADC                                   (0x1 << SFT_RC_0x1F_ENTSSIADC)
#define SFT_RC_0x1F_ENTSSI                                      (17)
#define MAX_RC_0x1F_ENTSSI                                      (0x1)
#define MSK_RC_0x1F_ENTSSI                                      (0x1 << SFT_RC_0x1F_ENTSSI)
#define SFT_RC_0x1F_TXVINSEL                                    (16)
#define MAX_RC_0x1F_TXVINSEL                                    (0x1)
#define MSK_RC_0x1F_TXVINSEL                                    (0x1 << SFT_RC_0x1F_TXVINSEL)
#define SFT_RC_0x1F_ENLNA                                       (15)
#define MAX_RC_0x1F_ENLNA                                       (0x1)
#define MSK_RC_0x1F_ENLNA                                       (0x1 << SFT_RC_0x1F_ENLNA)
#define SFT_RC_0x1F_ENLNACAL                                    (14)
#define MAX_RC_0x1F_ENLNACAL                                    (0x1)
#define MSK_RC_0x1F_ENLNACAL                                    (0x1 << SFT_RC_0x1F_ENLNACAL)
#define SFT_RC_0x1F_ENRXMIX                                     (13)
#define MAX_RC_0x1F_ENRXMIX                                     (0x1)
#define MSK_RC_0x1F_ENRXMIX                                     (0x1 << SFT_RC_0x1F_ENRXMIX)
#define SFT_RC_0x1F_ENRXI2V                                     (12)
#define MAX_RC_0x1F_ENRXI2V                                     (0x1)
#define MSK_RC_0x1F_ENRXI2V                                     (0x1 << SFT_RC_0x1F_ENRXI2V)
#define SFT_RC_0x1F_ENRXREF                                     (11)
#define MAX_RC_0x1F_ENRXREF                                     (0x1)
#define MSK_RC_0x1F_ENRXREF                                     (0x1 << SFT_RC_0x1F_ENRXREF)
#define SFT_RC_0x1F_ENRXRSSI                                    (10)
#define MAX_RC_0x1F_ENRXRSSI                                    (0x1)
#define MSK_RC_0x1F_ENRXRSSI                                    (0x1 << SFT_RC_0x1F_ENRXRSSI)
#define SFT_RC_0x1F_ENTXDACBIAS                                 (9)
#define MAX_RC_0x1F_ENTXDACBIAS                                 (0x1)
#define MSK_RC_0x1F_ENTXDACBIAS                                 (0x1 << SFT_RC_0x1F_ENTXDACBIAS)
#define SFT_RC_0x1F_ENTXDAC                                     (8)
#define MAX_RC_0x1F_ENTXDAC                                     (0x1)
#define MSK_RC_0x1F_ENTXDAC                                     (0x1 << SFT_RC_0x1F_ENTXDAC)
#define SFT_RC_0x1F_ENRXADC                                     (7)
#define MAX_RC_0x1F_ENRXADC                                     (0x1)
#define MSK_RC_0x1F_ENRXADC                                     (0x1 << SFT_RC_0x1F_ENRXADC)
#define SFT_RC_0x1F_ENDCOC                                      (6)
#define MAX_RC_0x1F_ENDCOC                                      (0x1)
#define MSK_RC_0x1F_ENDCOC                                      (0x1 << SFT_RC_0x1F_ENDCOC)
#define SFT_RC_0x1F_ENIF                                        (5)
#define MAX_RC_0x1F_ENIF                                        (0x1)
#define MSK_RC_0x1F_ENIF                                        (0x1 << SFT_RC_0x1F_ENIF)
#define SFT_RC_0x1F_ENLPF                                       (4)
#define MAX_RC_0x1F_ENLPF                                       (0x1)
#define MSK_RC_0x1F_ENLPF                                       (0x1 << SFT_RC_0x1F_ENLPF)
#define SFT_RC_0x1F_LPFTRXSW                                    (3)
#define MAX_RC_0x1F_LPFTRXSW                                    (0x1)
#define MSK_RC_0x1F_LPFTRXSW                                    (0x1 << SFT_RC_0x1F_LPFTRXSW)
#define SFT_RC_0x1F_LPFTXBW                                     (2)
#define MAX_RC_0x1F_LPFTXBW                                     (0x1)
#define MSK_RC_0x1F_LPFTXBW                                     (0x1 << SFT_RC_0x1F_LPFTXBW)
#define SFT_RC_0x1F_LPFRXBW                                     (1)
#define MAX_RC_0x1F_LPFRXBW                                     (0x1)
#define MSK_RC_0x1F_LPFRXBW                                     (0x1 << SFT_RC_0x1F_LPFRXBW)
#define SFT_RC_0x1F_DACSELECTION                                (0)
#define MAX_RC_0x1F_DACSELECTION                                (0x1)
#define MSK_RC_0x1F_DACSELECTION                                (0x1 << SFT_RC_0x1F_DACSELECTION)
#define REG_RC_0x20                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x20 * 4))
#define SFT_RC_0x20_ENXTAL                                      (31)
#define MAX_RC_0x20_ENXTAL                                      (0x1)
#define MSK_RC_0x20_ENXTAL                                      (0x1 << SFT_RC_0x20_ENXTAL)
#define SFT_RC_0x20_ENDPLL                                      (30)
#define MAX_RC_0x20_ENDPLL                                      (0x1)
#define MSK_RC_0x20_ENDPLL                                      (0x1 << SFT_RC_0x20_ENDPLL)
#define SFT_RC_0x20_ENDOBULER                                   (29)
#define MAX_RC_0x20_ENDOBULER                                   (0x1)
#define MSK_RC_0x20_ENDOBULER                                   (0x1 << SFT_RC_0x20_ENDOBULER)
#define SFT_RC_0x20_ENRFPLL                                     (28)
#define MAX_RC_0x20_ENRFPLL                                     (0x1)
#define MSK_RC_0x20_ENRFPLL                                     (0x1 << SFT_RC_0x20_ENRFPLL)
#define SFT_RC_0x20_TRSWPLL                                     (27)
#define MAX_RC_0x20_TRSWPLL                                     (0x1)
#define MSK_RC_0x20_TRSWPLL                                     (0x1 << SFT_RC_0x20_TRSWPLL)
#define SFT_RC_0x20_ENTXSW                                      (26)
#define MAX_RC_0x20_ENTXSW                                      (0x1)
#define MSK_RC_0x20_ENTXSW                                      (0x1 << SFT_RC_0x20_ENTXSW)
#define SFT_RC_0x20_ENRXSW                                      (25)
#define MAX_RC_0x20_ENRXSW                                      (0x1)
#define MSK_RC_0x20_ENRXSW                                      (0x1 << SFT_RC_0x20_ENRXSW)
#define SFT_RC_0x20_ENPA                                        (24)
#define MAX_RC_0x20_ENPA                                        (0x1)
#define MSK_RC_0x20_ENPA                                        (0x1 << SFT_RC_0x20_ENPA)
#define SFT_RC_0x20_ENTXPGA                                     (23)
#define MAX_RC_0x20_ENTXPGA                                     (0x1)
#define MSK_RC_0x20_ENTXPGA                                     (0x1 << SFT_RC_0x20_ENTXPGA)
#define SFT_RC_0x20_ENTXLO                                      (22)
#define MAX_RC_0x20_ENTXLO                                      (0x1)
#define MSK_RC_0x20_ENTXLO                                      (0x1 << SFT_RC_0x20_ENTXLO)
#define SFT_RC_0x20_ENTXV2I                                     (21)
#define MAX_RC_0x20_ENTXV2I                                     (0x1)
#define MSK_RC_0x20_ENTXV2I                                     (0x1 << SFT_RC_0x20_ENTXV2I)
#define SFT_RC_0x20_ENTXFEBIAS                                  (20)
#define MAX_RC_0x20_ENTXFEBIAS                                  (0x1)
#define MSK_RC_0x20_ENTXFEBIAS                                  (0x1 << SFT_RC_0x20_ENTXFEBIAS)
#define SFT_RC_0x20_ENTXFEREF                                   (19)
#define MAX_RC_0x20_ENTXFEREF                                   (0x1)
#define MSK_RC_0x20_ENTXFEREF                                   (0x1 << SFT_RC_0x20_ENTXFEREF)
#define SFT_RC_0x20_ENTSSIADC                                   (18)
#define MAX_RC_0x20_ENTSSIADC                                   (0x1)
#define MSK_RC_0x20_ENTSSIADC                                   (0x1 << SFT_RC_0x20_ENTSSIADC)
#define SFT_RC_0x20_ENTSSI                                      (17)
#define MAX_RC_0x20_ENTSSI                                      (0x1)
#define MSK_RC_0x20_ENTSSI                                      (0x1 << SFT_RC_0x20_ENTSSI)
#define SFT_RC_0x20_TXVINSEL                                    (16)
#define MAX_RC_0x20_TXVINSEL                                    (0x1)
#define MSK_RC_0x20_TXVINSEL                                    (0x1 << SFT_RC_0x20_TXVINSEL)
#define SFT_RC_0x20_ENLNA                                       (15)
#define MAX_RC_0x20_ENLNA                                       (0x1)
#define MSK_RC_0x20_ENLNA                                       (0x1 << SFT_RC_0x20_ENLNA)
#define SFT_RC_0x20_ENLNACAL                                    (14)
#define MAX_RC_0x20_ENLNACAL                                    (0x1)
#define MSK_RC_0x20_ENLNACAL                                    (0x1 << SFT_RC_0x20_ENLNACAL)
#define SFT_RC_0x20_ENRXMIX                                     (13)
#define MAX_RC_0x20_ENRXMIX                                     (0x1)
#define MSK_RC_0x20_ENRXMIX                                     (0x1 << SFT_RC_0x20_ENRXMIX)
#define SFT_RC_0x20_ENRXI2V                                     (12)
#define MAX_RC_0x20_ENRXI2V                                     (0x1)
#define MSK_RC_0x20_ENRXI2V                                     (0x1 << SFT_RC_0x20_ENRXI2V)
#define SFT_RC_0x20_ENRXREF                                     (11)
#define MAX_RC_0x20_ENRXREF                                     (0x1)
#define MSK_RC_0x20_ENRXREF                                     (0x1 << SFT_RC_0x20_ENRXREF)
#define SFT_RC_0x20_ENRXRSSI                                    (10)
#define MAX_RC_0x20_ENRXRSSI                                    (0x1)
#define MSK_RC_0x20_ENRXRSSI                                    (0x1 << SFT_RC_0x20_ENRXRSSI)
#define SFT_RC_0x20_ENTXDACBIAS                                 (9)
#define MAX_RC_0x20_ENTXDACBIAS                                 (0x1)
#define MSK_RC_0x20_ENTXDACBIAS                                 (0x1 << SFT_RC_0x20_ENTXDACBIAS)
#define SFT_RC_0x20_ENTXDAC                                     (8)
#define MAX_RC_0x20_ENTXDAC                                     (0x1)
#define MSK_RC_0x20_ENTXDAC                                     (0x1 << SFT_RC_0x20_ENTXDAC)
#define SFT_RC_0x20_ENRXADC                                     (7)
#define MAX_RC_0x20_ENRXADC                                     (0x1)
#define MSK_RC_0x20_ENRXADC                                     (0x1 << SFT_RC_0x20_ENRXADC)
#define SFT_RC_0x20_ENDCOC                                      (6)
#define MAX_RC_0x20_ENDCOC                                      (0x1)
#define MSK_RC_0x20_ENDCOC                                      (0x1 << SFT_RC_0x20_ENDCOC)
#define SFT_RC_0x20_ENIF                                        (5)
#define MAX_RC_0x20_ENIF                                        (0x1)
#define MSK_RC_0x20_ENIF                                        (0x1 << SFT_RC_0x20_ENIF)
#define SFT_RC_0x20_ENLPF                                       (4)
#define MAX_RC_0x20_ENLPF                                       (0x1)
#define MSK_RC_0x20_ENLPF                                       (0x1 << SFT_RC_0x20_ENLPF)
#define SFT_RC_0x20_LPFTRXSW                                    (3)
#define MAX_RC_0x20_LPFTRXSW                                    (0x1)
#define MSK_RC_0x20_LPFTRXSW                                    (0x1 << SFT_RC_0x20_LPFTRXSW)
#define SFT_RC_0x20_LPFTXBW                                     (2)
#define MAX_RC_0x20_LPFTXBW                                     (0x1)
#define MSK_RC_0x20_LPFTXBW                                     (0x1 << SFT_RC_0x20_LPFTXBW)
#define SFT_RC_0x20_LPFRXBW                                     (1)
#define MAX_RC_0x20_LPFRXBW                                     (0x1)
#define MSK_RC_0x20_LPFRXBW                                     (0x1 << SFT_RC_0x20_LPFRXBW)
#define SFT_RC_0x20_DACSELECTION                                (0)
#define MAX_RC_0x20_DACSELECTION                                (0x1)
#define MSK_RC_0x20_DACSELECTION                                (0x1 << SFT_RC_0x20_DACSELECTION)
#define REG_RC_0x21                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x21 * 4))
#define SFT_RC_0x21_ENXTAL                                      (31)
#define MAX_RC_0x21_ENXTAL                                      (0x1)
#define MSK_RC_0x21_ENXTAL                                      (0x1 << SFT_RC_0x21_ENXTAL)
#define SFT_RC_0x21_ENDPLL                                      (30)
#define MAX_RC_0x21_ENDPLL                                      (0x1)
#define MSK_RC_0x21_ENDPLL                                      (0x1 << SFT_RC_0x21_ENDPLL)
#define SFT_RC_0x21_ENDOBULER                                   (29)
#define MAX_RC_0x21_ENDOBULER                                   (0x1)
#define MSK_RC_0x21_ENDOBULER                                   (0x1 << SFT_RC_0x21_ENDOBULER)
#define SFT_RC_0x21_ENRFPLL                                     (28)
#define MAX_RC_0x21_ENRFPLL                                     (0x1)
#define MSK_RC_0x21_ENRFPLL                                     (0x1 << SFT_RC_0x21_ENRFPLL)
#define SFT_RC_0x21_TRSWPLL                                     (27)
#define MAX_RC_0x21_TRSWPLL                                     (0x1)
#define MSK_RC_0x21_TRSWPLL                                     (0x1 << SFT_RC_0x21_TRSWPLL)
#define SFT_RC_0x21_ENTXSW                                      (26)
#define MAX_RC_0x21_ENTXSW                                      (0x1)
#define MSK_RC_0x21_ENTXSW                                      (0x1 << SFT_RC_0x21_ENTXSW)
#define SFT_RC_0x21_ENRXSW                                      (25)
#define MAX_RC_0x21_ENRXSW                                      (0x1)
#define MSK_RC_0x21_ENRXSW                                      (0x1 << SFT_RC_0x21_ENRXSW)
#define SFT_RC_0x21_ENPA                                        (24)
#define MAX_RC_0x21_ENPA                                        (0x1)
#define MSK_RC_0x21_ENPA                                        (0x1 << SFT_RC_0x21_ENPA)
#define SFT_RC_0x21_ENTXPGA                                     (23)
#define MAX_RC_0x21_ENTXPGA                                     (0x1)
#define MSK_RC_0x21_ENTXPGA                                     (0x1 << SFT_RC_0x21_ENTXPGA)
#define SFT_RC_0x21_ENTXLO                                      (22)
#define MAX_RC_0x21_ENTXLO                                      (0x1)
#define MSK_RC_0x21_ENTXLO                                      (0x1 << SFT_RC_0x21_ENTXLO)
#define SFT_RC_0x21_ENTXV2I                                     (21)
#define MAX_RC_0x21_ENTXV2I                                     (0x1)
#define MSK_RC_0x21_ENTXV2I                                     (0x1 << SFT_RC_0x21_ENTXV2I)
#define SFT_RC_0x21_ENTXFEBIAS                                  (20)
#define MAX_RC_0x21_ENTXFEBIAS                                  (0x1)
#define MSK_RC_0x21_ENTXFEBIAS                                  (0x1 << SFT_RC_0x21_ENTXFEBIAS)
#define SFT_RC_0x21_ENTXFEREF                                   (19)
#define MAX_RC_0x21_ENTXFEREF                                   (0x1)
#define MSK_RC_0x21_ENTXFEREF                                   (0x1 << SFT_RC_0x21_ENTXFEREF)
#define SFT_RC_0x21_ENTSSIADC                                   (18)
#define MAX_RC_0x21_ENTSSIADC                                   (0x1)
#define MSK_RC_0x21_ENTSSIADC                                   (0x1 << SFT_RC_0x21_ENTSSIADC)
#define SFT_RC_0x21_ENTSSI                                      (17)
#define MAX_RC_0x21_ENTSSI                                      (0x1)
#define MSK_RC_0x21_ENTSSI                                      (0x1 << SFT_RC_0x21_ENTSSI)
#define SFT_RC_0x21_TXVINSEL                                    (16)
#define MAX_RC_0x21_TXVINSEL                                    (0x1)
#define MSK_RC_0x21_TXVINSEL                                    (0x1 << SFT_RC_0x21_TXVINSEL)
#define SFT_RC_0x21_ENLNA                                       (15)
#define MAX_RC_0x21_ENLNA                                       (0x1)
#define MSK_RC_0x21_ENLNA                                       (0x1 << SFT_RC_0x21_ENLNA)
#define SFT_RC_0x21_ENLNACAL                                    (14)
#define MAX_RC_0x21_ENLNACAL                                    (0x1)
#define MSK_RC_0x21_ENLNACAL                                    (0x1 << SFT_RC_0x21_ENLNACAL)
#define SFT_RC_0x21_ENRXMIX                                     (13)
#define MAX_RC_0x21_ENRXMIX                                     (0x1)
#define MSK_RC_0x21_ENRXMIX                                     (0x1 << SFT_RC_0x21_ENRXMIX)
#define SFT_RC_0x21_ENRXI2V                                     (12)
#define MAX_RC_0x21_ENRXI2V                                     (0x1)
#define MSK_RC_0x21_ENRXI2V                                     (0x1 << SFT_RC_0x21_ENRXI2V)
#define SFT_RC_0x21_ENRXREF                                     (11)
#define MAX_RC_0x21_ENRXREF                                     (0x1)
#define MSK_RC_0x21_ENRXREF                                     (0x1 << SFT_RC_0x21_ENRXREF)
#define SFT_RC_0x21_ENRXRSSI                                    (10)
#define MAX_RC_0x21_ENRXRSSI                                    (0x1)
#define MSK_RC_0x21_ENRXRSSI                                    (0x1 << SFT_RC_0x21_ENRXRSSI)
#define SFT_RC_0x21_ENTXDACBIAS                                 (9)
#define MAX_RC_0x21_ENTXDACBIAS                                 (0x1)
#define MSK_RC_0x21_ENTXDACBIAS                                 (0x1 << SFT_RC_0x21_ENTXDACBIAS)
#define SFT_RC_0x21_ENTXDAC                                     (8)
#define MAX_RC_0x21_ENTXDAC                                     (0x1)
#define MSK_RC_0x21_ENTXDAC                                     (0x1 << SFT_RC_0x21_ENTXDAC)
#define SFT_RC_0x21_ENRXADC                                     (7)
#define MAX_RC_0x21_ENRXADC                                     (0x1)
#define MSK_RC_0x21_ENRXADC                                     (0x1 << SFT_RC_0x21_ENRXADC)
#define SFT_RC_0x21_ENDCOC                                      (6)
#define MAX_RC_0x21_ENDCOC                                      (0x1)
#define MSK_RC_0x21_ENDCOC                                      (0x1 << SFT_RC_0x21_ENDCOC)
#define SFT_RC_0x21_ENIF                                        (5)
#define MAX_RC_0x21_ENIF                                        (0x1)
#define MSK_RC_0x21_ENIF                                        (0x1 << SFT_RC_0x21_ENIF)
#define SFT_RC_0x21_ENLPF                                       (4)
#define MAX_RC_0x21_ENLPF                                       (0x1)
#define MSK_RC_0x21_ENLPF                                       (0x1 << SFT_RC_0x21_ENLPF)
#define SFT_RC_0x21_LPFTRXSW                                    (3)
#define MAX_RC_0x21_LPFTRXSW                                    (0x1)
#define MSK_RC_0x21_LPFTRXSW                                    (0x1 << SFT_RC_0x21_LPFTRXSW)
#define SFT_RC_0x21_LPFTXBW                                     (2)
#define MAX_RC_0x21_LPFTXBW                                     (0x1)
#define MSK_RC_0x21_LPFTXBW                                     (0x1 << SFT_RC_0x21_LPFTXBW)
#define SFT_RC_0x21_LPFRXBW                                     (1)
#define MAX_RC_0x21_LPFRXBW                                     (0x1)
#define MSK_RC_0x21_LPFRXBW                                     (0x1 << SFT_RC_0x21_LPFRXBW)
#define SFT_RC_0x21_DACSELECTION                                (0)
#define MAX_RC_0x21_DACSELECTION                                (0x1)
#define MSK_RC_0x21_DACSELECTION                                (0x1 << SFT_RC_0x21_DACSELECTION)
#define REG_RC_0x22                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x22 * 4))
#define SFT_RC_0x22_ENXTAL                                      (31)
#define MAX_RC_0x22_ENXTAL                                      (0x1)
#define MSK_RC_0x22_ENXTAL                                      (0x1 << SFT_RC_0x22_ENXTAL)
#define SFT_RC_0x22_ENDPLL                                      (30)
#define MAX_RC_0x22_ENDPLL                                      (0x1)
#define MSK_RC_0x22_ENDPLL                                      (0x1 << SFT_RC_0x22_ENDPLL)
#define SFT_RC_0x22_ENDOBULER                                   (29)
#define MAX_RC_0x22_ENDOBULER                                   (0x1)
#define MSK_RC_0x22_ENDOBULER                                   (0x1 << SFT_RC_0x22_ENDOBULER)
#define SFT_RC_0x22_ENRFPLL                                     (28)
#define MAX_RC_0x22_ENRFPLL                                     (0x1)
#define MSK_RC_0x22_ENRFPLL                                     (0x1 << SFT_RC_0x22_ENRFPLL)
#define SFT_RC_0x22_TRSWPLL                                     (27)
#define MAX_RC_0x22_TRSWPLL                                     (0x1)
#define MSK_RC_0x22_TRSWPLL                                     (0x1 << SFT_RC_0x22_TRSWPLL)
#define SFT_RC_0x22_ENTXSW                                      (26)
#define MAX_RC_0x22_ENTXSW                                      (0x1)
#define MSK_RC_0x22_ENTXSW                                      (0x1 << SFT_RC_0x22_ENTXSW)
#define SFT_RC_0x22_ENRXSW                                      (25)
#define MAX_RC_0x22_ENRXSW                                      (0x1)
#define MSK_RC_0x22_ENRXSW                                      (0x1 << SFT_RC_0x22_ENRXSW)
#define SFT_RC_0x22_ENPA                                        (24)
#define MAX_RC_0x22_ENPA                                        (0x1)
#define MSK_RC_0x22_ENPA                                        (0x1 << SFT_RC_0x22_ENPA)
#define SFT_RC_0x22_ENTXPGA                                     (23)
#define MAX_RC_0x22_ENTXPGA                                     (0x1)
#define MSK_RC_0x22_ENTXPGA                                     (0x1 << SFT_RC_0x22_ENTXPGA)
#define SFT_RC_0x22_ENTXLO                                      (22)
#define MAX_RC_0x22_ENTXLO                                      (0x1)
#define MSK_RC_0x22_ENTXLO                                      (0x1 << SFT_RC_0x22_ENTXLO)
#define SFT_RC_0x22_ENTXV2I                                     (21)
#define MAX_RC_0x22_ENTXV2I                                     (0x1)
#define MSK_RC_0x22_ENTXV2I                                     (0x1 << SFT_RC_0x22_ENTXV2I)
#define SFT_RC_0x22_ENTXFEBIAS                                  (20)
#define MAX_RC_0x22_ENTXFEBIAS                                  (0x1)
#define MSK_RC_0x22_ENTXFEBIAS                                  (0x1 << SFT_RC_0x22_ENTXFEBIAS)
#define SFT_RC_0x22_ENTXFEREF                                   (19)
#define MAX_RC_0x22_ENTXFEREF                                   (0x1)
#define MSK_RC_0x22_ENTXFEREF                                   (0x1 << SFT_RC_0x22_ENTXFEREF)
#define SFT_RC_0x22_ENTSSIADC                                   (18)
#define MAX_RC_0x22_ENTSSIADC                                   (0x1)
#define MSK_RC_0x22_ENTSSIADC                                   (0x1 << SFT_RC_0x22_ENTSSIADC)
#define SFT_RC_0x22_ENTSSI                                      (17)
#define MAX_RC_0x22_ENTSSI                                      (0x1)
#define MSK_RC_0x22_ENTSSI                                      (0x1 << SFT_RC_0x22_ENTSSI)
#define SFT_RC_0x22_TXVINSEL                                    (16)
#define MAX_RC_0x22_TXVINSEL                                    (0x1)
#define MSK_RC_0x22_TXVINSEL                                    (0x1 << SFT_RC_0x22_TXVINSEL)
#define SFT_RC_0x22_ENLNA                                       (15)
#define MAX_RC_0x22_ENLNA                                       (0x1)
#define MSK_RC_0x22_ENLNA                                       (0x1 << SFT_RC_0x22_ENLNA)
#define SFT_RC_0x22_ENLNACAL                                    (14)
#define MAX_RC_0x22_ENLNACAL                                    (0x1)
#define MSK_RC_0x22_ENLNACAL                                    (0x1 << SFT_RC_0x22_ENLNACAL)
#define SFT_RC_0x22_ENRXMIX                                     (13)
#define MAX_RC_0x22_ENRXMIX                                     (0x1)
#define MSK_RC_0x22_ENRXMIX                                     (0x1 << SFT_RC_0x22_ENRXMIX)
#define SFT_RC_0x22_ENRXI2V                                     (12)
#define MAX_RC_0x22_ENRXI2V                                     (0x1)
#define MSK_RC_0x22_ENRXI2V                                     (0x1 << SFT_RC_0x22_ENRXI2V)
#define SFT_RC_0x22_ENRXREF                                     (11)
#define MAX_RC_0x22_ENRXREF                                     (0x1)
#define MSK_RC_0x22_ENRXREF                                     (0x1 << SFT_RC_0x22_ENRXREF)
#define SFT_RC_0x22_ENRXRSSI                                    (10)
#define MAX_RC_0x22_ENRXRSSI                                    (0x1)
#define MSK_RC_0x22_ENRXRSSI                                    (0x1 << SFT_RC_0x22_ENRXRSSI)
#define SFT_RC_0x22_ENTXDACBIAS                                 (9)
#define MAX_RC_0x22_ENTXDACBIAS                                 (0x1)
#define MSK_RC_0x22_ENTXDACBIAS                                 (0x1 << SFT_RC_0x22_ENTXDACBIAS)
#define SFT_RC_0x22_ENTXDAC                                     (8)
#define MAX_RC_0x22_ENTXDAC                                     (0x1)
#define MSK_RC_0x22_ENTXDAC                                     (0x1 << SFT_RC_0x22_ENTXDAC)
#define SFT_RC_0x22_ENRXADC                                     (7)
#define MAX_RC_0x22_ENRXADC                                     (0x1)
#define MSK_RC_0x22_ENRXADC                                     (0x1 << SFT_RC_0x22_ENRXADC)
#define SFT_RC_0x22_ENDCOC                                      (6)
#define MAX_RC_0x22_ENDCOC                                      (0x1)
#define MSK_RC_0x22_ENDCOC                                      (0x1 << SFT_RC_0x22_ENDCOC)
#define SFT_RC_0x22_ENIF                                        (5)
#define MAX_RC_0x22_ENIF                                        (0x1)
#define MSK_RC_0x22_ENIF                                        (0x1 << SFT_RC_0x22_ENIF)
#define SFT_RC_0x22_ENLPF                                       (4)
#define MAX_RC_0x22_ENLPF                                       (0x1)
#define MSK_RC_0x22_ENLPF                                       (0x1 << SFT_RC_0x22_ENLPF)
#define SFT_RC_0x22_LPFTRXSW                                    (3)
#define MAX_RC_0x22_LPFTRXSW                                    (0x1)
#define MSK_RC_0x22_LPFTRXSW                                    (0x1 << SFT_RC_0x22_LPFTRXSW)
#define SFT_RC_0x22_LPFTXBW                                     (2)
#define MAX_RC_0x22_LPFTXBW                                     (0x1)
#define MSK_RC_0x22_LPFTXBW                                     (0x1 << SFT_RC_0x22_LPFTXBW)
#define SFT_RC_0x22_LPFRXBW                                     (1)
#define MAX_RC_0x22_LPFRXBW                                     (0x1)
#define MSK_RC_0x22_LPFRXBW                                     (0x1 << SFT_RC_0x22_LPFRXBW)
#define SFT_RC_0x22_DACSELECTION                                (0)
#define MAX_RC_0x22_DACSELECTION                                (0x1)
#define MSK_RC_0x22_DACSELECTION                                (0x1 << SFT_RC_0x22_DACSELECTION)
#define REG_RC_0x23                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x23 * 4))
#define SFT_RC_0x23_RF_DC_Q_COMP_0DB                            (8)
#define MAX_RC_0x23_RF_DC_Q_COMP_0DB                            (0xFF)
#define MSK_RC_0x23_RF_DC_Q_COMP_0DB                            (0xFF << SFT_RC_0x23_RF_DC_Q_COMP_0DB)
#define SFT_RC_0x23_RF_DC_I_COMP_0DB                            (0)
#define MAX_RC_0x23_RF_DC_I_COMP_0DB                            (0xFF)
#define MSK_RC_0x23_RF_DC_I_COMP_0DB                            (0xFF << SFT_RC_0x23_RF_DC_I_COMP_0DB)
#define REG_RC_0x24                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x24 * 4))
#define SFT_RC_0x24_RF_DC_Q_COMP_3DB                            (8)
#define MAX_RC_0x24_RF_DC_Q_COMP_3DB                            (0xFF)
#define MSK_RC_0x24_RF_DC_Q_COMP_3DB                            (0xFF << SFT_RC_0x24_RF_DC_Q_COMP_3DB)
#define SFT_RC_0x24_RF_DC_I_COMP_3DB                            (0)
#define MAX_RC_0x24_RF_DC_I_COMP_3DB                            (0xFF)
#define MSK_RC_0x24_RF_DC_I_COMP_3DB                            (0xFF << SFT_RC_0x24_RF_DC_I_COMP_3DB)
#define REG_RC_0x25                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x25 * 4))
#define SFT_RC_0x25_RF_DC_Q_COMP_6DB                            (8)
#define MAX_RC_0x25_RF_DC_Q_COMP_6DB                            (0xFF)
#define MSK_RC_0x25_RF_DC_Q_COMP_6DB                            (0xFF << SFT_RC_0x25_RF_DC_Q_COMP_6DB)
#define SFT_RC_0x25_RF_DC_I_COMP_6DB                            (0)
#define MAX_RC_0x25_RF_DC_I_COMP_6DB                            (0xFF)
#define MSK_RC_0x25_RF_DC_I_COMP_6DB                            (0xFF << SFT_RC_0x25_RF_DC_I_COMP_6DB)
#define REG_RC_0x26                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x26 * 4))
#define SFT_RC_0x26_RF_DC_Q_COMP_9DB                            (8)
#define MAX_RC_0x26_RF_DC_Q_COMP_9DB                            (0xFF)
#define MSK_RC_0x26_RF_DC_Q_COMP_9DB                            (0xFF << SFT_RC_0x26_RF_DC_Q_COMP_9DB)
#define SFT_RC_0x26_RF_DC_I_COMP_9DB                            (0)
#define MAX_RC_0x26_RF_DC_I_COMP_9DB                            (0xFF)
#define MSK_RC_0x26_RF_DC_I_COMP_9DB                            (0xFF << SFT_RC_0x26_RF_DC_I_COMP_9DB)
#define REG_RC_0x27                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x27 * 4))
#define SFT_RC_0x27_RF_DC_Q_COMP_12DB                           (8)
#define MAX_RC_0x27_RF_DC_Q_COMP_12DB                           (0xFF)
#define MSK_RC_0x27_RF_DC_Q_COMP_12DB                           (0xFF << SFT_RC_0x27_RF_DC_Q_COMP_12DB)
#define SFT_RC_0x27_RF_DC_I_COMP_12DB                           (0)
#define MAX_RC_0x27_RF_DC_I_COMP_12DB                           (0xFF)
#define MSK_RC_0x27_RF_DC_I_COMP_12DB                           (0xFF << SFT_RC_0x27_RF_DC_I_COMP_12DB)
#define REG_RC_0x28                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x28 * 4))
#define SFT_RC_0x28_RF_DC_Q_COMP_15DB                           (8)
#define MAX_RC_0x28_RF_DC_Q_COMP_15DB                           (0xFF)
#define MSK_RC_0x28_RF_DC_Q_COMP_15DB                           (0xFF << SFT_RC_0x28_RF_DC_Q_COMP_15DB)
#define SFT_RC_0x28_RF_DC_I_COMP_15DB                           (0)
#define MAX_RC_0x28_RF_DC_I_COMP_15DB                           (0xFF)
#define MSK_RC_0x28_RF_DC_I_COMP_15DB                           (0xFF << SFT_RC_0x28_RF_DC_I_COMP_15DB)
#define REG_RC_0x29                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x29 * 4))
#define SFT_RC_0x29_RF_DC_Q_COMP_18DB                           (8)
#define MAX_RC_0x29_RF_DC_Q_COMP_18DB                           (0xFF)
#define MSK_RC_0x29_RF_DC_Q_COMP_18DB                           (0xFF << SFT_RC_0x29_RF_DC_Q_COMP_18DB)
#define SFT_RC_0x29_RF_DC_I_COMP_18DB                           (0)
#define MAX_RC_0x29_RF_DC_I_COMP_18DB                           (0xFF)
#define MSK_RC_0x29_RF_DC_I_COMP_18DB                           (0xFF << SFT_RC_0x29_RF_DC_I_COMP_18DB)
#define REG_RC_0x2A                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2A * 4))
#define SFT_RC_0x2A_RF_DC_Q_COMP_21DB                           (8)
#define MAX_RC_0x2A_RF_DC_Q_COMP_21DB                           (0xFF)
#define MSK_RC_0x2A_RF_DC_Q_COMP_21DB                           (0xFF << SFT_RC_0x2A_RF_DC_Q_COMP_21DB)
#define SFT_RC_0x2A_RF_DC_I_COMP_21DB                           (0)
#define MAX_RC_0x2A_RF_DC_I_COMP_21DB                           (0xFF)
#define MSK_RC_0x2A_RF_DC_I_COMP_21DB                           (0xFF << SFT_RC_0x2A_RF_DC_I_COMP_21DB)
#define REG_RC_0x2B                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2B * 4))
#define SFT_RC_0x2B_RF_DC_Q_COMP_24DB                           (8)
#define MAX_RC_0x2B_RF_DC_Q_COMP_24DB                           (0xFF)
#define MSK_RC_0x2B_RF_DC_Q_COMP_24DB                           (0xFF << SFT_RC_0x2B_RF_DC_Q_COMP_24DB)
#define SFT_RC_0x2B_RF_DC_I_COMP_24DB                           (0)
#define MAX_RC_0x2B_RF_DC_I_COMP_24DB                           (0xFF)
#define MSK_RC_0x2B_RF_DC_I_COMP_24DB                           (0xFF << SFT_RC_0x2B_RF_DC_I_COMP_24DB)
#define REG_RC_0x2C                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2C * 4))
#define SFT_RC_0x2C_RF_DC_Q_COMP_27DB                           (8)
#define MAX_RC_0x2C_RF_DC_Q_COMP_27DB                           (0xFF)
#define MSK_RC_0x2C_RF_DC_Q_COMP_27DB                           (0xFF << SFT_RC_0x2C_RF_DC_Q_COMP_27DB)
#define SFT_RC_0x2C_RF_DC_I_COMP_27DB                           (0)
#define MAX_RC_0x2C_RF_DC_I_COMP_27DB                           (0xFF)
#define MSK_RC_0x2C_RF_DC_I_COMP_27DB                           (0xFF << SFT_RC_0x2C_RF_DC_I_COMP_27DB)
#define REG_RC_0x2D                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2D * 4))
#define SFT_RC_0x2D_RF_DC_Q_COMP_30DB                           (8)
#define MAX_RC_0x2D_RF_DC_Q_COMP_30DB                           (0xFF)
#define MSK_RC_0x2D_RF_DC_Q_COMP_30DB                           (0xFF << SFT_RC_0x2D_RF_DC_Q_COMP_30DB)
#define SFT_RC_0x2D_RF_DC_I_COMP_30DB                           (0)
#define MAX_RC_0x2D_RF_DC_I_COMP_30DB                           (0xFF)
#define MSK_RC_0x2D_RF_DC_I_COMP_30DB                           (0xFF << SFT_RC_0x2D_RF_DC_I_COMP_30DB)
#define REG_RC_0x2E                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2E * 4))
#define SFT_RC_0x2E_RF_DC_Q_COMP_33DB                           (8)
#define MAX_RC_0x2E_RF_DC_Q_COMP_33DB                           (0xFF)
#define MSK_RC_0x2E_RF_DC_Q_COMP_33DB                           (0xFF << SFT_RC_0x2E_RF_DC_Q_COMP_33DB)
#define SFT_RC_0x2E_RF_DC_I_COMP_33DB                           (0)
#define MAX_RC_0x2E_RF_DC_I_COMP_33DB                           (0xFF)
#define MSK_RC_0x2E_RF_DC_I_COMP_33DB                           (0xFF << SFT_RC_0x2E_RF_DC_I_COMP_33DB)
#define REG_RC_0x2F                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x2F * 4))
#define SFT_RC_0x2F_RF_DC_Q_COMP_36DB                           (8)
#define MAX_RC_0x2F_RF_DC_Q_COMP_36DB                           (0xFF)
#define MSK_RC_0x2F_RF_DC_Q_COMP_36DB                           (0xFF << SFT_RC_0x2F_RF_DC_Q_COMP_36DB)
#define SFT_RC_0x2F_RF_DC_I_COMP_36DB                           (0)
#define MAX_RC_0x2F_RF_DC_I_COMP_36DB                           (0xFF)
#define MSK_RC_0x2F_RF_DC_I_COMP_36DB                           (0xFF << SFT_RC_0x2F_RF_DC_I_COMP_36DB)
#define REG_RC_0x30                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x30 * 4))
#define SFT_RC_0x30_RF_DC_Q_COMP_39DB                           (8)
#define MAX_RC_0x30_RF_DC_Q_COMP_39DB                           (0xFF)
#define MSK_RC_0x30_RF_DC_Q_COMP_39DB                           (0xFF << SFT_RC_0x30_RF_DC_Q_COMP_39DB)
#define SFT_RC_0x30_RF_DC_I_COMP_39DB                           (0)
#define MAX_RC_0x30_RF_DC_I_COMP_39DB                           (0xFF)
#define MSK_RC_0x30_RF_DC_I_COMP_39DB                           (0xFF << SFT_RC_0x30_RF_DC_I_COMP_39DB)
#define REG_RC_0x31                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x31 * 4))
#define SFT_RC_0x31_RF_DC_Q_COMP_42DB                           (8)
#define MAX_RC_0x31_RF_DC_Q_COMP_42DB                           (0xFF)
#define MSK_RC_0x31_RF_DC_Q_COMP_42DB                           (0xFF << SFT_RC_0x31_RF_DC_Q_COMP_42DB)
#define SFT_RC_0x31_RF_DC_I_COMP_42DB                           (0)
#define MAX_RC_0x31_RF_DC_I_COMP_42DB                           (0xFF)
#define MSK_RC_0x31_RF_DC_I_COMP_42DB                           (0xFF << SFT_RC_0x31_RF_DC_I_COMP_42DB)
#define REG_RC_0x32                                             (*(volatile unsigned long*)(MDU_RC_BASE_ADDR + 0x32 * 4))
#define SFT_RC_0x32_RF_DC_Q_COMP_45DB                           (8)
#define MAX_RC_0x32_RF_DC_Q_COMP_45DB                           (0xFF)
#define MSK_RC_0x32_RF_DC_Q_COMP_45DB                           (0xFF << SFT_RC_0x32_RF_DC_Q_COMP_45DB)
#define SFT_RC_0x32_RF_DC_I_COMP_45DB                           (0)
#define MAX_RC_0x32_RF_DC_I_COMP_45DB                           (0xFF)
#define MSK_RC_0x32_RF_DC_I_COMP_45DB                           (0xFF << SFT_RC_0x32_RF_DC_I_COMP_45DB)

#define MDU_TRX_BASE_ADDR                                       0x4980C200
#define REG_TRX_0x00                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x00 * 4))
#define SFT_TRX_0x00_LDODA                                      (27)
#define MAX_TRX_0x00_LDODA                                      (0x7)
#define MSK_TRX_0x00_LDODA                                      (0x7 << SFT_TRX_0x00_LDODA)
#define SFT_TRX_0x00_LOLDO                                      (24)
#define MAX_TRX_0x00_LOLDO                                      (0x7)
#define MSK_TRX_0x00_LOLDO                                      (0x7 << SFT_TRX_0x00_LOLDO)
#define SFT_TRX_0x00_PAD_CAPBIASS                               (21)
#define MAX_TRX_0x00_PAD_CAPBIASS                               (0x7)
#define MSK_TRX_0x00_PAD_CAPBIASS                               (0x7 << SFT_TRX_0x00_PAD_CAPBIASS)
#define SFT_TRX_0x00_ENPADCAPBIAS                               (20)
#define MAX_TRX_0x00_ENPADCAPBIAS                               (0x1)
#define MSK_TRX_0x00_ENPADCAPBIAS                               (0x1 << SFT_TRX_0x00_ENPADCAPBIAS)
#define SFT_TRX_0x00_PA_DYOPBIAS                                (13)
#define MAX_TRX_0x00_PA_DYOPBIAS                                (0x7)
#define MSK_TRX_0x00_PA_DYOPBIAS                                (0x7 << SFT_TRX_0x00_PA_DYOPBIAS)
#define SFT_TRX_0x00_RCCALEN                                    (12)
#define MAX_TRX_0x00_RCCALEN                                    (0x1)
#define MSK_TRX_0x00_RCCALEN                                    (0x1 << SFT_TRX_0x00_RCCALEN)
#define SFT_TRX_0x00_EN_IQCAL                                   (10)
#define MAX_TRX_0x00_EN_IQCAL                                   (0x1)
#define MSK_TRX_0x00_EN_IQCAL                                   (0x1 << SFT_TRX_0x00_EN_IQCAL)
#define SFT_TRX_0x00_EN_PCAL                                    (9)
#define MAX_TRX_0x00_EN_PCAL                                    (0x1)
#define MSK_TRX_0x00_EN_PCAL                                    (0x1 << SFT_TRX_0x00_EN_PCAL)
#define SFT_TRX_0x00_TSSRANGES                                  (7)
#define MAX_TRX_0x00_TSSRANGES                                  (0x3)
#define MSK_TRX_0x00_TSSRANGES                                  (0x3 << SFT_TRX_0x00_TSSRANGES)
#define SFT_TRX_0x00_PA_VB_VDDGS                                (5)
#define MAX_TRX_0x00_PA_VB_VDDGS                                (0x3)
#define MSK_TRX_0x00_PA_VB_VDDGS                                (0x3 << SFT_TRX_0x00_PA_VB_VDDGS)
#define SFT_TRX_0x00_PA_VREF_VBGS                               (4)
#define MAX_TRX_0x00_PA_VREF_VBGS                               (0x1)
#define MSK_TRX_0x00_PA_VREF_VBGS                               (0x1 << SFT_TRX_0x00_PA_VREF_VBGS)
#define REG_TRX_0x01                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x01 * 4))
#define SFT_TRX_0x01_VCTRL_CAL                                  (31)
#define MAX_TRX_0x01_VCTRL_CAL                                  (0x1)
#define MSK_TRX_0x01_VCTRL_CAL                                  (0x1 << SFT_TRX_0x01_VCTRL_CAL)
#define SFT_TRX_0x01_BYPASS_CALDONE                             (30)
#define MAX_TRX_0x01_BYPASS_CALDONE                             (0x1)
#define MSK_TRX_0x01_BYPASS_CALDONE                             (0x1 << SFT_TRX_0x01_BYPASS_CALDONE)
#define SFT_TRX_0x01_CALDONE_SPI                                (29)
#define MAX_TRX_0x01_CALDONE_SPI                                (0x1)
#define MSK_TRX_0x01_CALDONE_SPI                                (0x1 << SFT_TRX_0x01_CALDONE_SPI)
#define SFT_TRX_0x01_NLOAD_DLYEN                                (28)
#define MAX_TRX_0x01_NLOAD_DLYEN                                (0x1)
#define MSK_TRX_0x01_NLOAD_DLYEN                                (0x1 << SFT_TRX_0x01_NLOAD_DLYEN)
#define SFT_TRX_0x01_CTUNE_LPF                                  (22)
#define MAX_TRX_0x01_CTUNE_LPF                                  (0x3F)
#define MSK_TRX_0x01_CTUNE_LPF                                  (0x3F << SFT_TRX_0x01_CTUNE_LPF)
#define SFT_TRX_0x01_ICPOFFSET_RX                               (16)
#define MAX_TRX_0x01_ICPOFFSET_RX                               (0x3F)
#define MSK_TRX_0x01_ICPOFFSET_RX                               (0x3F << SFT_TRX_0x01_ICPOFFSET_RX)
#define SFT_TRX_0x01_ITUNE_MIXER                                (13)
#define MAX_TRX_0x01_ITUNE_MIXER                                (0x7)
#define MSK_TRX_0x01_ITUNE_MIXER                                (0x7 << SFT_TRX_0x01_ITUNE_MIXER)
#define SFT_TRX_0x01_ICPOFFSET_TX                               (7)
#define MAX_TRX_0x01_ICPOFFSET_TX                               (0x3F)
#define MSK_TRX_0x01_ICPOFFSET_TX                               (0x3F << SFT_TRX_0x01_ICPOFFSET_TX)
#define SFT_TRX_0x01_EDGESEL_NCK                                (6)
#define MAX_TRX_0x01_EDGESEL_NCK                                (0x1)
#define MSK_TRX_0x01_EDGESEL_NCK                                (0x1 << SFT_TRX_0x01_EDGESEL_NCK)
#define SFT_TRX_0x01_VSEL1V_VCOLDO                              (3)
#define MAX_TRX_0x01_VSEL1V_VCOLDO                              (0x7)
#define MSK_TRX_0x01_VSEL1V_VCOLDO                              (0x7 << SFT_TRX_0x01_VSEL1V_VCOLDO)
#define REG_TRX_0x02                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x02 * 4))
#define SFT_TRX_0x02_VCOEN                                      (31)
#define MAX_TRX_0x02_VCOEN                                      (0x1)
#define MSK_TRX_0x02_VCOEN                                      (0x1 << SFT_TRX_0x02_VCOEN)
#define SFT_TRX_0x02_PLLEN                                      (30)
#define MAX_TRX_0x02_PLLEN                                      (0x1)
#define MSK_TRX_0x02_PLLEN                                      (0x1 << SFT_TRX_0x02_PLLEN)
#define SFT_TRX_0x02_VSEL1V_PLLLDO                              (28)
#define MAX_TRX_0x02_VSEL1V_PLLLDO                              (0x3)
#define MSK_TRX_0x02_VSEL1V_PLLLDO                              (0x3 << SFT_TRX_0x02_VSEL1V_PLLLDO)
#define SFT_TRX_0x02_ERRDET_SPIEN                               (27)
#define MAX_TRX_0x02_ERRDET_SPIEN                               (0x1)
#define MSK_TRX_0x02_ERRDET_SPIEN                               (0x1 << SFT_TRX_0x02_ERRDET_SPIEN)
#define SFT_TRX_0x02_ERRDET_EN                                  (26)
#define MAX_TRX_0x02_ERRDET_EN                                  (0x1)
#define MSK_TRX_0x02_ERRDET_EN                                  (0x1 << SFT_TRX_0x02_ERRDET_EN)
#define SFT_TRX_0x02_AMPCTRL_M                                  (25)
#define MAX_TRX_0x02_AMPCTRL_M                                  (0x1)
#define MSK_TRX_0x02_AMPCTRL_M                                  (0x1 << SFT_TRX_0x02_AMPCTRL_M)
#define SFT_TRX_0x02_AMPCAL_EN                                  (24)
#define MAX_TRX_0x02_AMPCAL_EN                                  (0x1)
#define MSK_TRX_0x02_AMPCAL_EN                                  (0x1 << SFT_TRX_0x02_AMPCAL_EN)
#define SFT_TRX_0x02_AMPAUTOCAL                                 (23)
#define MAX_TRX_0x02_AMPAUTOCAL                                 (0x1)
#define MSK_TRX_0x02_AMPAUTOCAL                                 (0x1 << SFT_TRX_0x02_AMPAUTOCAL)
#define SFT_TRX_0x02_AMPTRIGGER                                 (22)
#define MAX_TRX_0x02_AMPTRIGGER                                 (0x1)
#define MSK_TRX_0x02_AMPTRIGGER                                 (0x1 << SFT_TRX_0x02_AMPTRIGGER)
#define SFT_TRX_0x02_DONE_DELAY                                 (19)
#define MAX_TRX_0x02_DONE_DELAY                                 (0x7)
#define MSK_TRX_0x02_DONE_DELAY                                 (0x7 << SFT_TRX_0x02_DONE_DELAY)
#define SFT_TRX_0x02_LVREF                                      (17)
#define MAX_TRX_0x02_LVREF                                      (0x3)
#define MSK_TRX_0x02_LVREF                                      (0x3 << SFT_TRX_0x02_LVREF)
#define SFT_TRX_0x02_HVREF                                      (15)
#define MAX_TRX_0x02_HVREF                                      (0x3)
#define MSK_TRX_0x02_HVREF                                      (0x3 << SFT_TRX_0x02_HVREF)
#define SFT_TRX_0x02_ICP_BIAS_COM                               (13)
#define MAX_TRX_0x02_ICP_BIAS_COM                               (0x3)
#define MSK_TRX_0x02_ICP_BIAS_COM                               (0x3 << SFT_TRX_0x02_ICP_BIAS_COM)
#define SFT_TRX_0x02_BAND_SPI_TRGGER                            (12)
#define MAX_TRX_0x02_BAND_SPI_TRGGER                            (0x1)
#define MSK_TRX_0x02_BAND_SPI_TRGGER                            (0x1 << SFT_TRX_0x02_BAND_SPI_TRGGER)
#define SFT_TRX_0x02_BANDCAL_SPI                                (4)
#define MAX_TRX_0x02_BANDCAL_SPI                                (0xFF)
#define MSK_TRX_0x02_BANDCAL_SPI                                (0xFF << SFT_TRX_0x02_BANDCAL_SPI)
#define SFT_TRX_0x02_MANUAL_BAND                                (3)
#define MAX_TRX_0x02_MANUAL_BAND                                (0x1)
#define MSK_TRX_0x02_MANUAL_BAND                                (0x1 << SFT_TRX_0x02_MANUAL_BAND)
#define SFT_TRX_0x02_BYPASS_OPT                                 (2)
#define MAX_TRX_0x02_BYPASS_OPT                                 (0x1)
#define MSK_TRX_0x02_BYPASS_OPT                                 (0x1 << SFT_TRX_0x02_BYPASS_OPT)
#define SFT_TRX_0x02_CLKSEL_CAL                                 (1)
#define MAX_TRX_0x02_CLKSEL_CAL                                 (0x1)
#define MSK_TRX_0x02_CLKSEL_CAL                                 (0x1 << SFT_TRX_0x02_CLKSEL_CAL)
#define SFT_TRX_0x02_CK2XEN                                     (0)
#define MAX_TRX_0x02_CK2XEN                                     (0x1)
#define MSK_TRX_0x02_CK2XEN                                     (0x1 << SFT_TRX_0x02_CK2XEN)
#define REG_TRX_0x03                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x03 * 4))
#define SFT_TRX_0x03_ITUNE_VCO_SPI                              (15)
#define MAX_TRX_0x03_ITUNE_VCO_SPI                              (0x1FFFF)
#define MSK_TRX_0x03_ITUNE_VCO_SPI                              (0x1FFFF << SFT_TRX_0x03_ITUNE_VCO_SPI)
#define SFT_TRX_0x03_C0_LPF                                     (13)
#define MAX_TRX_0x03_C0_LPF                                     (0x3)
#define MSK_TRX_0x03_C0_LPF                                     (0x3 << SFT_TRX_0x03_C0_LPF)
#define SFT_TRX_0x03_AMPSELU                                    (10)
#define MAX_TRX_0x03_AMPSELU                                    (0x7)
#define MSK_TRX_0x03_AMPSELU                                    (0x7 << SFT_TRX_0x03_AMPSELU)
#define SFT_TRX_0x03_CTUNE_MIXER                                (4)
#define MAX_TRX_0x03_CTUNE_MIXER                                (0x3F)
#define MSK_TRX_0x03_CTUNE_MIXER                                (0x3F << SFT_TRX_0x03_CTUNE_MIXER)
#define SFT_TRX_0x03_CTUNE_MIXER_CH                             (0)
#define MAX_TRX_0x03_CTUNE_MIXER_CH                             (0xF)
#define MSK_TRX_0x03_CTUNE_MIXER_CH                             (0xF << SFT_TRX_0x03_CTUNE_MIXER_CH)
#define REG_TRX_0x04                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x04 * 4))
#define SFT_TRX_0x04_INT_MODE                                   (31)
#define MAX_TRX_0x04_INT_MODE                                   (0x1)
#define MSK_TRX_0x04_INT_MODE                                   (0x1 << SFT_TRX_0x04_INT_MODE)
#define SFT_TRX_0x04_IB1V_LOMIXER                               (29)
#define MAX_TRX_0x04_IB1V_LOMIXER                               (0x3)
#define MSK_TRX_0x04_IB1V_LOMIXER                               (0x3 << SFT_TRX_0x04_IB1V_LOMIXER)
#define SFT_TRX_0x04_NINT                                       (19)
#define MAX_TRX_0x04_NINT                                       (0x3FF)
#define MSK_TRX_0x04_NINT                                       (0x3FF << SFT_TRX_0x04_NINT)
#define SFT_TRX_0x04_NCLKEN_SPI                                 (18)
#define MAX_TRX_0x04_NCLKEN_SPI                                 (0x1)
#define MSK_TRX_0x04_NCLKEN_SPI                                 (0x1 << SFT_TRX_0x04_NCLKEN_SPI)
#define SFT_TRX_0x04_SELVCOPOL                                  (17)
#define MAX_TRX_0x04_SELVCOPOL                                  (0x1)
#define MSK_TRX_0x04_SELVCOPOL                                  (0x1 << SFT_TRX_0x04_SELVCOPOL)
#define SFT_TRX_0x04_TRISTATE_SPI                               (16)
#define MAX_TRX_0x04_TRISTATE_SPI                               (0x1)
#define MSK_TRX_0x04_TRISTATE_SPI                               (0x1 << SFT_TRX_0x04_TRISTATE_SPI)
#define SFT_TRX_0x04_NRSTEN                                     (15)
#define MAX_TRX_0x04_NRSTEN                                     (0x1)
#define MSK_TRX_0x04_NRSTEN                                     (0x1 << SFT_TRX_0x04_NRSTEN)
#define SFT_TRX_0x04_RESET_SPI                                  (14)
#define MAX_TRX_0x04_RESET_SPI                                  (0x1)
#define MSK_TRX_0x04_RESET_SPI                                  (0x1 << SFT_TRX_0x04_RESET_SPI)
#define SFT_TRX_0x04_BYPASS_AAC                                 (13)
#define MAX_TRX_0x04_BYPASS_AAC                                 (0x1)
#define MSK_TRX_0x04_BYPASS_AAC                                 (0x1 << SFT_TRX_0x04_BYPASS_AAC)
#define SFT_TRX_0x04_AMPSEL                                     (8)
#define MAX_TRX_0x04_AMPSEL                                     (0x1F)
#define MSK_TRX_0x04_AMPSEL                                     (0x1F << SFT_TRX_0x04_AMPSEL)
#define SFT_TRX_0x04_ICPBIAS_TX                                 (4)
#define MAX_TRX_0x04_ICPBIAS_TX                                 (0xF)
#define MSK_TRX_0x04_ICPBIAS_TX                                 (0xF << SFT_TRX_0x04_ICPBIAS_TX)
#define SFT_TRX_0x04_ICPBIAS_RX                                 (0)
#define MAX_TRX_0x04_ICPBIAS_RX                                 (0xF)
#define MSK_TRX_0x04_ICPBIAS_RX                                 (0xF << SFT_TRX_0x04_ICPBIAS_RX)
#define REG_TRX_0x05                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x05 * 4))
#define SFT_TRX_0x05_CHSPI                                      (25)
#define MAX_TRX_0x05_CHSPI                                      (0x7F)
#define MSK_TRX_0x05_CHSPI                                      (0x7F << SFT_TRX_0x05_CHSPI)
#define SFT_TRX_0x05_VSEL1V_CPLDO                               (20)
#define MAX_TRX_0x05_VSEL1V_CPLDO                               (0x1F)
#define MSK_TRX_0x05_VSEL1V_CPLDO                               (0x1F << SFT_TRX_0x05_VSEL1V_CPLDO)
#define SFT_TRX_0x05_VCTRL_CAL2                                 (19)
#define MAX_TRX_0x05_VCTRL_CAL2                                 (0x1)
#define MSK_TRX_0x05_VCTRL_CAL2                                 (0x1 << SFT_TRX_0x05_VCTRL_CAL2)
#define SFT_TRX_0x05_VSEL1V_PLLLDO                              (16)
#define MAX_TRX_0x05_VSEL1V_PLLLDO                              (0x7)
#define MSK_TRX_0x05_VSEL1V_PLLLDO                              (0x7 << SFT_TRX_0x05_VSEL1V_PLLLDO)
#define SFT_TRX_0x05_SDM_RSTN                                   (15)
#define MAX_TRX_0x05_SDM_RSTN                                   (0x1)
#define MSK_TRX_0x05_SDM_RSTN                                   (0x1 << SFT_TRX_0x05_SDM_RSTN)
#define SFT_TRX_0x05_PNEN                                       (14)
#define MAX_TRX_0x05_PNEN                                       (0x1)
#define MSK_TRX_0x05_PNEN                                       (0x1 << SFT_TRX_0x05_PNEN)
#define SFT_TRX_0x05_VSEL1V_LO                                  (11)
#define MAX_TRX_0x05_VSEL1V_LO                                  (0x7)
#define MSK_TRX_0x05_VSEL1V_LO                                  (0x7 << SFT_TRX_0x05_VSEL1V_LO)
#define SFT_TRX_0x05_VCTRL_CAL1                                 (10)
#define MAX_TRX_0x05_VCTRL_CAL1                                 (0x1)
#define MSK_TRX_0x05_VCTRL_CAL1                                 (0x1 << SFT_TRX_0x05_VCTRL_CAL1)
#define SFT_TRX_0x05_CKSEL_SDM                                  (8)
#define MAX_TRX_0x05_CKSEL_SDM                                  (0x3)
#define MSK_TRX_0x05_CKSEL_SDM                                  (0x3 << SFT_TRX_0x05_CKSEL_SDM)
#define SFT_TRX_0x05_NSDMLSB                                    (0)
#define MAX_TRX_0x05_NSDMLSB                                    (0xFF)
#define MSK_TRX_0x05_NSDMLSB                                    (0xFF << SFT_TRX_0x05_NSDMLSB)
#define REG_TRX_0x06                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x06 * 4))
#define SFT_TRX_0x06_DCOCI                                      (24)
#define MAX_TRX_0x06_DCOCI                                      (0xFF)
#define MSK_TRX_0x06_DCOCI                                      (0xFF << SFT_TRX_0x06_DCOCI)
#define SFT_TRX_0x06_DCOCQ                                      (16)
#define MAX_TRX_0x06_DCOCQ                                      (0xFF)
#define MSK_TRX_0x06_DCOCQ                                      (0xFF << SFT_TRX_0x06_DCOCQ)
#define SFT_TRX_0x06_LPFCAPCALI_L6B                             (10)
#define MAX_TRX_0x06_LPFCAPCALI_L6B                             (0x3F)
#define MSK_TRX_0x06_LPFCAPCALI_L6B                             (0x3F << SFT_TRX_0x06_LPFCAPCALI_L6B)
#define SFT_TRX_0x06_LPFCAPCALQ_L6B                             (4)
#define MAX_TRX_0x06_LPFCAPCALQ_L6B                             (0x3F)
#define MSK_TRX_0x06_LPFCAPCALQ_L6B                             (0x3F << SFT_TRX_0x06_LPFCAPCALQ_L6B)
#define SFT_TRX_0x06_CAPCAL_SEL                                 (3)
#define MAX_TRX_0x06_CAPCAL_SEL                                 (0x1)
#define MSK_TRX_0x06_CAPCAL_SEL                                 (0x1 << SFT_TRX_0x06_CAPCAL_SEL)
#define SFT_TRX_0x06_DPD_EN                                     (2)
#define MAX_TRX_0x06_DPD_EN                                     (0x1)
#define MSK_TRX_0x06_DPD_EN                                     (0x1 << SFT_TRX_0x06_DPD_EN)
#define SFT_TRX_0x06_LOSEL_RX                                   (1)
#define MAX_TRX_0x06_LOSEL_RX                                   (0x1)
#define MSK_TRX_0x06_LOSEL_RX                                   (0x1 << SFT_TRX_0x06_LOSEL_RX)
#define SFT_TRX_0x06_LOSEL_TX                                   (0)
#define MAX_TRX_0x06_LOSEL_TX                                   (0x1)
#define MSK_TRX_0x06_LOSEL_TX                                   (0x1 << SFT_TRX_0x06_LOSEL_TX)
#define REG_TRX_0x07                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x07 * 4))
#define SFT_TRX_0x07_LPFCAPCALI_H2B                             (30)
#define MAX_TRX_0x07_LPFCAPCALI_H2B                             (0x3)
#define MSK_TRX_0x07_LPFCAPCALI_H2B                             (0x3 << SFT_TRX_0x07_LPFCAPCALI_H2B)
#define SFT_TRX_0x07_LPFCAPCALQ_H2B                             (28)
#define MAX_TRX_0x07_LPFCAPCALQ_H2B                             (0x3)
#define MSK_TRX_0x07_LPFCAPCALQ_H2B                             (0x3 << SFT_TRX_0x07_LPFCAPCALQ_H2B)
#define SFT_TRX_0x07_DAC_CK_EDGE                                (27)
#define MAX_TRX_0x07_DAC_CK_EDGE                                (0x1)
#define MSK_TRX_0x07_DAC_CK_EDGE                                (0x1 << SFT_TRX_0x07_DAC_CK_EDGE)
#define SFT_TRX_0x07_DAC_DELAY                                  (22)
#define MAX_TRX_0x07_DAC_DELAY                                  (0x1F)
#define MSK_TRX_0x07_DAC_DELAY                                  (0x1F << SFT_TRX_0x07_DAC_DELAY)
#define SFT_TRX_0x07_DAC_ISEL_OPA                               (19)
#define MAX_TRX_0x07_DAC_ISEL_OPA                               (0x7)
#define MSK_TRX_0x07_DAC_ISEL_OPA                               (0x7 << SFT_TRX_0x07_DAC_ISEL_OPA)
#define SFT_TRX_0x07_DAC_ISEL_BUF                               (16)
#define MAX_TRX_0x07_DAC_ISEL_BUF                               (0x7)
#define MSK_TRX_0x07_DAC_ISEL_BUF                               (0x7 << SFT_TRX_0x07_DAC_ISEL_BUF)
#define SFT_TRX_0x07_TXIF_2RD_BLE                               (15)
#define MAX_TRX_0x07_TXIF_2RD_BLE                               (0x1)
#define MSK_TRX_0x07_TXIF_2RD_BLE                               (0x1 << SFT_TRX_0x07_TXIF_2RD_BLE)
#define SFT_TRX_0x07_TXIF_2RD_B                                 (14)
#define MAX_TRX_0x07_TXIF_2RD_B                                 (0x1)
#define MSK_TRX_0x07_TXIF_2RD_B                                 (0x1 << SFT_TRX_0x07_TXIF_2RD_B)
#define SFT_TRX_0x07_LPFTXTEST_B                                (13)
#define MAX_TRX_0x07_LPFTXTEST_B                                (0x1)
#define MSK_TRX_0x07_LPFTXTEST_B                                (0x1 << SFT_TRX_0x07_LPFTXTEST_B)
#define SFT_TRX_0x07_ABWS_EN                                    (12)
#define MAX_TRX_0x07_ABWS_EN                                    (0x1)
#define MSK_TRX_0x07_ABWS_EN                                    (0x1 << SFT_TRX_0x07_ABWS_EN)
#define SFT_TRX_0x07_TXIF_2RD_G                                 (11)
#define MAX_TRX_0x07_TXIF_2RD_G                                 (0x1)
#define MSK_TRX_0x07_TXIF_2RD_G                                 (0x1 << SFT_TRX_0x07_TXIF_2RD_G)
#define SFT_TRX_0x07_ADC_CKINV                                  (10)
#define MAX_TRX_0x07_ADC_CKINV                                  (0x1)
#define MSK_TRX_0x07_ADC_CKINV                                  (0x1 << SFT_TRX_0x07_ADC_CKINV)
#define SFT_TRX_0x07_LPFTXTEST_G                                (9)
#define MAX_TRX_0x07_LPFTXTEST_G                                (0x1)
#define MSK_TRX_0x07_LPFTXTEST_G                                (0x1 << SFT_TRX_0x07_LPFTXTEST_G)
#define SFT_TRX_0x07_TXGS                                       (8)
#define MAX_TRX_0x07_TXGS                                       (0x1)
#define MSK_TRX_0x07_TXGS                                       (0x1 << SFT_TRX_0x07_TXGS)
#define SFT_TRX_0x07_DCOC_CTL                                   (6)
#define MAX_TRX_0x07_DCOC_CTL                                   (0x3)
#define MSK_TRX_0x07_DCOC_CTL                                   (0x3 << SFT_TRX_0x07_DCOC_CTL)
#define SFT_TRX_0x07_AUTORXIFGEN                                (5)
#define MAX_TRX_0x07_AUTORXIFGEN                                (0x1)
#define MSK_TRX_0x07_AUTORXIFGEN                                (0x1 << SFT_TRX_0x07_AUTORXIFGEN)
#define SFT_TRX_0x07_SPILPFRXG                                  (1)
#define MAX_TRX_0x07_SPILPFRXG                                  (0xF)
#define MSK_TRX_0x07_SPILPFRXG                                  (0xF << SFT_TRX_0x07_SPILPFRXG)
#define SFT_TRX_0x07_DIG_DCOEN                                  (0)
#define MAX_TRX_0x07_DIG_DCOEN                                  (0x1)
#define MSK_TRX_0x07_DIG_DCOEN                                  (0x1 << SFT_TRX_0x07_DIG_DCOEN)
#define REG_TRX_0x08                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x08 * 4))
#define SFT_TRX_0x08_RSSITH                                     (28)
#define MAX_TRX_0x08_RSSITH                                     (0xF)
#define MSK_TRX_0x08_RSSITH                                     (0xF << SFT_TRX_0x08_RSSITH)
#define SFT_TRX_0x08_RSSITM                                     (24)
#define MAX_TRX_0x08_RSSITM                                     (0xF)
#define MSK_TRX_0x08_RSSITM                                     (0xF << SFT_TRX_0x08_RSSITM)
#define SFT_TRX_0x08_RSSITL                                     (20)
#define MAX_TRX_0x08_RSSITL                                     (0xF)
#define MSK_TRX_0x08_RSSITL                                     (0xF << SFT_TRX_0x08_RSSITL)
#define SFT_TRX_0x08_RSSI_BLE                                   (16)
#define MAX_TRX_0x08_RSSI_BLE                                   (0xF)
#define MSK_TRX_0x08_RSSI_BLE                                   (0xF << SFT_TRX_0x08_RSSI_BLE)
#define SFT_TRX_0x08_RSSI_TEN                                   (15)
#define MAX_TRX_0x08_RSSI_TEN                                   (0x1)
#define MSK_TRX_0x08_RSSI_TEN                                   (0x1 << SFT_TRX_0x08_RSSI_TEN)
#define SFT_TRX_0x08_RSSI_TSEL                                  (13)
#define MAX_TRX_0x08_RSSI_TSEL                                  (0x3)
#define MSK_TRX_0x08_RSSI_TSEL                                  (0x3 << SFT_TRX_0x08_RSSI_TSEL)
#define SFT_TRX_0x08_RSSI_IBS                                   (11)
#define MAX_TRX_0x08_RSSI_IBS                                   (0x3)
#define MSK_TRX_0x08_RSSI_IBS                                   (0x3 << SFT_TRX_0x08_RSSI_IBS)
#define SFT_TRX_0x08_GRSSI_W                                    (10)
#define MAX_TRX_0x08_GRSSI_W                                    (0x1)
#define MSK_TRX_0x08_GRSSI_W                                    (0x1 << SFT_TRX_0x08_GRSSI_W)
#define SFT_TRX_0x08_GRSSI_B                                    (9)
#define MAX_TRX_0x08_GRSSI_B                                    (0x1)
#define MSK_TRX_0x08_GRSSI_B                                    (0x1 << SFT_TRX_0x08_GRSSI_B)
#define SFT_TRX_0x08_EN_WIFIPLL                                 (8)
#define MAX_TRX_0x08_EN_WIFIPLL                                 (0x1)
#define MSK_TRX_0x08_EN_WIFIPLL                                 (0x1 << SFT_TRX_0x08_EN_WIFIPLL)
#define SFT_TRX_0x08_RFPLL_NOTCH_RES                            (1)
#define MAX_TRX_0x08_RFPLL_NOTCH_RES                            (0x7F)
#define MSK_TRX_0x08_RFPLL_NOTCH_RES                            (0x7F << SFT_TRX_0x08_RFPLL_NOTCH_RES)
#define REG_TRX_0x09                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x09 * 4))
#define SFT_TRX_0x09_CLOADLNA                                   (30)
#define MAX_TRX_0x09_CLOADLNA                                   (0x3)
#define MSK_TRX_0x09_CLOADLNA                                   (0x3 << SFT_TRX_0x09_CLOADLNA)
#define SFT_TRX_0x09_GLNAR                                      (28)
#define MAX_TRX_0x09_GLNAR                                      (0x3)
#define MSK_TRX_0x09_GLNAR                                      (0x3 << SFT_TRX_0x09_GLNAR)
#define SFT_TRX_0x09_ISRXREF                                    (26)
#define MAX_TRX_0x09_ISRXREF                                    (0x3)
#define MSK_TRX_0x09_ISRXREF                                    (0x3 << SFT_TRX_0x09_ISRXREF)
#define SFT_TRX_0x09_ISLNA                                      (24)
#define MAX_TRX_0x09_ISLNA                                      (0x3)
#define MSK_TRX_0x09_ISLNA                                      (0x3 << SFT_TRX_0x09_ISLNA)
#define SFT_TRX_0x09_ISV2I                                      (22)
#define MAX_TRX_0x09_ISV2I                                      (0x3)
#define MSK_TRX_0x09_ISV2I                                      (0x3 << SFT_TRX_0x09_ISV2I)
#define SFT_TRX_0x09_RFB                                        (20)
#define MAX_TRX_0x09_RFB                                        (0x3)
#define MSK_TRX_0x09_RFB                                        (0x3 << SFT_TRX_0x09_RFB)
#define SFT_TRX_0x09_GOPT                                       (19)
#define MAX_TRX_0x09_GOPT                                       (0x1)
#define MSK_TRX_0x09_GOPT                                       (0x1 << SFT_TRX_0x09_GOPT)
#define SFT_TRX_0x09_ATT_MANU_EN                                (18)
#define MAX_TRX_0x09_ATT_MANU_EN                                (0x1)
#define MSK_TRX_0x09_ATT_MANU_EN                                (0x1 << SFT_TRX_0x09_ATT_MANU_EN)
#define SFT_TRX_0x09_ATT                                        (17)
#define MAX_TRX_0x09_ATT                                        (0x1)
#define MSK_TRX_0x09_ATT                                        (0x1 << SFT_TRX_0x09_ATT)
#define SFT_TRX_0x09_ENFSR                                      (16)
#define MAX_TRX_0x09_ENFSR                                      (0x1)
#define MSK_TRX_0x09_ENFSR                                      (0x1 << SFT_TRX_0x09_ENFSR)
#define SFT_TRX_0x09_ENCLIP                                     (15)
#define MAX_TRX_0x09_ENCLIP                                     (0x1)
#define MSK_TRX_0x09_ENCLIP                                     (0x1 << SFT_TRX_0x09_ENCLIP)
#define SFT_TRX_0x09_ENOPOCLIP                                  (14)
#define MAX_TRX_0x09_ENOPOCLIP                                  (0x1)
#define MSK_TRX_0x09_ENOPOCLIP                                  (0x1 << SFT_TRX_0x09_ENOPOCLIP)
#define SFT_TRX_0x09_ENCMCLIP                                   (13)
#define MAX_TRX_0x09_ENCMCLIP                                   (0x1)
#define MSK_TRX_0x09_ENCMCLIP                                   (0x1 << SFT_TRX_0x09_ENCMCLIP)
#define SFT_TRX_0x09_IBSRXI2V                                   (11)
#define MAX_TRX_0x09_IBSRXI2V                                   (0x3)
#define MSK_TRX_0x09_IBSRXI2V                                   (0x3 << SFT_TRX_0x09_IBSRXI2V)
#define SFT_TRX_0x09_VSLNALDO                                   (8)
#define MAX_TRX_0x09_VSLNALDO                                   (0x7)
#define MSK_TRX_0x09_VSLNALDO                                   (0x7 << SFT_TRX_0x09_VSLNALDO)
#define SFT_TRX_0x09_VBSRXLO                                    (5)
#define MAX_TRX_0x09_VBSRXLO                                    (0x7)
#define MSK_TRX_0x09_VBSRXLO                                    (0x7 << SFT_TRX_0x09_VBSRXLO)
#define SFT_TRX_0x09_GRXI2VSPI                                  (3)
#define MAX_TRX_0x09_GRXI2VSPI                                  (0x3)
#define MSK_TRX_0x09_GRXI2VSPI                                  (0x3 << SFT_TRX_0x09_GRXI2VSPI)
#define SFT_TRX_0x09_GRXLNASPI                                  (1)
#define MAX_TRX_0x09_GRXLNASPI                                  (0x3)
#define MSK_TRX_0x09_GRXLNASPI                                  (0x3 << SFT_TRX_0x09_GRXLNASPI)
#define SFT_TRX_0x09_AGCRXFEEN                                  (0)
#define MAX_TRX_0x09_AGCRXFEEN                                  (0x1)
#define MSK_TRX_0x09_AGCRXFEEN                                  (0x1 << SFT_TRX_0x09_AGCRXFEEN)
#define REG_TRX_0x0A                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x0A * 4))
#define SFT_TRX_0x0A_DIA                                        (28)
#define MAX_TRX_0x0A_DIA                                        (0xF)
#define MSK_TRX_0x0A_DIA                                        (0xF << SFT_TRX_0x0A_DIA)
#define SFT_TRX_0x0A_PA_ENCSDYH                                 (27)
#define MAX_TRX_0x0A_PA_ENCSDYH                                 (0x1)
#define MSK_TRX_0x0A_PA_ENCSDYH                                 (0x1 << SFT_TRX_0x0A_PA_ENCSDYH)
#define SFT_TRX_0x0A_PA_ENCSDYL                                 (26)
#define MAX_TRX_0x0A_PA_ENCSDYL                                 (0x1)
#define MSK_TRX_0x0A_PA_ENCSDYL                                 (0x1 << SFT_TRX_0x0A_PA_ENCSDYL)
#define SFT_TRX_0x0A_PA_ENDYC                                   (25)
#define MAX_TRX_0x0A_PA_ENDYC                                   (0x1)
#define MSK_TRX_0x0A_PA_ENDYC                                   (0x1 << SFT_TRX_0x0A_PA_ENDYC)
#define SFT_TRX_0x0A_PA_VBNHS                                   (21)
#define MAX_TRX_0x0A_PA_VBNHS                                   (0xF)
#define MSK_TRX_0x0A_PA_VBNHS                                   (0xF << SFT_TRX_0x0A_PA_VBNHS)
#define SFT_TRX_0x0A_PA_VBNLS                                   (17)
#define MAX_TRX_0x0A_PA_VBNLS                                   (0xF)
#define MSK_TRX_0x0A_PA_VBNLS                                   (0xF << SFT_TRX_0x0A_PA_VBNLS)
#define SFT_TRX_0x0A_PA__VBPAS                                  (13)
#define MAX_TRX_0x0A_PA__VBPAS                                  (0xF)
#define MSK_TRX_0x0A_PA__VBPAS                                  (0xF << SFT_TRX_0x0A_PA__VBPAS)
#define SFT_TRX_0x0A_PA_VDHS                                    (10)
#define MAX_TRX_0x0A_PA_VDHS                                    (0x7)
#define MSK_TRX_0x0A_PA_VDHS                                    (0x7 << SFT_TRX_0x0A_PA_VDHS)
#define SFT_TRX_0x0A_PA_VDLS                                    (7)
#define MAX_TRX_0x0A_PA_VDLS                                    (0x7)
#define MSK_TRX_0x0A_PA_VDLS                                    (0x7 << SFT_TRX_0x0A_PA_VDLS)
#define SFT_TRX_0x0A_PABIASCGM                                  (6)
#define MAX_TRX_0x0A_PABIASCGM                                  (0x1)
#define MSK_TRX_0x0A_PABIASCGM                                  (0x1 << SFT_TRX_0x0A_PABIASCGM)
#define SFT_TRX_0x0A_DYGS_VBNH                                  (4)
#define MAX_TRX_0x0A_DYGS_VBNH                                  (0x3)
#define MSK_TRX_0x0A_DYGS_VBNH                                  (0x3 << SFT_TRX_0x0A_DYGS_VBNH)
#define SFT_TRX_0x0A_DYGS_VBNL                                  (2)
#define MAX_TRX_0x0A_DYGS_VBNL                                  (0x3)
#define MSK_TRX_0x0A_DYGS_VBNL                                  (0x3 << SFT_TRX_0x0A_DYGS_VBNL)
#define SFT_TRX_0x0A_DYGS_VBNC                                  (0)
#define MAX_TRX_0x0A_DYGS_VBNC                                  (0x3)
#define MSK_TRX_0x0A_DYGS_VBNC                                  (0x3 << SFT_TRX_0x0A_DYGS_VBNC)
#define REG_TRX_0x0B                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x0B * 4))
#define SFT_TRX_0x0B_MODCA                                      (28)
#define MAX_TRX_0x0B_MODCA                                      (0xF)
#define MSK_TRX_0x0B_MODCA                                      (0xF << SFT_TRX_0x0B_MODCA)
#define SFT_TRX_0x0B_PAD_ENCAPDY                                (27)
#define MAX_TRX_0x0B_PAD_ENCAPDY                                (0x1)
#define MSK_TRX_0x0B_PAD_ENCAPDY                                (0x1 << SFT_TRX_0x0B_PAD_ENCAPDY)
#define SFT_TRX_0x0B_PAD_DI                                     (23)
#define MAX_TRX_0x0B_PAD_DI                                     (0xF)
#define MSK_TRX_0x0B_PAD_DI                                     (0xF << SFT_TRX_0x0B_PAD_DI)
#define SFT_TRX_0x0B_PAD_DICS                                   (21)
#define MAX_TRX_0x0B_PAD_DICS                                   (0x3)
#define MSK_TRX_0x0B_PAD_DICS                                   (0x3 << SFT_TRX_0x0B_PAD_DICS)
#define SFT_TRX_0x0B_DMODLDOSEL                                 (18)
#define MAX_TRX_0x0B_DMODLDOSEL                                 (0x7)
#define MSK_TRX_0x0B_DMODLDOSEL                                 (0x7 << SFT_TRX_0x0B_DMODLDOSEL)
#define SFT_TRX_0x0B_PADCA                                      (12)
#define MAX_TRX_0x0B_PADCA                                      (0xF)
#define MSK_TRX_0x0B_PADCA                                      (0xF << SFT_TRX_0x0B_PADCA)
#define SFT_TRX_0x0B_PADCB                                      (8)
#define MAX_TRX_0x0B_PADCB                                      (0xF)
#define MSK_TRX_0x0B_PADCB                                      (0xF << SFT_TRX_0x0B_PADCB)
#define SFT_TRX_0x0B_PADCC                                      (4)
#define MAX_TRX_0x0B_PADCC                                      (0xF)
#define MSK_TRX_0x0B_PADCC                                      (0xF << SFT_TRX_0x0B_PADCC)
#define SFT_TRX_0x0B_PADCD                                      (0)
#define MAX_TRX_0x0B_PADCD                                      (0xF)
#define MSK_TRX_0x0B_PADCD                                      (0xF << SFT_TRX_0x0B_PADCD)
#define REG_TRX_0x0C                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x0C * 4))
#define SFT_TRX_0x0C_PAMAPEN                                    (31)
#define MAX_TRX_0x0C_PAMAPEN                                    (0x1)
#define MSK_TRX_0x0C_PAMAPEN                                    (0x1 << SFT_TRX_0x0C_PAMAPEN)
#define SFT_TRX_0x0C_PA_CAP                                     (28)
#define MAX_TRX_0x0C_PA_CAP                                     (0x7)
#define MSK_TRX_0x0C_PA_CAP                                     (0x7 << SFT_TRX_0x0C_PA_CAP)
#define SFT_TRX_0x0C_PA_DIBIASPT                                (24)
#define MAX_TRX_0x0C_PA_DIBIASPT                                (0xF)
#define MSK_TRX_0x0C_PA_DIBIASPT                                (0xF << SFT_TRX_0x0C_PA_DIBIASPT)
#define SFT_TRX_0x0C_MIXVBH                                     (22)
#define MAX_TRX_0x0C_MIXVBH                                     (0x3)
#define MSK_TRX_0x0C_MIXVBH                                     (0x3 << SFT_TRX_0x0C_MIXVBH)
#define SFT_TRX_0x0C_MIXVSWB                                    (20)
#define MAX_TRX_0x0C_MIXVSWB                                    (0x3)
#define MSK_TRX_0x0C_MIXVSWB                                    (0x3 << SFT_TRX_0x0C_MIXVSWB)
#define SFT_TRX_0x0C_DGMDC                                      (16)
#define MAX_TRX_0x0C_DGMDC                                      (0xF)
#define MSK_TRX_0x0C_DGMDC                                      (0xF << SFT_TRX_0x0C_DGMDC)
#define SFT_TRX_0x0C_RGM                                        (12)
#define MAX_TRX_0x0C_RGM                                        (0xF)
#define MSK_TRX_0x0C_RGM                                        (0xF << SFT_TRX_0x0C_RGM)
#define SFT_TRX_0x0C_PACTRL                                     (8)
#define MAX_TRX_0x0C_PACTRL                                     (0xF)
#define MSK_TRX_0x0C_PACTRL                                     (0xF << SFT_TRX_0x0C_PACTRL)
#define SFT_TRX_0x0C_PADCTRL                                    (4)
#define MAX_TRX_0x0C_PADCTRL                                    (0xF)
#define MSK_TRX_0x0C_PADCTRL                                    (0xF << SFT_TRX_0x0C_PADCTRL)
#define SFT_TRX_0x0C_GMGAIN                                     (0)
#define MAX_TRX_0x0C_GMGAIN                                     (0xF)
#define MSK_TRX_0x0C_GMGAIN                                     (0xF << SFT_TRX_0x0C_GMGAIN)
#define REG_TRX_0x12                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x12 * 4))
#define SFT_TRX_0x12_ADC_RSTN                                   (31)
#define MAX_TRX_0x12_ADC_RSTN                                   (0x1)
#define MSK_TRX_0x12_ADC_RSTN                                   (0x1 << SFT_TRX_0x12_ADC_RSTN)
#define SFT_TRX_0x12_VREFS                                      (30)
#define MAX_TRX_0x12_VREFS                                      (0x1)
#define MSK_TRX_0x12_VREFS                                      (0x1 << SFT_TRX_0x12_VREFS)
#define SFT_TRX_0x12_CKMODE                                     (29)
#define MAX_TRX_0x12_CKMODE                                     (0x1)
#define MSK_TRX_0x12_CKMODE                                     (0x1 << SFT_TRX_0x12_CKMODE)
#define SFT_TRX_0x12_CALNSEL                                    (27)
#define MAX_TRX_0x12_CALNSEL                                    (0x3)
#define MSK_TRX_0x12_CALNSEL                                    (0x3 << SFT_TRX_0x12_CALNSEL)
#define SFT_TRX_0x12_CALEN                                      (26)
#define MAX_TRX_0x12_CALEN                                      (0x1)
#define MSK_TRX_0x12_CALEN                                      (0x1 << SFT_TRX_0x12_CALEN)
#define SFT_TRX_0x12_TDTUNEB                                    (25)
#define MAX_TRX_0x12_TDTUNEB                                    (0x1)
#define MSK_TRX_0x12_TDTUNEB                                    (0x1 << SFT_TRX_0x12_TDTUNEB)
#define SFT_TRX_0x12_TDTUNE                                     (19)
#define MAX_TRX_0x12_TDTUNE                                     (0x3F)
#define MSK_TRX_0x12_TDTUNE                                     (0x3F << SFT_TRX_0x12_TDTUNE)
#define SFT_TRX_0x12_DLYPC                                      (17)
#define MAX_TRX_0x12_DLYPC                                      (0x3)
#define MSK_TRX_0x12_DLYPC                                      (0x3 << SFT_TRX_0x12_DLYPC)
#define SFT_TRX_0x12_ADC_ISEL                                   (14)
#define MAX_TRX_0x12_ADC_ISEL                                   (0x7)
#define MSK_TRX_0x12_ADC_ISEL                                   (0x7 << SFT_TRX_0x12_ADC_ISEL)
#define SFT_TRX_0x12_LDOAD                                      (11)
#define MAX_TRX_0x12_LDOAD                                      (0x7)
#define MSK_TRX_0x12_LDOAD                                      (0x7 << SFT_TRX_0x12_LDOAD)
#define SFT_TRX_0x12_FLAGSEL                                    (10)
#define MAX_TRX_0x12_FLAGSEL                                    (0x1)
#define MSK_TRX_0x12_FLAGSEL                                    (0x1 << SFT_TRX_0x12_FLAGSEL)
#define SFT_TRX_0x12_ENFSR_FLT                                  (9)
#define MAX_TRX_0x12_ENFSR_FLT                                  (0x1)
#define MSK_TRX_0x12_ENFSR_FLT                                  (0x1 << SFT_TRX_0x12_ENFSR_FLT)
#define SFT_TRX_0x12_ENCLIP_FLT                                 (8)
#define MAX_TRX_0x12_ENCLIP_FLT                                 (0x1)
#define MSK_TRX_0x12_ENCLIP_FLT                                 (0x1 << SFT_TRX_0x12_ENCLIP_FLT)
#define SFT_TRX_0x12_LDOIFSEL                                   (5)
#define MAX_TRX_0x12_LDOIFSEL                                   (0x7)
#define MSK_TRX_0x12_LDOIFSEL                                   (0x7 << SFT_TRX_0x12_LDOIFSEL)
#define SFT_TRX_0x12_CGMBS                                      (4)
#define MAX_TRX_0x12_CGMBS                                      (0x1)
#define MSK_TRX_0x12_CGMBS                                      (0x1 << SFT_TRX_0x12_CGMBS)
#define SFT_TRX_0x12_FICTL                                      (1)
#define MAX_TRX_0x12_FICTL                                      (0x7)
#define MSK_TRX_0x12_FICTL                                      (0x7 << SFT_TRX_0x12_FICTL)
#define SFT_TRX_0x12_IOPS                                       (0)
#define MAX_TRX_0x12_IOPS                                       (0x1)
#define MSK_TRX_0x12_IOPS                                       (0x1 << SFT_TRX_0x12_IOPS)
#define REG_TRX_0x13                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x13 * 4))
#define SFT_TRX_0x13_MDIN                                       (24)
#define MAX_TRX_0x13_MDIN                                       (0xFF)
#define MSK_TRX_0x13_MDIN                                       (0xFF << SFT_TRX_0x13_MDIN)
#define SFT_TRX_0x13_AMDLY                                      (21)
#define MAX_TRX_0x13_AMDLY                                      (0x7)
#define MSK_TRX_0x13_AMDLY                                      (0x7 << SFT_TRX_0x13_AMDLY)
#define SFT_TRX_0x13_AMSEL                                      (20)
#define MAX_TRX_0x13_AMSEL                                      (0x1)
#define MSK_TRX_0x13_AMSEL                                      (0x1 << SFT_TRX_0x13_AMSEL)
#define SFT_TRX_0x13_BT_VSEL                                    (18)
#define MAX_TRX_0x13_BT_VSEL                                    (0x3)
#define MSK_TRX_0x13_BT_VSEL                                    (0x3 << SFT_TRX_0x13_BT_VSEL)
#define SFT_TRX_0x13_MDINSEL                                    (17)
#define MAX_TRX_0x13_MDINSEL                                    (0x1)
#define MSK_TRX_0x13_MDINSEL                                    (0x1 << SFT_TRX_0x13_MDINSEL)
#define SFT_TRX_0x13_PALDOPYP                                   (16)
#define MAX_TRX_0x13_PALDOPYP                                   (0x1)
#define MSK_TRX_0x13_PALDOPYP                                   (0x1 << SFT_TRX_0x13_PALDOPYP)
#define SFT_TRX_0x13_POINT_MOD                                  (15)
#define MAX_TRX_0x13_POINT_MOD                                  (0x1)
#define MSK_TRX_0x13_POINT_MOD                                  (0x1 << SFT_TRX_0x13_POINT_MOD)
#define SFT_TRX_0x13_MODEPLL                                    (14)
#define MAX_TRX_0x13_MODEPLL                                    (0x1)
#define MSK_TRX_0x13_MODEPLL                                    (0x1 << SFT_TRX_0x13_MODEPLL)
#define SFT_TRX_0x13_MODEPA                                     (13)
#define MAX_TRX_0x13_MODEPA                                     (0x1)
#define MSK_TRX_0x13_MODEPA                                     (0x1 << SFT_TRX_0x13_MODEPA)
#define SFT_TRX_0x13_SPIMODE_ENABLE                             (12)
#define MAX_TRX_0x13_SPIMODE_ENABLE                             (0x1)
#define MSK_TRX_0x13_SPIMODE_ENABLE                             (0x1 << SFT_TRX_0x13_SPIMODE_ENABLE)
#define SFT_TRX_0x13_T0R1_SPI                                   (11)
#define MAX_TRX_0x13_T0R1_SPI                                   (0x1)
#define MSK_TRX_0x13_T0R1_SPI                                   (0x1 << SFT_TRX_0x13_T0R1_SPI)
#define SFT_TRX_0x13_T0R1_SPI_EN                                (10)
#define MAX_TRX_0x13_T0R1_SPI_EN                                (0x1)
#define MSK_TRX_0x13_T0R1_SPI_EN                                (0x1 << SFT_TRX_0x13_T0R1_SPI_EN)
#define SFT_TRX_0x13_BTPLL_EN_SPI                               (8)
#define MAX_TRX_0x13_BTPLL_EN_SPI                               (0x1)
#define MSK_TRX_0x13_BTPLL_EN_SPI                               (0x1 << SFT_TRX_0x13_BTPLL_EN_SPI)
#define SFT_TRX_0x13_CKPSEL                                     (5)
#define MAX_TRX_0x13_CKPSEL                                     (0x1)
#define MSK_TRX_0x13_CKPSEL                                     (0x1 << SFT_TRX_0x13_CKPSEL)
#define SFT_TRX_0x13_ENTST                                      (4)
#define MAX_TRX_0x13_ENTST                                      (0x1)
#define MSK_TRX_0x13_ENTST                                      (0x1 << SFT_TRX_0x13_ENTST)
#define SFT_TRX_0x13_ATSEL                                      (2)
#define MAX_TRX_0x13_ATSEL                                      (0x3)
#define MSK_TRX_0x13_ATSEL                                      (0x3 << SFT_TRX_0x13_ATSEL)
#define SFT_TRX_0x13_LPFINTSTEN                                 (1)
#define MAX_TRX_0x13_LPFINTSTEN                                 (0x1)
#define MSK_TRX_0x13_LPFINTSTEN                                 (0x1 << SFT_TRX_0x13_LPFINTSTEN)
#define SFT_TRX_0x13_LPFOUTTSTEN                                (0)
#define MAX_TRX_0x13_LPFOUTTSTEN                                (0x1)
#define MSK_TRX_0x13_LPFOUTTSTEN                                (0x1 << SFT_TRX_0x13_LPFOUTTSTEN)
#define REG_TRX_0x14                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x14 * 4))
#define SFT_TRX_0x14_CK2SDMPOL_SEL                              (31)
#define MAX_TRX_0x14_CK2SDMPOL_SEL                              (0x1)
#define MSK_TRX_0x14_CK2SDMPOL_SEL                              (0x1 << SFT_TRX_0x14_CK2SDMPOL_SEL)
#define SFT_TRX_0x14_CKSEL_SDM                                  (30)
#define MAX_TRX_0x14_CKSEL_SDM                                  (0x1)
#define MSK_TRX_0x14_CKSEL_SDM                                  (0x1 << SFT_TRX_0x14_CKSEL_SDM)
#define SFT_TRX_0x14_RXLO                                       (29)
#define MAX_TRX_0x14_RXLO                                       (0x1)
#define MSK_TRX_0x14_RXLO                                       (0x1 << SFT_TRX_0x14_RXLO)
#define SFT_TRX_0x14_IF2M                                       (28)
#define MAX_TRX_0x14_IF2M                                       (0x1)
#define MSK_TRX_0x14_IF2M                                       (0x1 << SFT_TRX_0x14_IF2M)
#define SFT_TRX_0x14_PNEN                                       (27)
#define MAX_TRX_0x14_PNEN                                       (0x1)
#define MSK_TRX_0x14_PNEN                                       (0x1 << SFT_TRX_0x14_PNEN)
#define SFT_TRX_0x14_DIFFN                                      (3)
#define MAX_TRX_0x14_DIFFN                                      (0xFFFFFF)
#define MSK_TRX_0x14_DIFFN                                      (0xFFFFFF << SFT_TRX_0x14_DIFFN)
#define SFT_TRX_0x14_WIFI_LOEN                                  (2)
#define MAX_TRX_0x14_WIFI_LOEN                                  (0x1)
#define MSK_TRX_0x14_WIFI_LOEN                                  (0x1 << SFT_TRX_0x14_WIFI_LOEN)
#define SFT_TRX_0x14_TWO_POINT_MOD_LOCAL                        (1)
#define MAX_TRX_0x14_TWO_POINT_MOD_LOCAL                        (0x1)
#define MSK_TRX_0x14_TWO_POINT_MOD_LOCAL                        (0x1 << SFT_TRX_0x14_TWO_POINT_MOD_LOCAL)
#define REG_TRX_0x15                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x15 * 4))
#define SFT_TRX_0x15_CPSWEN                                     (31)
#define MAX_TRX_0x15_CPSWEN                                     (0x1)
#define MSK_TRX_0x15_CPSWEN                                     (0x1 << SFT_TRX_0x15_CPSWEN)
#define SFT_TRX_0x15_IOFFSET_RX                                 (25)
#define MAX_TRX_0x15_IOFFSET_RX                                 (0x3F)
#define MSK_TRX_0x15_IOFFSET_RX                                 (0x3F << SFT_TRX_0x15_IOFFSET_RX)
#define SFT_TRX_0x15_ICP_RX                                     (21)
#define MAX_TRX_0x15_ICP_RX                                     (0xF)
#define MSK_TRX_0x15_ICP_RX                                     (0xF << SFT_TRX_0x15_ICP_RX)
#define SFT_TRX_0x15_LPFRZ_RX                                   (17)
#define MAX_TRX_0x15_LPFRZ_RX                                   (0xF)
#define MSK_TRX_0x15_LPFRZ_RX                                   (0xF << SFT_TRX_0x15_LPFRZ_RX)
#define SFT_TRX_0x15_CP1_RX                                     (15)
#define MAX_TRX_0x15_CP1_RX                                     (0x3)
#define MSK_TRX_0x15_CP1_RX                                     (0x3 << SFT_TRX_0x15_CP1_RX)
#define SFT_TRX_0x15_RP2_RX                                     (12)
#define MAX_TRX_0x15_RP2_RX                                     (0x7)
#define MSK_TRX_0x15_RP2_RX                                     (0x7 << SFT_TRX_0x15_RP2_RX)
#define SFT_TRX_0x15_RP3_RX                                     (9)
#define MAX_TRX_0x15_RP3_RX                                     (0x7)
#define MSK_TRX_0x15_RP3_RX                                     (0x7 << SFT_TRX_0x15_RP3_RX)
#define SFT_TRX_0x15_CP2_RX                                     (7)
#define MAX_TRX_0x15_CP2_RX                                     (0x3)
#define MSK_TRX_0x15_CP2_RX                                     (0x3 << SFT_TRX_0x15_CP2_RX)
#define SFT_TRX_0x15_CP3_RX                                     (5)
#define MAX_TRX_0x15_CP3_RX                                     (0x3)
#define MSK_TRX_0x15_CP3_RX                                     (0x3 << SFT_TRX_0x15_CP3_RX)
#define SFT_TRX_0x15_PFDDLYSEL                                  (3)
#define MAX_TRX_0x15_PFDDLYSEL                                  (0x3)
#define MSK_TRX_0x15_PFDDLYSEL                                  (0x3 << SFT_TRX_0x15_PFDDLYSEL)
#define SFT_TRX_0x15_SELPOL                                     (2)
#define MAX_TRX_0x15_SELPOL                                     (0x1)
#define MSK_TRX_0x15_SELPOL                                     (0x1 << SFT_TRX_0x15_SELPOL)
#define SFT_TRX_0x15_TRISTATE                                   (1)
#define MAX_TRX_0x15_TRISTATE                                   (0x1)
#define MSK_TRX_0x15_TRISTATE                                   (0x1 << SFT_TRX_0x15_TRISTATE)
#define SFT_TRX_0x15_RESET_NLOAD                                (0)
#define MAX_TRX_0x15_RESET_NLOAD                                (0x1)
#define MSK_TRX_0x15_RESET_NLOAD                                (0x1 << SFT_TRX_0x15_RESET_NLOAD)
#define REG_TRX_0x16                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x16 * 4))
#define SFT_TRX_0x16_BP_OPT                                     (31)
#define MAX_TRX_0x16_BP_OPT                                     (0x1)
#define MSK_TRX_0x16_BP_OPT                                     (0x1 << SFT_TRX_0x16_BP_OPT)
#define SFT_TRX_0x16_IOFFSET_TX                                 (25)
#define MAX_TRX_0x16_IOFFSET_TX                                 (0x3F)
#define MSK_TRX_0x16_IOFFSET_TX                                 (0x3F << SFT_TRX_0x16_IOFFSET_TX)
#define SFT_TRX_0x16_ICP_TX                                     (21)
#define MAX_TRX_0x16_ICP_TX                                     (0xF)
#define MSK_TRX_0x16_ICP_TX                                     (0xF << SFT_TRX_0x16_ICP_TX)
#define SFT_TRX_0x16_LPFRZ_TX                                   (17)
#define MAX_TRX_0x16_LPFRZ_TX                                   (0xF)
#define MSK_TRX_0x16_LPFRZ_TX                                   (0xF << SFT_TRX_0x16_LPFRZ_TX)
#define SFT_TRX_0x16_CP1_TX                                     (15)
#define MAX_TRX_0x16_CP1_TX                                     (0x3)
#define MSK_TRX_0x16_CP1_TX                                     (0x3 << SFT_TRX_0x16_CP1_TX)
#define SFT_TRX_0x16_RP2_TX                                     (12)
#define MAX_TRX_0x16_RP2_TX                                     (0x7)
#define MSK_TRX_0x16_RP2_TX                                     (0x7 << SFT_TRX_0x16_RP2_TX)
#define SFT_TRX_0x16_RP3_TX                                     (9)
#define MAX_TRX_0x16_RP3_TX                                     (0x7)
#define MSK_TRX_0x16_RP3_TX                                     (0x7 << SFT_TRX_0x16_RP3_TX)
#define SFT_TRX_0x16_CP2_TX                                     (7)
#define MAX_TRX_0x16_CP2_TX                                     (0x3)
#define MSK_TRX_0x16_CP2_TX                                     (0x3 << SFT_TRX_0x16_CP2_TX)
#define SFT_TRX_0x16_CP3_TX                                     (5)
#define MAX_TRX_0x16_CP3_TX                                     (0x3)
#define MSK_TRX_0x16_CP3_TX                                     (0x3 << SFT_TRX_0x16_CP3_TX)
#define SFT_TRX_0x16_RESET_NCOUNTER                             (4)
#define MAX_TRX_0x16_RESET_NCOUNTER                             (0x1)
#define MSK_TRX_0x16_RESET_NCOUNTER                             (0x1 << SFT_TRX_0x16_RESET_NCOUNTER)
#define SFT_TRX_0x16_VREFHCTRL                                  (2)
#define MAX_TRX_0x16_VREFHCTRL                                  (0x3)
#define MSK_TRX_0x16_VREFHCTRL                                  (0x3 << SFT_TRX_0x16_VREFHCTRL)
#define SFT_TRX_0x16_VREFLCTRL                                  (0)
#define MAX_TRX_0x16_VREFLCTRL                                  (0x3)
#define MSK_TRX_0x16_VREFLCTRL                                  (0x3 << SFT_TRX_0x16_VREFLCTRL)
#define REG_TRX_0x17                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x17 * 4))
#define SFT_TRX_0x17_NMANUAL                                    (24)
#define MAX_TRX_0x17_NMANUAL                                    (0xFF)
#define MSK_TRX_0x17_NMANUAL                                    (0xFF << SFT_TRX_0x17_NMANUAL)
#define SFT_TRX_0x17_BAND_SPI                                   (16)
#define MAX_TRX_0x17_BAND_SPI                                   (0xFF)
#define MSK_TRX_0x17_BAND_SPI                                   (0xFF << SFT_TRX_0x17_BAND_SPI)
#define SFT_TRX_0x17_BAND_MEN                                   (15)
#define MAX_TRX_0x17_BAND_MEN                                   (0x1)
#define MSK_TRX_0x17_BAND_MEN                                   (0x1 << SFT_TRX_0x17_BAND_MEN)
#define SFT_TRX_0x17_INT_MOD                                    (14)
#define MAX_TRX_0x17_INT_MOD                                    (0x1)
#define MSK_TRX_0x17_INT_MOD                                    (0x1 << SFT_TRX_0x17_INT_MOD)
#define SFT_TRX_0x17_NRSTEN                                     (13)
#define MAX_TRX_0x17_NRSTEN                                     (0x1)
#define MSK_TRX_0x17_NRSTEN                                     (0x1 << SFT_TRX_0x17_NRSTEN)
#define SFT_TRX_0x17_CKREF_NL_SEL                               (12)
#define MAX_TRX_0x17_CKREF_NL_SEL                               (0x1)
#define MSK_TRX_0x17_CKREF_NL_SEL                               (0x1 << SFT_TRX_0x17_CKREF_NL_SEL)
#define SFT_TRX_0x17_CKREF_LOOP_SEL                             (11)
#define MAX_TRX_0x17_CKREF_LOOP_SEL                             (0x1)
#define MSK_TRX_0x17_CKREF_LOOP_SEL                             (0x1 << SFT_TRX_0x17_CKREF_LOOP_SEL)
#define SFT_TRX_0x17_ERRDET_SPIEN                               (10)
#define MAX_TRX_0x17_ERRDET_SPIEN                               (0x1)
#define MSK_TRX_0x17_ERRDET_SPIEN                               (0x1 << SFT_TRX_0x17_ERRDET_SPIEN)
#define SFT_TRX_0x17_SPI_TRIGGER                                (9)
#define MAX_TRX_0x17_SPI_TRIGGER                                (0x1)
#define MSK_TRX_0x17_SPI_TRIGGER                                (0x1 << SFT_TRX_0x17_SPI_TRIGGER)
#define SFT_TRX_0x17_DONE_DELAY                                 (6)
#define MAX_TRX_0x17_DONE_DELAY                                 (0x7)
#define MSK_TRX_0x17_DONE_DELAY                                 (0x7 << SFT_TRX_0x17_DONE_DELAY)
#define SFT_TRX_0x17_RXLOCTRL_VCOCAL                            (5)
#define MAX_TRX_0x17_RXLOCTRL_VCOCAL                            (0x1)
#define MSK_TRX_0x17_RXLOCTRL_VCOCAL                            (0x1 << SFT_TRX_0x17_RXLOCTRL_VCOCAL)
#define SFT_TRX_0x17_PWD_VCOAMPCAL                              (4)
#define MAX_TRX_0x17_PWD_VCOAMPCAL                              (0x1)
#define MSK_TRX_0x17_PWD_VCOAMPCAL                              (0x1 << SFT_TRX_0x17_PWD_VCOAMPCAL)
#define SFT_TRX_0x17_RCTRL                                      (0)
#define MAX_TRX_0x17_RCTRL                                      (0xF)
#define MSK_TRX_0x17_RCTRL                                      (0xF << SFT_TRX_0x17_RCTRL)
#define REG_TRX_0x18                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x18 * 4))
#define SFT_TRX_0x18_VCOAMPDET                                  (27)
#define MAX_TRX_0x18_VCOAMPDET                                  (0x1F)
#define MSK_TRX_0x18_VCOAMPDET                                  (0x1F << SFT_TRX_0x18_VCOAMPDET)
#define SFT_TRX_0x18_VCOBIAS_SPI                                (21)
#define MAX_TRX_0x18_VCOBIAS_SPI                                (0x3F)
#define MSK_TRX_0x18_VCOBIAS_SPI                                (0x3F << SFT_TRX_0x18_VCOBIAS_SPI)
#define SFT_TRX_0x18_VCOBIAS_MEN                                (20)
#define MAX_TRX_0x18_VCOBIAS_MEN                                (0x1)
#define MSK_TRX_0x18_VCOBIAS_MEN                                (0x1 << SFT_TRX_0x18_VCOBIAS_MEN)
#define SFT_TRX_0x18_DOUBLER_CALTRIG                            (19)
#define MAX_TRX_0x18_DOUBLER_CALTRIG                            (0x1)
#define MSK_TRX_0x18_DOUBLER_CALTRIG                            (0x1 << SFT_TRX_0x18_DOUBLER_CALTRIG)
#define SFT_TRX_0x18_DOUBLER_CALEN                              (18)
#define MAX_TRX_0x18_DOUBLER_CALEN                              (0x1)
#define MSK_TRX_0x18_DOUBLER_CALEN                              (0x1 << SFT_TRX_0x18_DOUBLER_CALEN)
#define SFT_TRX_0x18_DOUBLER_DLYM                               (13)
#define MAX_TRX_0x18_DOUBLER_DLYM                               (0x1F)
#define MSK_TRX_0x18_DOUBLER_DLYM                               (0x1F << SFT_TRX_0x18_DOUBLER_DLYM)
#define SFT_TRX_0x18_DOUBLER_EN                                 (12)
#define MAX_TRX_0x18_DOUBLER_EN                                 (0x1)
#define MSK_TRX_0x18_DOUBLER_EN                                 (0x1 << SFT_TRX_0x18_DOUBLER_EN)
#define SFT_TRX_0x18_FLAG_POLSEL                                (11)
#define MAX_TRX_0x18_FLAG_POLSEL                                (0x1)
#define MSK_TRX_0x18_FLAG_POLSEL                                (0x1 << SFT_TRX_0x18_FLAG_POLSEL)
#define SFT_TRX_0x18_DOUBLER_MEN                                (10)
#define MAX_TRX_0x18_DOUBLER_MEN                                (0x1)
#define MSK_TRX_0x18_DOUBLER_MEN                                (0x1 << SFT_TRX_0x18_DOUBLER_MEN)
#define SFT_TRX_0x18_DOUBLER_DLYCTRL                            (8)
#define MAX_TRX_0x18_DOUBLER_DLYCTRL                            (0x3)
#define MSK_TRX_0x18_DOUBLER_DLYCTRL                            (0x3 << SFT_TRX_0x18_DOUBLER_DLYCTRL)
#define SFT_TRX_0x18_REFSEL_SPI                                 (7)
#define MAX_TRX_0x18_REFSEL_SPI                                 (0x1)
#define MSK_TRX_0x18_REFSEL_SPI                                 (0x1 << SFT_TRX_0x18_REFSEL_SPI)
#define SFT_TRX_0x18_TPM_EN                                     (6)
#define MAX_TRX_0x18_TPM_EN                                     (0x1)
#define MSK_TRX_0x18_TPM_EN                                     (0x1 << SFT_TRX_0x18_TPM_EN)
#define SFT_TRX_0x18_CKPOL_TPM_SEL                              (5)
#define MAX_TRX_0x18_CKPOL_TPM_SEL                              (0x1)
#define MSK_TRX_0x18_CKPOL_TPM_SEL                              (0x1 << SFT_TRX_0x18_CKPOL_TPM_SEL)
#define REG_TRX_0x19                                            (*(volatile unsigned long*)(MDU_TRX_BASE_ADDR + 0x19 * 4))
#define SFT_TRX_0x19_PWDCK52M                                   (30)
#define MAX_TRX_0x19_PWDCK52M                                   (0x1)
#define MSK_TRX_0x19_PWDCK52M                                   (0x1 << SFT_TRX_0x19_PWDCK52M)
#define SFT_TRX_0x19_VSEL1V_CP                                  (27)
#define MAX_TRX_0x19_VSEL1V_CP                                  (0x7)
#define MSK_TRX_0x19_VSEL1V_CP                                  (0x7 << SFT_TRX_0x19_VSEL1V_CP)
#define SFT_TRX_0x19_VSEL1V_PLL                                 (24)
#define MAX_TRX_0x19_VSEL1V_PLL                                 (0x7)
#define MSK_TRX_0x19_VSEL1V_PLL                                 (0x7 << SFT_TRX_0x19_VSEL1V_PLL)
#define SFT_TRX_0x19_VSEL1V_VCO                                 (21)
#define MAX_TRX_0x19_VSEL1V_VCO                                 (0x7)
#define MSK_TRX_0x19_VSEL1V_VCO                                 (0x7 << SFT_TRX_0x19_VSEL1V_VCO)
#define SFT_TRX_0x19_VCAL_SEL                                   (13)
#define MAX_TRX_0x19_VCAL_SEL                                   (0x3)
#define MSK_TRX_0x19_VCAL_SEL                                   (0x3 << SFT_TRX_0x19_VCAL_SEL)
#define SFT_TRX_0x19_MODPOLSEL                                  (12)
#define MAX_TRX_0x19_MODPOLSEL                                  (0x1)
#define MSK_TRX_0x19_MODPOLSEL                                  (0x1 << SFT_TRX_0x19_MODPOLSEL)
#define SFT_TRX_0x19_VCMCTRL                                    (9)
#define MAX_TRX_0x19_VCMCTRL                                    (0x7)
#define MSK_TRX_0x19_VCMCTRL                                    (0x7 << SFT_TRX_0x19_VCMCTRL)
#define SFT_TRX_0x19_AMPCTRL                                    (5)
#define MAX_TRX_0x19_AMPCTRL                                    (0xF)
#define MSK_TRX_0x19_AMPCTRL                                    (0xF << SFT_TRX_0x19_AMPCTRL)
#define SFT_TRX_0x19_VCOHPEN                                    (4)
#define MAX_TRX_0x19_VCOHPEN                                    (0x1)
#define MSK_TRX_0x19_VCOHPEN                                    (0x1 << SFT_TRX_0x19_VCOHPEN)
#define SFT_TRX_0x19_KCALEN                                     (3)
#define MAX_TRX_0x19_KCALEN                                     (0x1)
#define MSK_TRX_0x19_KCALEN                                     (0x1 << SFT_TRX_0x19_KCALEN)
#define SFT_TRX_0x19_BWCTRL                                     (2)
#define MAX_TRX_0x19_BWCTRL                                     (0x1)
#define MSK_TRX_0x19_BWCTRL                                     (0x1 << SFT_TRX_0x19_BWCTRL)

#define MDU_POWTBL_BASE_ADDR                                    0x4980C400
#define REG_POWTBL_0x00                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x00 * 4))
#define REG_POWTBL_0x01                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x01 * 4))
#define REG_POWTBL_0x02                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x02 * 4))
#define REG_POWTBL_0x03                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x03 * 4))
#define REG_POWTBL_0x04                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x04 * 4))
#define REG_POWTBL_0x05                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x05 * 4))
#define REG_POWTBL_0x06                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x06 * 4))
#define REG_POWTBL_0x07                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x07 * 4))
#define REG_POWTBL_0x08                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x08 * 4))
#define REG_POWTBL_0x09                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x09 * 4))
#define REG_POWTBL_0x0A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0A * 4))
#define REG_POWTBL_0x0B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0B * 4))
#define REG_POWTBL_0x0C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0C * 4))
#define REG_POWTBL_0x0D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0D * 4))
#define REG_POWTBL_0x0E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0E * 4))
#define REG_POWTBL_0x0F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x0F * 4))
#define REG_POWTBL_0x10                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x10 * 4))
#define REG_POWTBL_0x11                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x11 * 4))
#define REG_POWTBL_0x12                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x12 * 4))
#define REG_POWTBL_0x13                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x13 * 4))
#define REG_POWTBL_0x14                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x14 * 4))
#define REG_POWTBL_0x15                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x15 * 4))
#define REG_POWTBL_0x16                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x16 * 4))
#define REG_POWTBL_0x17                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x17 * 4))
#define REG_POWTBL_0x18                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x18 * 4))
#define REG_POWTBL_0x19                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x19 * 4))
#define REG_POWTBL_0x1A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1A * 4))
#define REG_POWTBL_0x1B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1B * 4))
#define REG_POWTBL_0x1C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1C * 4))
#define REG_POWTBL_0x1D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1D * 4))
#define REG_POWTBL_0x1E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1E * 4))
#define REG_POWTBL_0x1F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x1F * 4))
#define REG_POWTBL_0x20                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x20 * 4))
#define REG_POWTBL_0x21                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x21 * 4))
#define REG_POWTBL_0x22                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x22 * 4))
#define REG_POWTBL_0x23                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x23 * 4))
#define REG_POWTBL_0x24                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x24 * 4))
#define REG_POWTBL_0x25                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x25 * 4))
#define REG_POWTBL_0x26                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x26 * 4))
#define REG_POWTBL_0x27                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x27 * 4))
#define REG_POWTBL_0x28                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x28 * 4))
#define REG_POWTBL_0x29                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x29 * 4))
#define REG_POWTBL_0x2A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2A * 4))
#define REG_POWTBL_0x2B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2B * 4))
#define REG_POWTBL_0x2C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2C * 4))
#define REG_POWTBL_0x2D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2D * 4))
#define REG_POWTBL_0x2E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2E * 4))
#define REG_POWTBL_0x2F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x2F * 4))
#define REG_POWTBL_0x30                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x30 * 4))
#define REG_POWTBL_0x31                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x31 * 4))
#define REG_POWTBL_0x32                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x32 * 4))
#define REG_POWTBL_0x33                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x33 * 4))
#define REG_POWTBL_0x34                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x34 * 4))
#define REG_POWTBL_0x35                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x35 * 4))
#define REG_POWTBL_0x36                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x36 * 4))
#define REG_POWTBL_0x37                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x37 * 4))
#define REG_POWTBL_0x38                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x38 * 4))
#define REG_POWTBL_0x39                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x39 * 4))
#define REG_POWTBL_0x3A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3A * 4))
#define REG_POWTBL_0x3B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3B * 4))
#define REG_POWTBL_0x3C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3C * 4))
#define REG_POWTBL_0x3D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3D * 4))
#define REG_POWTBL_0x3E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3E * 4))
#define REG_POWTBL_0x3F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x3F * 4))
#define REG_POWTBL_0x40                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x40 * 4))
#define REG_POWTBL_0x41                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x41 * 4))
#define REG_POWTBL_0x42                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x42 * 4))
#define REG_POWTBL_0x43                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x43 * 4))
#define REG_POWTBL_0x44                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x44 * 4))
#define REG_POWTBL_0x45                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x45 * 4))
#define REG_POWTBL_0x46                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x46 * 4))
#define REG_POWTBL_0x47                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x47 * 4))
#define REG_POWTBL_0x48                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x48 * 4))
#define REG_POWTBL_0x49                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x49 * 4))
#define REG_POWTBL_0x4A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4A * 4))
#define REG_POWTBL_0x4B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4B * 4))
#define REG_POWTBL_0x4C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4C * 4))
#define REG_POWTBL_0x4D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4D * 4))
#define REG_POWTBL_0x4E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4E * 4))
#define REG_POWTBL_0x4F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x4F * 4))
#define REG_POWTBL_0x50                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x50 * 4))
#define REG_POWTBL_0x51                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x51 * 4))
#define REG_POWTBL_0x52                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x52 * 4))
#define REG_POWTBL_0x53                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x53 * 4))
#define REG_POWTBL_0x54                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x54 * 4))
#define REG_POWTBL_0x55                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x55 * 4))
#define REG_POWTBL_0x56                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x56 * 4))
#define REG_POWTBL_0x57                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x57 * 4))
#define REG_POWTBL_0x58                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x58 * 4))
#define REG_POWTBL_0x59                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x59 * 4))
#define REG_POWTBL_0x5A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5A * 4))
#define REG_POWTBL_0x5B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5B * 4))
#define REG_POWTBL_0x5C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5C * 4))
#define REG_POWTBL_0x5D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5D * 4))
#define REG_POWTBL_0x5E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5E * 4))
#define REG_POWTBL_0x5F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x5F * 4))
#define REG_POWTBL_0x60                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x60 * 4))
#define REG_POWTBL_0x61                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x61 * 4))
#define REG_POWTBL_0x62                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x62 * 4))
#define REG_POWTBL_0x63                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x63 * 4))
#define REG_POWTBL_0x64                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x64 * 4))
#define REG_POWTBL_0x65                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x65 * 4))
#define REG_POWTBL_0x66                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x66 * 4))
#define REG_POWTBL_0x67                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x67 * 4))
#define REG_POWTBL_0x68                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x68 * 4))
#define REG_POWTBL_0x69                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x69 * 4))
#define REG_POWTBL_0x6A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6A * 4))
#define REG_POWTBL_0x6B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6B * 4))
#define REG_POWTBL_0x6C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6C * 4))
#define REG_POWTBL_0x6D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6D * 4))
#define REG_POWTBL_0x6E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6E * 4))
#define REG_POWTBL_0x6F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x6F * 4))
#define REG_POWTBL_0x70                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x70 * 4))
#define REG_POWTBL_0x71                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x71 * 4))
#define REG_POWTBL_0x72                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x72 * 4))
#define REG_POWTBL_0x73                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x73 * 4))
#define REG_POWTBL_0x74                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x74 * 4))
#define REG_POWTBL_0x75                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x75 * 4))
#define REG_POWTBL_0x76                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x76 * 4))
#define REG_POWTBL_0x77                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x77 * 4))
#define REG_POWTBL_0x78                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x78 * 4))
#define REG_POWTBL_0x79                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x79 * 4))
#define REG_POWTBL_0x7A                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7A * 4))
#define REG_POWTBL_0x7B                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7B * 4))
#define REG_POWTBL_0x7C                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7C * 4))
#define REG_POWTBL_0x7D                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7D * 4))
#define REG_POWTBL_0x7E                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7E * 4))
#define REG_POWTBL_0x7F                                         (*(volatile unsigned long*)(MDU_POWTBL_BASE_ADDR + 0x7F * 4))

#define MDU_DPDTBL_BASE_ADDR                                    0x4980C800
#define REG_DPDTBL_0x00                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x00 * 4))
#define SFT_DPDTBL_0x00_DPD_Q_0TH                               (16)
#define MAX_DPDTBL_0x00_DPD_Q_0TH                               (0x3FF)
#define MSK_DPDTBL_0x00_DPD_Q_0TH                               (0x3FF << SFT_DPDTBL_0x00_DPD_Q_0TH)
#define SFT_DPDTBL_0x00_DPD_I_0TH                               (0)
#define MAX_DPDTBL_0x00_DPD_I_0TH                               (0x3FF)
#define MSK_DPDTBL_0x00_DPD_I_0TH                               (0x3FF << SFT_DPDTBL_0x00_DPD_I_0TH)
#define REG_DPDTBL_0x01                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x01 * 4))
#define REG_DPDTBL_0x02                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x02 * 4))
#define REG_DPDTBL_0x03                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x03 * 4))
#define REG_DPDTBL_0x04                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x04 * 4))
#define REG_DPDTBL_0x05                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x05 * 4))
#define REG_DPDTBL_0x06                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x06 * 4))
#define REG_DPDTBL_0x07                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x07 * 4))
#define REG_DPDTBL_0x08                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x08 * 4))
#define REG_DPDTBL_0x09                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x09 * 4))
#define REG_DPDTBL_0x0A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0A * 4))
#define REG_DPDTBL_0x0B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0B * 4))
#define REG_DPDTBL_0x0C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0C * 4))
#define REG_DPDTBL_0x0D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0D * 4))
#define REG_DPDTBL_0x0E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0E * 4))
#define REG_DPDTBL_0x0F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x0F * 4))
#define REG_DPDTBL_0x10                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x10 * 4))
#define REG_DPDTBL_0x11                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x11 * 4))
#define REG_DPDTBL_0x12                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x12 * 4))
#define REG_DPDTBL_0x13                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x13 * 4))
#define REG_DPDTBL_0x14                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x14 * 4))
#define REG_DPDTBL_0x15                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x15 * 4))
#define REG_DPDTBL_0x16                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x16 * 4))
#define REG_DPDTBL_0x17                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x17 * 4))
#define REG_DPDTBL_0x18                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x18 * 4))
#define REG_DPDTBL_0x19                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x19 * 4))
#define REG_DPDTBL_0x1A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1A * 4))
#define REG_DPDTBL_0x1B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1B * 4))
#define REG_DPDTBL_0x1C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1C * 4))
#define REG_DPDTBL_0x1D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1D * 4))
#define REG_DPDTBL_0x1E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1E * 4))
#define REG_DPDTBL_0x1F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x1F * 4))
#define REG_DPDTBL_0x20                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x20 * 4))
#define REG_DPDTBL_0x21                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x21 * 4))
#define REG_DPDTBL_0x22                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x22 * 4))
#define REG_DPDTBL_0x23                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x23 * 4))
#define REG_DPDTBL_0x24                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x24 * 4))
#define REG_DPDTBL_0x25                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x25 * 4))
#define REG_DPDTBL_0x26                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x26 * 4))
#define REG_DPDTBL_0x27                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x27 * 4))
#define REG_DPDTBL_0x28                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x28 * 4))
#define REG_DPDTBL_0x29                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x29 * 4))
#define REG_DPDTBL_0x2A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2A * 4))
#define REG_DPDTBL_0x2B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2B * 4))
#define REG_DPDTBL_0x2C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2C * 4))
#define REG_DPDTBL_0x2D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2D * 4))
#define REG_DPDTBL_0x2E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2E * 4))
#define REG_DPDTBL_0x2F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x2F * 4))
#define REG_DPDTBL_0x30                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x30 * 4))
#define REG_DPDTBL_0x31                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x31 * 4))
#define REG_DPDTBL_0x32                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x32 * 4))
#define REG_DPDTBL_0x33                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x33 * 4))
#define REG_DPDTBL_0x34                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x34 * 4))
#define REG_DPDTBL_0x35                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x35 * 4))
#define REG_DPDTBL_0x36                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x36 * 4))
#define REG_DPDTBL_0x37                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x37 * 4))
#define REG_DPDTBL_0x38                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x38 * 4))
#define REG_DPDTBL_0x39                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x39 * 4))
#define REG_DPDTBL_0x3A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3A * 4))
#define REG_DPDTBL_0x3B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3B * 4))
#define REG_DPDTBL_0x3C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3C * 4))
#define REG_DPDTBL_0x3D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3D * 4))
#define REG_DPDTBL_0x3E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3E * 4))
#define REG_DPDTBL_0x3F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x3F * 4))
#define REG_DPDTBL_0x40                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x40 * 4))
#define REG_DPDTBL_0x41                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x41 * 4))
#define REG_DPDTBL_0x42                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x42 * 4))
#define REG_DPDTBL_0x43                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x43 * 4))
#define REG_DPDTBL_0x44                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x44 * 4))
#define REG_DPDTBL_0x45                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x45 * 4))
#define REG_DPDTBL_0x46                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x46 * 4))
#define REG_DPDTBL_0x47                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x47 * 4))
#define REG_DPDTBL_0x48                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x48 * 4))
#define REG_DPDTBL_0x49                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x49 * 4))
#define REG_DPDTBL_0x4A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4A * 4))
#define REG_DPDTBL_0x4B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4B * 4))
#define REG_DPDTBL_0x4C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4C * 4))
#define REG_DPDTBL_0x4D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4D * 4))
#define REG_DPDTBL_0x4E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4E * 4))
#define REG_DPDTBL_0x4F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x4F * 4))
#define REG_DPDTBL_0x50                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x50 * 4))
#define REG_DPDTBL_0x51                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x51 * 4))
#define REG_DPDTBL_0x52                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x52 * 4))
#define REG_DPDTBL_0x53                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x53 * 4))
#define REG_DPDTBL_0x54                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x54 * 4))
#define REG_DPDTBL_0x55                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x55 * 4))
#define REG_DPDTBL_0x56                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x56 * 4))
#define REG_DPDTBL_0x57                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x57 * 4))
#define REG_DPDTBL_0x58                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x58 * 4))
#define REG_DPDTBL_0x59                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x59 * 4))
#define REG_DPDTBL_0x5A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5A * 4))
#define REG_DPDTBL_0x5B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5B * 4))
#define REG_DPDTBL_0x5C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5C * 4))
#define REG_DPDTBL_0x5D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5D * 4))
#define REG_DPDTBL_0x5E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5E * 4))
#define REG_DPDTBL_0x5F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x5F * 4))
#define REG_DPDTBL_0x60                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x60 * 4))
#define REG_DPDTBL_0x61                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x61 * 4))
#define REG_DPDTBL_0x62                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x62 * 4))
#define REG_DPDTBL_0x63                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x63 * 4))
#define REG_DPDTBL_0x64                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x64 * 4))
#define REG_DPDTBL_0x65                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x65 * 4))
#define REG_DPDTBL_0x66                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x66 * 4))
#define REG_DPDTBL_0x67                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x67 * 4))
#define REG_DPDTBL_0x68                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x68 * 4))
#define REG_DPDTBL_0x69                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x69 * 4))
#define REG_DPDTBL_0x6A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6A * 4))
#define REG_DPDTBL_0x6B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6B * 4))
#define REG_DPDTBL_0x6C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6C * 4))
#define REG_DPDTBL_0x6D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6D * 4))
#define REG_DPDTBL_0x6E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6E * 4))
#define REG_DPDTBL_0x6F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x6F * 4))
#define REG_DPDTBL_0x70                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x70 * 4))
#define REG_DPDTBL_0x71                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x71 * 4))
#define REG_DPDTBL_0x72                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x72 * 4))
#define REG_DPDTBL_0x73                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x73 * 4))
#define REG_DPDTBL_0x74                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x74 * 4))
#define REG_DPDTBL_0x75                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x75 * 4))
#define REG_DPDTBL_0x76                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x76 * 4))
#define REG_DPDTBL_0x77                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x77 * 4))
#define REG_DPDTBL_0x78                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x78 * 4))
#define REG_DPDTBL_0x79                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x79 * 4))
#define REG_DPDTBL_0x7A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7A * 4))
#define REG_DPDTBL_0x7B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7B * 4))
#define REG_DPDTBL_0x7C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7C * 4))
#define REG_DPDTBL_0x7D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7D * 4))
#define REG_DPDTBL_0x7E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7E * 4))
#define REG_DPDTBL_0x7F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x7F * 4))
#define REG_DPDTBL_0x80                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x80 * 4))
#define REG_DPDTBL_0x81                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x81 * 4))
#define REG_DPDTBL_0x82                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x82 * 4))
#define REG_DPDTBL_0x83                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x83 * 4))
#define REG_DPDTBL_0x84                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x84 * 4))
#define REG_DPDTBL_0x85                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x85 * 4))
#define REG_DPDTBL_0x86                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x86 * 4))
#define REG_DPDTBL_0x87                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x87 * 4))
#define REG_DPDTBL_0x88                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x88 * 4))
#define REG_DPDTBL_0x89                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x89 * 4))
#define REG_DPDTBL_0x8A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8A * 4))
#define REG_DPDTBL_0x8B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8B * 4))
#define REG_DPDTBL_0x8C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8C * 4))
#define REG_DPDTBL_0x8D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8D * 4))
#define REG_DPDTBL_0x8E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8E * 4))
#define REG_DPDTBL_0x8F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x8F * 4))
#define REG_DPDTBL_0x90                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x90 * 4))
#define REG_DPDTBL_0x91                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x91 * 4))
#define REG_DPDTBL_0x92                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x92 * 4))
#define REG_DPDTBL_0x93                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x93 * 4))
#define REG_DPDTBL_0x94                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x94 * 4))
#define REG_DPDTBL_0x95                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x95 * 4))
#define REG_DPDTBL_0x96                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x96 * 4))
#define REG_DPDTBL_0x97                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x97 * 4))
#define REG_DPDTBL_0x98                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x98 * 4))
#define REG_DPDTBL_0x99                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x99 * 4))
#define REG_DPDTBL_0x9A                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9A * 4))
#define REG_DPDTBL_0x9B                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9B * 4))
#define REG_DPDTBL_0x9C                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9C * 4))
#define REG_DPDTBL_0x9D                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9D * 4))
#define REG_DPDTBL_0x9E                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9E * 4))
#define REG_DPDTBL_0x9F                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0x9F * 4))
#define REG_DPDTBL_0xA0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA0 * 4))
#define REG_DPDTBL_0xA1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA1 * 4))
#define REG_DPDTBL_0xA2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA2 * 4))
#define REG_DPDTBL_0xA3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA3 * 4))
#define REG_DPDTBL_0xA4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA4 * 4))
#define REG_DPDTBL_0xA5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA5 * 4))
#define REG_DPDTBL_0xA6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA6 * 4))
#define REG_DPDTBL_0xA7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA7 * 4))
#define REG_DPDTBL_0xA8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA8 * 4))
#define REG_DPDTBL_0xA9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xA9 * 4))
#define REG_DPDTBL_0xAA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAA * 4))
#define REG_DPDTBL_0xAB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAB * 4))
#define REG_DPDTBL_0xAC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAC * 4))
#define REG_DPDTBL_0xAD                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAD * 4))
#define REG_DPDTBL_0xAE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAE * 4))
#define REG_DPDTBL_0xAF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xAF * 4))
#define REG_DPDTBL_0xB0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB0 * 4))
#define REG_DPDTBL_0xB1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB1 * 4))
#define REG_DPDTBL_0xB2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB2 * 4))
#define REG_DPDTBL_0xB3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB3 * 4))
#define REG_DPDTBL_0xB4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB4 * 4))
#define REG_DPDTBL_0xB5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB5 * 4))
#define REG_DPDTBL_0xB6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB6 * 4))
#define REG_DPDTBL_0xB7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB7 * 4))
#define REG_DPDTBL_0xB8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB8 * 4))
#define REG_DPDTBL_0xB9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xB9 * 4))
#define REG_DPDTBL_0xBA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBA * 4))
#define REG_DPDTBL_0xBB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBB * 4))
#define REG_DPDTBL_0xBC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBC * 4))
#define REG_DPDTBL_0xBD                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBD * 4))
#define REG_DPDTBL_0xBE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBE * 4))
#define REG_DPDTBL_0xBF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xBF * 4))
#define REG_DPDTBL_0xC0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC0 * 4))
#define REG_DPDTBL_0xC1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC1 * 4))
#define REG_DPDTBL_0xC2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC2 * 4))
#define REG_DPDTBL_0xC3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC3 * 4))
#define REG_DPDTBL_0xC4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC4 * 4))
#define REG_DPDTBL_0xC5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC5 * 4))
#define REG_DPDTBL_0xC6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC6 * 4))
#define REG_DPDTBL_0xC7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC7 * 4))
#define REG_DPDTBL_0xC8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC8 * 4))
#define REG_DPDTBL_0xC9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xC9 * 4))
#define REG_DPDTBL_0xCA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCA * 4))
#define REG_DPDTBL_0xCB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCB * 4))
#define REG_DPDTBL_0xCC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCC * 4))
#define REG_DPDTBL_0xCD                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCD * 4))
#define REG_DPDTBL_0xCE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCE * 4))
#define REG_DPDTBL_0xCF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xCF * 4))
#define REG_DPDTBL_0xD0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD0 * 4))
#define REG_DPDTBL_0xD1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD1 * 4))
#define REG_DPDTBL_0xD2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD2 * 4))
#define REG_DPDTBL_0xD3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD3 * 4))
#define REG_DPDTBL_0xD4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD4 * 4))
#define REG_DPDTBL_0xD5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD5 * 4))
#define REG_DPDTBL_0xD6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD6 * 4))
#define REG_DPDTBL_0xD7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD7 * 4))
#define REG_DPDTBL_0xD8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD8 * 4))
#define REG_DPDTBL_0xD9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xD9 * 4))
#define REG_DPDTBL_0xDA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDA * 4))
#define REG_DPDTBL_0xDB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDB * 4))
#define REG_DPDTBL_0xDC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDC * 4))
#define REG_DPDTBL_0xDD                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDD * 4))
#define REG_DPDTBL_0xDE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDE * 4))
#define REG_DPDTBL_0xDF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xDF * 4))
#define REG_DPDTBL_0xE0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE0 * 4))
#define REG_DPDTBL_0xE1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE1 * 4))
#define REG_DPDTBL_0xE2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE2 * 4))
#define REG_DPDTBL_0xE3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE3 * 4))
#define REG_DPDTBL_0xE4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE4 * 4))
#define REG_DPDTBL_0xE5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE5 * 4))
#define REG_DPDTBL_0xE6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE6 * 4))
#define REG_DPDTBL_0xE7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE7 * 4))
#define REG_DPDTBL_0xE8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE8 * 4))
#define REG_DPDTBL_0xE9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xE9 * 4))
#define REG_DPDTBL_0xEA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xEA * 4))
#define REG_DPDTBL_0xEB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xEB * 4))
#define REG_DPDTBL_0xEC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xEC * 4))
#define REG_DPDTBL_0xED                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xED * 4))
#define REG_DPDTBL_0xEE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xEE * 4))
#define REG_DPDTBL_0xEF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xEF * 4))
#define REG_DPDTBL_0xF0                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF0 * 4))
#define REG_DPDTBL_0xF1                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF1 * 4))
#define REG_DPDTBL_0xF2                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF2 * 4))
#define REG_DPDTBL_0xF3                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF3 * 4))
#define REG_DPDTBL_0xF4                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF4 * 4))
#define REG_DPDTBL_0xF5                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF5 * 4))
#define REG_DPDTBL_0xF6                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF6 * 4))
#define REG_DPDTBL_0xF7                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF7 * 4))
#define REG_DPDTBL_0xF8                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF8 * 4))
#define REG_DPDTBL_0xF9                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xF9 * 4))
#define REG_DPDTBL_0xFA                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFA * 4))
#define REG_DPDTBL_0xFB                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFB * 4))
#define REG_DPDTBL_0xFC                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFC * 4))
#define REG_DPDTBL_0xFD                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFD * 4))
#define REG_DPDTBL_0xFE                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFE * 4))
#define REG_DPDTBL_0xFF                                         (*(volatile unsigned long*)(MDU_DPDTBL_BASE_ADDR + 0xFF * 4))

#define MDU_AGCMEM_BASE_ADDR                                    0x4980A000
#define REG_AGCMEM_0x00                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x00 * 4))
#define REG_AGCMEM_0x01                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x01 * 4))
#define REG_AGCMEM_0x02                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x02 * 4))
#define REG_AGCMEM_0x03                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x03 * 4))
#define REG_AGCMEM_0x04                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x04 * 4))
#define REG_AGCMEM_0x05                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x05 * 4))
#define REG_AGCMEM_0x06                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x06 * 4))
#define REG_AGCMEM_0x07                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x07 * 4))
#define REG_AGCMEM_0x08                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x08 * 4))
#define REG_AGCMEM_0x09                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x09 * 4))
#define REG_AGCMEM_0x0A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0A * 4))
#define REG_AGCMEM_0x0B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0B * 4))
#define REG_AGCMEM_0x0C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0C * 4))
#define REG_AGCMEM_0x0D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0D * 4))
#define REG_AGCMEM_0x0E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0E * 4))
#define REG_AGCMEM_0x0F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x0F * 4))
#define REG_AGCMEM_0x10                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10 * 4))
#define REG_AGCMEM_0x11                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11 * 4))
#define REG_AGCMEM_0x12                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12 * 4))
#define REG_AGCMEM_0x13                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13 * 4))
#define REG_AGCMEM_0x14                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14 * 4))
#define REG_AGCMEM_0x15                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15 * 4))
#define REG_AGCMEM_0x16                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16 * 4))
#define REG_AGCMEM_0x17                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17 * 4))
#define REG_AGCMEM_0x18                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18 * 4))
#define REG_AGCMEM_0x19                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19 * 4))
#define REG_AGCMEM_0x1A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A * 4))
#define REG_AGCMEM_0x1B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B * 4))
#define REG_AGCMEM_0x1C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C * 4))
#define REG_AGCMEM_0x1D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D * 4))
#define REG_AGCMEM_0x1E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E * 4))
#define REG_AGCMEM_0x1F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F * 4))
#define REG_AGCMEM_0x20                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x20 * 4))
#define REG_AGCMEM_0x21                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x21 * 4))
#define REG_AGCMEM_0x22                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x22 * 4))
#define REG_AGCMEM_0x23                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x23 * 4))
#define REG_AGCMEM_0x24                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x24 * 4))
#define REG_AGCMEM_0x25                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x25 * 4))
#define REG_AGCMEM_0x26                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x26 * 4))
#define REG_AGCMEM_0x27                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x27 * 4))
#define REG_AGCMEM_0x28                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x28 * 4))
#define REG_AGCMEM_0x29                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x29 * 4))
#define REG_AGCMEM_0x2A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2A * 4))
#define REG_AGCMEM_0x2B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2B * 4))
#define REG_AGCMEM_0x2C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2C * 4))
#define REG_AGCMEM_0x2D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2D * 4))
#define REG_AGCMEM_0x2E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2E * 4))
#define REG_AGCMEM_0x2F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x2F * 4))
#define REG_AGCMEM_0x30                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x30 * 4))
#define REG_AGCMEM_0x31                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x31 * 4))
#define REG_AGCMEM_0x32                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x32 * 4))
#define REG_AGCMEM_0x33                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x33 * 4))
#define REG_AGCMEM_0x34                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x34 * 4))
#define REG_AGCMEM_0x35                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x35 * 4))
#define REG_AGCMEM_0x36                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x36 * 4))
#define REG_AGCMEM_0x37                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x37 * 4))
#define REG_AGCMEM_0x38                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x38 * 4))
#define REG_AGCMEM_0x39                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x39 * 4))
#define REG_AGCMEM_0x3A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3A * 4))
#define REG_AGCMEM_0x3B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3B * 4))
#define REG_AGCMEM_0x3C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3C * 4))
#define REG_AGCMEM_0x3D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3D * 4))
#define REG_AGCMEM_0x3E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3E * 4))
#define REG_AGCMEM_0x3F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x3F * 4))
#define REG_AGCMEM_0x40                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x40 * 4))
#define REG_AGCMEM_0x41                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x41 * 4))
#define REG_AGCMEM_0x42                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x42 * 4))
#define REG_AGCMEM_0x43                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x43 * 4))
#define REG_AGCMEM_0x44                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x44 * 4))
#define REG_AGCMEM_0x45                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x45 * 4))
#define REG_AGCMEM_0x46                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x46 * 4))
#define REG_AGCMEM_0x47                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x47 * 4))
#define REG_AGCMEM_0x48                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x48 * 4))
#define REG_AGCMEM_0x49                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x49 * 4))
#define REG_AGCMEM_0x4A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4A * 4))
#define REG_AGCMEM_0x4B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4B * 4))
#define REG_AGCMEM_0x4C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4C * 4))
#define REG_AGCMEM_0x4D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4D * 4))
#define REG_AGCMEM_0x4E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4E * 4))
#define REG_AGCMEM_0x4F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x4F * 4))
#define REG_AGCMEM_0x50                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x50 * 4))
#define REG_AGCMEM_0x51                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x51 * 4))
#define REG_AGCMEM_0x52                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x52 * 4))
#define REG_AGCMEM_0x53                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x53 * 4))
#define REG_AGCMEM_0x54                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x54 * 4))
#define REG_AGCMEM_0x55                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x55 * 4))
#define REG_AGCMEM_0x56                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x56 * 4))
#define REG_AGCMEM_0x57                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x57 * 4))
#define REG_AGCMEM_0x58                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x58 * 4))
#define REG_AGCMEM_0x59                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x59 * 4))
#define REG_AGCMEM_0x5A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5A * 4))
#define REG_AGCMEM_0x5B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5B * 4))
#define REG_AGCMEM_0x5C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5C * 4))
#define REG_AGCMEM_0x5D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5D * 4))
#define REG_AGCMEM_0x5E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5E * 4))
#define REG_AGCMEM_0x5F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x5F * 4))
#define REG_AGCMEM_0x60                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x60 * 4))
#define REG_AGCMEM_0x61                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x61 * 4))
#define REG_AGCMEM_0x62                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x62 * 4))
#define REG_AGCMEM_0x63                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x63 * 4))
#define REG_AGCMEM_0x64                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x64 * 4))
#define REG_AGCMEM_0x65                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x65 * 4))
#define REG_AGCMEM_0x66                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x66 * 4))
#define REG_AGCMEM_0x67                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x67 * 4))
#define REG_AGCMEM_0x68                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x68 * 4))
#define REG_AGCMEM_0x69                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x69 * 4))
#define REG_AGCMEM_0x6A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6A * 4))
#define REG_AGCMEM_0x6B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6B * 4))
#define REG_AGCMEM_0x6C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6C * 4))
#define REG_AGCMEM_0x6D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6D * 4))
#define REG_AGCMEM_0x6E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6E * 4))
#define REG_AGCMEM_0x6F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x6F * 4))
#define REG_AGCMEM_0x70                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x70 * 4))
#define REG_AGCMEM_0x71                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x71 * 4))
#define REG_AGCMEM_0x72                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x72 * 4))
#define REG_AGCMEM_0x73                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x73 * 4))
#define REG_AGCMEM_0x74                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x74 * 4))
#define REG_AGCMEM_0x75                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x75 * 4))
#define REG_AGCMEM_0x76                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x76 * 4))
#define REG_AGCMEM_0x77                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x77 * 4))
#define REG_AGCMEM_0x78                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x78 * 4))
#define REG_AGCMEM_0x79                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x79 * 4))
#define REG_AGCMEM_0x7A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7A * 4))
#define REG_AGCMEM_0x7B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7B * 4))
#define REG_AGCMEM_0x7C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7C * 4))
#define REG_AGCMEM_0x7D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7D * 4))
#define REG_AGCMEM_0x7E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7E * 4))
#define REG_AGCMEM_0x7F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x7F * 4))
#define REG_AGCMEM_0x80                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x80 * 4))
#define REG_AGCMEM_0x81                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x81 * 4))
#define REG_AGCMEM_0x82                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x82 * 4))
#define REG_AGCMEM_0x83                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x83 * 4))
#define REG_AGCMEM_0x84                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x84 * 4))
#define REG_AGCMEM_0x85                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x85 * 4))
#define REG_AGCMEM_0x86                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x86 * 4))
#define REG_AGCMEM_0x87                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x87 * 4))
#define REG_AGCMEM_0x88                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x88 * 4))
#define REG_AGCMEM_0x89                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x89 * 4))
#define REG_AGCMEM_0x8A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8A * 4))
#define REG_AGCMEM_0x8B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8B * 4))
#define REG_AGCMEM_0x8C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8C * 4))
#define REG_AGCMEM_0x8D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8D * 4))
#define REG_AGCMEM_0x8E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8E * 4))
#define REG_AGCMEM_0x8F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x8F * 4))
#define REG_AGCMEM_0x90                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x90 * 4))
#define REG_AGCMEM_0x91                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x91 * 4))
#define REG_AGCMEM_0x92                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x92 * 4))
#define REG_AGCMEM_0x93                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x93 * 4))
#define REG_AGCMEM_0x94                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x94 * 4))
#define REG_AGCMEM_0x95                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x95 * 4))
#define REG_AGCMEM_0x96                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x96 * 4))
#define REG_AGCMEM_0x97                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x97 * 4))
#define REG_AGCMEM_0x98                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x98 * 4))
#define REG_AGCMEM_0x99                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x99 * 4))
#define REG_AGCMEM_0x9A                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9A * 4))
#define REG_AGCMEM_0x9B                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9B * 4))
#define REG_AGCMEM_0x9C                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9C * 4))
#define REG_AGCMEM_0x9D                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9D * 4))
#define REG_AGCMEM_0x9E                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9E * 4))
#define REG_AGCMEM_0x9F                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x9F * 4))
#define REG_AGCMEM_0xA0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA0 * 4))
#define REG_AGCMEM_0xA1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA1 * 4))
#define REG_AGCMEM_0xA2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA2 * 4))
#define REG_AGCMEM_0xA3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA3 * 4))
#define REG_AGCMEM_0xA4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA4 * 4))
#define REG_AGCMEM_0xA5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA5 * 4))
#define REG_AGCMEM_0xA6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA6 * 4))
#define REG_AGCMEM_0xA7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA7 * 4))
#define REG_AGCMEM_0xA8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA8 * 4))
#define REG_AGCMEM_0xA9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xA9 * 4))
#define REG_AGCMEM_0xAA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAA * 4))
#define REG_AGCMEM_0xAB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAB * 4))
#define REG_AGCMEM_0xAC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAC * 4))
#define REG_AGCMEM_0xAD                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAD * 4))
#define REG_AGCMEM_0xAE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAE * 4))
#define REG_AGCMEM_0xAF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xAF * 4))
#define REG_AGCMEM_0xB0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB0 * 4))
#define REG_AGCMEM_0xB1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB1 * 4))
#define REG_AGCMEM_0xB2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB2 * 4))
#define REG_AGCMEM_0xB3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB3 * 4))
#define REG_AGCMEM_0xB4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB4 * 4))
#define REG_AGCMEM_0xB5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB5 * 4))
#define REG_AGCMEM_0xB6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB6 * 4))
#define REG_AGCMEM_0xB7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB7 * 4))
#define REG_AGCMEM_0xB8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB8 * 4))
#define REG_AGCMEM_0xB9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xB9 * 4))
#define REG_AGCMEM_0xBA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBA * 4))
#define REG_AGCMEM_0xBB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBB * 4))
#define REG_AGCMEM_0xBC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBC * 4))
#define REG_AGCMEM_0xBD                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBD * 4))
#define REG_AGCMEM_0xBE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBE * 4))
#define REG_AGCMEM_0xBF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xBF * 4))
#define REG_AGCMEM_0xC0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC0 * 4))
#define REG_AGCMEM_0xC1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC1 * 4))
#define REG_AGCMEM_0xC2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC2 * 4))
#define REG_AGCMEM_0xC3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC3 * 4))
#define REG_AGCMEM_0xC4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC4 * 4))
#define REG_AGCMEM_0xC5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC5 * 4))
#define REG_AGCMEM_0xC6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC6 * 4))
#define REG_AGCMEM_0xC7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC7 * 4))
#define REG_AGCMEM_0xC8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC8 * 4))
#define REG_AGCMEM_0xC9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xC9 * 4))
#define REG_AGCMEM_0xCA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCA * 4))
#define REG_AGCMEM_0xCB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCB * 4))
#define REG_AGCMEM_0xCC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCC * 4))
#define REG_AGCMEM_0xCD                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCD * 4))
#define REG_AGCMEM_0xCE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCE * 4))
#define REG_AGCMEM_0xCF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xCF * 4))
#define REG_AGCMEM_0xD0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD0 * 4))
#define REG_AGCMEM_0xD1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD1 * 4))
#define REG_AGCMEM_0xD2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD2 * 4))
#define REG_AGCMEM_0xD3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD3 * 4))
#define REG_AGCMEM_0xD4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD4 * 4))
#define REG_AGCMEM_0xD5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD5 * 4))
#define REG_AGCMEM_0xD6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD6 * 4))
#define REG_AGCMEM_0xD7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD7 * 4))
#define REG_AGCMEM_0xD8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD8 * 4))
#define REG_AGCMEM_0xD9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xD9 * 4))
#define REG_AGCMEM_0xDA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDA * 4))
#define REG_AGCMEM_0xDB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDB * 4))
#define REG_AGCMEM_0xDC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDC * 4))
#define REG_AGCMEM_0xDD                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDD * 4))
#define REG_AGCMEM_0xDE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDE * 4))
#define REG_AGCMEM_0xDF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xDF * 4))
#define REG_AGCMEM_0xE0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE0 * 4))
#define REG_AGCMEM_0xE1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE1 * 4))
#define REG_AGCMEM_0xE2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE2 * 4))
#define REG_AGCMEM_0xE3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE3 * 4))
#define REG_AGCMEM_0xE4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE4 * 4))
#define REG_AGCMEM_0xE5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE5 * 4))
#define REG_AGCMEM_0xE6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE6 * 4))
#define REG_AGCMEM_0xE7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE7 * 4))
#define REG_AGCMEM_0xE8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE8 * 4))
#define REG_AGCMEM_0xE9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xE9 * 4))
#define REG_AGCMEM_0xEA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xEA * 4))
#define REG_AGCMEM_0xEB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xEB * 4))
#define REG_AGCMEM_0xEC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xEC * 4))
#define REG_AGCMEM_0xED                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xED * 4))
#define REG_AGCMEM_0xEE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xEE * 4))
#define REG_AGCMEM_0xEF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xEF * 4))
#define REG_AGCMEM_0xF0                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF0 * 4))
#define REG_AGCMEM_0xF1                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF1 * 4))
#define REG_AGCMEM_0xF2                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF2 * 4))
#define REG_AGCMEM_0xF3                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF3 * 4))
#define REG_AGCMEM_0xF4                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF4 * 4))
#define REG_AGCMEM_0xF5                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF5 * 4))
#define REG_AGCMEM_0xF6                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF6 * 4))
#define REG_AGCMEM_0xF7                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF7 * 4))
#define REG_AGCMEM_0xF8                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF8 * 4))
#define REG_AGCMEM_0xF9                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xF9 * 4))
#define REG_AGCMEM_0xFA                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFA * 4))
#define REG_AGCMEM_0xFB                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFB * 4))
#define REG_AGCMEM_0xFC                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFC * 4))
#define REG_AGCMEM_0xFD                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFD * 4))
#define REG_AGCMEM_0xFE                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFE * 4))
#define REG_AGCMEM_0xFF                                         (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0xFF * 4))
#define REG_AGCMEM_0x100                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x100 * 4))
#define REG_AGCMEM_0x101                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x101 * 4))
#define REG_AGCMEM_0x102                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x102 * 4))
#define REG_AGCMEM_0x103                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x103 * 4))
#define REG_AGCMEM_0x104                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x104 * 4))
#define REG_AGCMEM_0x105                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x105 * 4))
#define REG_AGCMEM_0x106                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x106 * 4))
#define REG_AGCMEM_0x107                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x107 * 4))
#define REG_AGCMEM_0x108                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x108 * 4))
#define REG_AGCMEM_0x109                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x109 * 4))
#define REG_AGCMEM_0x10A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10A * 4))
#define REG_AGCMEM_0x10B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10B * 4))
#define REG_AGCMEM_0x10C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10C * 4))
#define REG_AGCMEM_0x10D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10D * 4))
#define REG_AGCMEM_0x10E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10E * 4))
#define REG_AGCMEM_0x10F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x10F * 4))
#define REG_AGCMEM_0x110                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x110 * 4))
#define REG_AGCMEM_0x111                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x111 * 4))
#define REG_AGCMEM_0x112                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x112 * 4))
#define REG_AGCMEM_0x113                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x113 * 4))
#define REG_AGCMEM_0x114                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x114 * 4))
#define REG_AGCMEM_0x115                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x115 * 4))
#define REG_AGCMEM_0x116                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x116 * 4))
#define REG_AGCMEM_0x117                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x117 * 4))
#define REG_AGCMEM_0x118                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x118 * 4))
#define REG_AGCMEM_0x119                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x119 * 4))
#define REG_AGCMEM_0x11A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11A * 4))
#define REG_AGCMEM_0x11B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11B * 4))
#define REG_AGCMEM_0x11C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11C * 4))
#define REG_AGCMEM_0x11D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11D * 4))
#define REG_AGCMEM_0x11E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11E * 4))
#define REG_AGCMEM_0x11F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x11F * 4))
#define REG_AGCMEM_0x120                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x120 * 4))
#define REG_AGCMEM_0x121                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x121 * 4))
#define REG_AGCMEM_0x122                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x122 * 4))
#define REG_AGCMEM_0x123                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x123 * 4))
#define REG_AGCMEM_0x124                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x124 * 4))
#define REG_AGCMEM_0x125                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x125 * 4))
#define REG_AGCMEM_0x126                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x126 * 4))
#define REG_AGCMEM_0x127                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x127 * 4))
#define REG_AGCMEM_0x128                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x128 * 4))
#define REG_AGCMEM_0x129                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x129 * 4))
#define REG_AGCMEM_0x12A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12A * 4))
#define REG_AGCMEM_0x12B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12B * 4))
#define REG_AGCMEM_0x12C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12C * 4))
#define REG_AGCMEM_0x12D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12D * 4))
#define REG_AGCMEM_0x12E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12E * 4))
#define REG_AGCMEM_0x12F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x12F * 4))
#define REG_AGCMEM_0x130                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x130 * 4))
#define REG_AGCMEM_0x131                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x131 * 4))
#define REG_AGCMEM_0x132                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x132 * 4))
#define REG_AGCMEM_0x133                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x133 * 4))
#define REG_AGCMEM_0x134                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x134 * 4))
#define REG_AGCMEM_0x135                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x135 * 4))
#define REG_AGCMEM_0x136                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x136 * 4))
#define REG_AGCMEM_0x137                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x137 * 4))
#define REG_AGCMEM_0x138                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x138 * 4))
#define REG_AGCMEM_0x139                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x139 * 4))
#define REG_AGCMEM_0x13A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13A * 4))
#define REG_AGCMEM_0x13B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13B * 4))
#define REG_AGCMEM_0x13C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13C * 4))
#define REG_AGCMEM_0x13D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13D * 4))
#define REG_AGCMEM_0x13E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13E * 4))
#define REG_AGCMEM_0x13F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x13F * 4))
#define REG_AGCMEM_0x140                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x140 * 4))
#define REG_AGCMEM_0x141                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x141 * 4))
#define REG_AGCMEM_0x142                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x142 * 4))
#define REG_AGCMEM_0x143                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x143 * 4))
#define REG_AGCMEM_0x144                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x144 * 4))
#define REG_AGCMEM_0x145                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x145 * 4))
#define REG_AGCMEM_0x146                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x146 * 4))
#define REG_AGCMEM_0x147                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x147 * 4))
#define REG_AGCMEM_0x148                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x148 * 4))
#define REG_AGCMEM_0x149                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x149 * 4))
#define REG_AGCMEM_0x14A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14A * 4))
#define REG_AGCMEM_0x14B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14B * 4))
#define REG_AGCMEM_0x14C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14C * 4))
#define REG_AGCMEM_0x14D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14D * 4))
#define REG_AGCMEM_0x14E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14E * 4))
#define REG_AGCMEM_0x14F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x14F * 4))
#define REG_AGCMEM_0x150                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x150 * 4))
#define REG_AGCMEM_0x151                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x151 * 4))
#define REG_AGCMEM_0x152                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x152 * 4))
#define REG_AGCMEM_0x153                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x153 * 4))
#define REG_AGCMEM_0x154                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x154 * 4))
#define REG_AGCMEM_0x155                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x155 * 4))
#define REG_AGCMEM_0x156                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x156 * 4))
#define REG_AGCMEM_0x157                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x157 * 4))
#define REG_AGCMEM_0x158                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x158 * 4))
#define REG_AGCMEM_0x159                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x159 * 4))
#define REG_AGCMEM_0x15A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15A * 4))
#define REG_AGCMEM_0x15B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15B * 4))
#define REG_AGCMEM_0x15C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15C * 4))
#define REG_AGCMEM_0x15D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15D * 4))
#define REG_AGCMEM_0x15E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15E * 4))
#define REG_AGCMEM_0x15F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x15F * 4))
#define REG_AGCMEM_0x160                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x160 * 4))
#define REG_AGCMEM_0x161                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x161 * 4))
#define REG_AGCMEM_0x162                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x162 * 4))
#define REG_AGCMEM_0x163                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x163 * 4))
#define REG_AGCMEM_0x164                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x164 * 4))
#define REG_AGCMEM_0x165                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x165 * 4))
#define REG_AGCMEM_0x166                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x166 * 4))
#define REG_AGCMEM_0x167                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x167 * 4))
#define REG_AGCMEM_0x168                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x168 * 4))
#define REG_AGCMEM_0x169                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x169 * 4))
#define REG_AGCMEM_0x16A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16A * 4))
#define REG_AGCMEM_0x16B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16B * 4))
#define REG_AGCMEM_0x16C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16C * 4))
#define REG_AGCMEM_0x16D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16D * 4))
#define REG_AGCMEM_0x16E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16E * 4))
#define REG_AGCMEM_0x16F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x16F * 4))
#define REG_AGCMEM_0x170                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x170 * 4))
#define REG_AGCMEM_0x171                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x171 * 4))
#define REG_AGCMEM_0x172                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x172 * 4))
#define REG_AGCMEM_0x173                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x173 * 4))
#define REG_AGCMEM_0x174                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x174 * 4))
#define REG_AGCMEM_0x175                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x175 * 4))
#define REG_AGCMEM_0x176                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x176 * 4))
#define REG_AGCMEM_0x177                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x177 * 4))
#define REG_AGCMEM_0x178                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x178 * 4))
#define REG_AGCMEM_0x179                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x179 * 4))
#define REG_AGCMEM_0x17A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17A * 4))
#define REG_AGCMEM_0x17B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17B * 4))
#define REG_AGCMEM_0x17C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17C * 4))
#define REG_AGCMEM_0x17D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17D * 4))
#define REG_AGCMEM_0x17E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17E * 4))
#define REG_AGCMEM_0x17F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x17F * 4))
#define REG_AGCMEM_0x180                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x180 * 4))
#define REG_AGCMEM_0x181                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x181 * 4))
#define REG_AGCMEM_0x182                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x182 * 4))
#define REG_AGCMEM_0x183                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x183 * 4))
#define REG_AGCMEM_0x184                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x184 * 4))
#define REG_AGCMEM_0x185                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x185 * 4))
#define REG_AGCMEM_0x186                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x186 * 4))
#define REG_AGCMEM_0x187                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x187 * 4))
#define REG_AGCMEM_0x188                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x188 * 4))
#define REG_AGCMEM_0x189                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x189 * 4))
#define REG_AGCMEM_0x18A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18A * 4))
#define REG_AGCMEM_0x18B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18B * 4))
#define REG_AGCMEM_0x18C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18C * 4))
#define REG_AGCMEM_0x18D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18D * 4))
#define REG_AGCMEM_0x18E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18E * 4))
#define REG_AGCMEM_0x18F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x18F * 4))
#define REG_AGCMEM_0x190                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x190 * 4))
#define REG_AGCMEM_0x191                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x191 * 4))
#define REG_AGCMEM_0x192                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x192 * 4))
#define REG_AGCMEM_0x193                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x193 * 4))
#define REG_AGCMEM_0x194                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x194 * 4))
#define REG_AGCMEM_0x195                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x195 * 4))
#define REG_AGCMEM_0x196                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x196 * 4))
#define REG_AGCMEM_0x197                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x197 * 4))
#define REG_AGCMEM_0x198                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x198 * 4))
#define REG_AGCMEM_0x199                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x199 * 4))
#define REG_AGCMEM_0x19A                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19A * 4))
#define REG_AGCMEM_0x19B                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19B * 4))
#define REG_AGCMEM_0x19C                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19C * 4))
#define REG_AGCMEM_0x19D                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19D * 4))
#define REG_AGCMEM_0x19E                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19E * 4))
#define REG_AGCMEM_0x19F                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x19F * 4))
#define REG_AGCMEM_0x1A0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A0 * 4))
#define REG_AGCMEM_0x1A1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A1 * 4))
#define REG_AGCMEM_0x1A2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A2 * 4))
#define REG_AGCMEM_0x1A3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A3 * 4))
#define REG_AGCMEM_0x1A4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A4 * 4))
#define REG_AGCMEM_0x1A5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A5 * 4))
#define REG_AGCMEM_0x1A6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A6 * 4))
#define REG_AGCMEM_0x1A7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A7 * 4))
#define REG_AGCMEM_0x1A8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A8 * 4))
#define REG_AGCMEM_0x1A9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1A9 * 4))
#define REG_AGCMEM_0x1AA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AA * 4))
#define REG_AGCMEM_0x1AB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AB * 4))
#define REG_AGCMEM_0x1AC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AC * 4))
#define REG_AGCMEM_0x1AD                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AD * 4))
#define REG_AGCMEM_0x1AE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AE * 4))
#define REG_AGCMEM_0x1AF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1AF * 4))
#define REG_AGCMEM_0x1B0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B0 * 4))
#define REG_AGCMEM_0x1B1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B1 * 4))
#define REG_AGCMEM_0x1B2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B2 * 4))
#define REG_AGCMEM_0x1B3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B3 * 4))
#define REG_AGCMEM_0x1B4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B4 * 4))
#define REG_AGCMEM_0x1B5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B5 * 4))
#define REG_AGCMEM_0x1B6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B6 * 4))
#define REG_AGCMEM_0x1B7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B7 * 4))
#define REG_AGCMEM_0x1B8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B8 * 4))
#define REG_AGCMEM_0x1B9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1B9 * 4))
#define REG_AGCMEM_0x1BA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BA * 4))
#define REG_AGCMEM_0x1BB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BB * 4))
#define REG_AGCMEM_0x1BC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BC * 4))
#define REG_AGCMEM_0x1BD                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BD * 4))
#define REG_AGCMEM_0x1BE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BE * 4))
#define REG_AGCMEM_0x1BF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1BF * 4))
#define REG_AGCMEM_0x1C0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C0 * 4))
#define REG_AGCMEM_0x1C1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C1 * 4))
#define REG_AGCMEM_0x1C2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C2 * 4))
#define REG_AGCMEM_0x1C3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C3 * 4))
#define REG_AGCMEM_0x1C4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C4 * 4))
#define REG_AGCMEM_0x1C5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C5 * 4))
#define REG_AGCMEM_0x1C6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C6 * 4))
#define REG_AGCMEM_0x1C7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C7 * 4))
#define REG_AGCMEM_0x1C8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C8 * 4))
#define REG_AGCMEM_0x1C9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1C9 * 4))
#define REG_AGCMEM_0x1CA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CA * 4))
#define REG_AGCMEM_0x1CB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CB * 4))
#define REG_AGCMEM_0x1CC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CC * 4))
#define REG_AGCMEM_0x1CD                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CD * 4))
#define REG_AGCMEM_0x1CE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CE * 4))
#define REG_AGCMEM_0x1CF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1CF * 4))
#define REG_AGCMEM_0x1D0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D0 * 4))
#define REG_AGCMEM_0x1D1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D1 * 4))
#define REG_AGCMEM_0x1D2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D2 * 4))
#define REG_AGCMEM_0x1D3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D3 * 4))
#define REG_AGCMEM_0x1D4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D4 * 4))
#define REG_AGCMEM_0x1D5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D5 * 4))
#define REG_AGCMEM_0x1D6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D6 * 4))
#define REG_AGCMEM_0x1D7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D7 * 4))
#define REG_AGCMEM_0x1D8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D8 * 4))
#define REG_AGCMEM_0x1D9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1D9 * 4))
#define REG_AGCMEM_0x1DA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DA * 4))
#define REG_AGCMEM_0x1DB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DB * 4))
#define REG_AGCMEM_0x1DC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DC * 4))
#define REG_AGCMEM_0x1DD                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DD * 4))
#define REG_AGCMEM_0x1DE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DE * 4))
#define REG_AGCMEM_0x1DF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1DF * 4))
#define REG_AGCMEM_0x1E0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E0 * 4))
#define REG_AGCMEM_0x1E1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E1 * 4))
#define REG_AGCMEM_0x1E2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E2 * 4))
#define REG_AGCMEM_0x1E3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E3 * 4))
#define REG_AGCMEM_0x1E4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E4 * 4))
#define REG_AGCMEM_0x1E5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E5 * 4))
#define REG_AGCMEM_0x1E6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E6 * 4))
#define REG_AGCMEM_0x1E7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E7 * 4))
#define REG_AGCMEM_0x1E8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E8 * 4))
#define REG_AGCMEM_0x1E9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1E9 * 4))
#define REG_AGCMEM_0x1EA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1EA * 4))
#define REG_AGCMEM_0x1EB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1EB * 4))
#define REG_AGCMEM_0x1EC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1EC * 4))
#define REG_AGCMEM_0x1ED                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1ED * 4))
#define REG_AGCMEM_0x1EE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1EE * 4))
#define REG_AGCMEM_0x1EF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1EF * 4))
#define REG_AGCMEM_0x1F0                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F0 * 4))
#define REG_AGCMEM_0x1F1                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F1 * 4))
#define REG_AGCMEM_0x1F2                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F2 * 4))
#define REG_AGCMEM_0x1F3                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F3 * 4))
#define REG_AGCMEM_0x1F4                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F4 * 4))
#define REG_AGCMEM_0x1F5                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F5 * 4))
#define REG_AGCMEM_0x1F6                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F6 * 4))
#define REG_AGCMEM_0x1F7                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F7 * 4))
#define REG_AGCMEM_0x1F8                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F8 * 4))
#define REG_AGCMEM_0x1F9                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1F9 * 4))
#define REG_AGCMEM_0x1FA                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FA * 4))
#define REG_AGCMEM_0x1FB                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FB * 4))
#define REG_AGCMEM_0x1FC                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FC * 4))
#define REG_AGCMEM_0x1FD                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FD * 4))
#define REG_AGCMEM_0x1FE                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FE * 4))
#define REG_AGCMEM_0x1FF                                        (*(volatile unsigned long*)(MDU_AGCMEM_BASE_ADDR + 0x1FF * 4))

#define MDU_PEAKCWMEM_BASE_ADDR                                 0x4980D000
#define REG_PEAKCWMEM_0x00                                      (*(volatile unsigned long*)(MDU_PEAKCWMEM_BASE_ADDR + 0x00 * 4))
#define SFT_PEAKCWMEM_0x00_TCW_11G_CFG0                         (0)
#define MAX_PEAKCWMEM_0x00_TCW_11G_CFG0                         (0x7F)
#define MSK_PEAKCWMEM_0x00_TCW_11G_CFG0                         (0x7F << SFT_PEAKCWMEM_0x00_TCW_11G_CFG0)
#define REG_PEAKCWMEM_0x7F                                      (*(volatile unsigned long*)(MDU_PEAKCWMEM_BASE_ADDR + 0x7F * 4))
#define SFT_PEAKCWMEM_0x7F_TCW_11G_CFG127                       (0)
#define MAX_PEAKCWMEM_0x7F_TCW_11G_CFG127                       (0x7F)
#define MSK_PEAKCWMEM_0x7F_TCW_11G_CFG127                       (0x7F << SFT_PEAKCWMEM_0x7F_TCW_11G_CFG127)
#define REG_PEAKCWMEM_0x80                                      (*(volatile unsigned long*)(MDU_PEAKCWMEM_BASE_ADDR + 0x80 * 4))
#define SFT_PEAKCWMEM_0x80_TCW_11N_CFG0                         (0)
#define MAX_PEAKCWMEM_0x80_TCW_11N_CFG0                         (0x7F)
#define MSK_PEAKCWMEM_0x80_TCW_11N_CFG0                         (0x7F << SFT_PEAKCWMEM_0x80_TCW_11N_CFG0)
#define REG_PEAKCWMEM_0xFF                                      (*(volatile unsigned long*)(MDU_PEAKCWMEM_BASE_ADDR + 0xFF * 4))
#define SFT_PEAKCWMEM_0xFF_TCW_11N_CFG128                       (0)
#define MAX_PEAKCWMEM_0xFF_TCW_11N_CFG128                       (0x7F)
#define MSK_PEAKCWMEM_0xFF_TCW_11N_CFG128                       (0x7F << SFT_PEAKCWMEM_0xFF_TCW_11N_CFG128)

#define MDU_DMA2D_BASE_ADDR                                     0x48080000
#define REG_DMA2D_0x00                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x00 * 4))
#define REG_DMA2D_0x01                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x01 * 4))
#define REG_DMA2D_0x02                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x02 * 4))
#define SFT_DMA2D_0x02_SOFT_RESET                               (0)
#define MAX_DMA2D_0x02_SOFT_RESET                               (0x1)
#define MSK_DMA2D_0x02_SOFT_RESET                               (0x1 << SFT_DMA2D_0x02_SOFT_RESET)
#define SFT_DMA2D_0x02_CLK_GATE                                 (1)
#define MAX_DMA2D_0x02_CLK_GATE                                 (0x1)
#define MSK_DMA2D_0x02_CLK_GATE                                 (0x1 << SFT_DMA2D_0x02_CLK_GATE)
#define REG_DMA2D_0x03                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x03 * 4))
#define REG_DMA2D_0x04                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x04 * 4))
#define SFT_DMA2D_0x04_MODE                                     (16)
#define MAX_DMA2D_0x04_MODE                                     (0x7)
#define MSK_DMA2D_0x04_MODE                                     (0x7 << SFT_DMA2D_0x04_MODE)
#define REG_DMA2D_0x05                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x05 * 4))
#define REG_DMA2D_0x06                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x06 * 4))
#define REG_DMA2D_0x07                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x07 * 4))
#define REG_DMA2D_0x08                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x08 * 4))
#define SFT_DMA2D_0x08_FG_LINE_OFFSET                           (0)
#define MAX_DMA2D_0x08_FG_LINE_OFFSET                           (0xFFFF)
#define MSK_DMA2D_0x08_FG_LINE_OFFSET                           (0xFFFF << SFT_DMA2D_0x08_FG_LINE_OFFSET)
#define REG_DMA2D_0x09                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x09 * 4))
#define REG_DMA2D_0x0A                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0A * 4))
#define SFT_DMA2D_0x0A_BG_LINE_OFFSET                           (0)
#define MAX_DMA2D_0x0A_BG_LINE_OFFSET                           (0xFFFF)
#define MSK_DMA2D_0x0A_BG_LINE_OFFSET                           (0xFFFF << SFT_DMA2D_0x0A_BG_LINE_OFFSET)
#define REG_DMA2D_0x0B                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0B * 4))
#define SFT_DMA2D_0x0B_FG_CLUT_SIZE                             (8)
#define MAX_DMA2D_0x0B_FG_CLUT_SIZE                             (0xFF)
#define MSK_DMA2D_0x0B_FG_CLUT_SIZE                             (0xFF << SFT_DMA2D_0x0B_FG_CLUT_SIZE)
#define SFT_DMA2D_0x0B_FG_ALPHA_MODE                            (16)
#define MAX_DMA2D_0x0B_FG_ALPHA_MODE                            (0x3)
#define MSK_DMA2D_0x0B_FG_ALPHA_MODE                            (0x3 << SFT_DMA2D_0x0B_FG_ALPHA_MODE)
#define SFT_DMA2D_0x0B_FG_ALPHA                                 (24)
#define MAX_DMA2D_0x0B_FG_ALPHA                                 (0xFF)
#define MSK_DMA2D_0x0B_FG_ALPHA                                 (0xFF << SFT_DMA2D_0x0B_FG_ALPHA)
#define REG_DMA2D_0x0C                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0C * 4))
#define SFT_DMA2D_0x0C_GREEN_VALUE                              (8)
#define MAX_DMA2D_0x0C_GREEN_VALUE                              (0xFF)
#define MSK_DMA2D_0x0C_GREEN_VALUE                              (0xFF << SFT_DMA2D_0x0C_GREEN_VALUE)
#define SFT_DMA2D_0x0C_RED_VALUE                                (16)
#define MAX_DMA2D_0x0C_RED_VALUE                                (0xFF)
#define MSK_DMA2D_0x0C_RED_VALUE                                (0xFF << SFT_DMA2D_0x0C_RED_VALUE)
#define REG_DMA2D_0x0D                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0D * 4))
#define SFT_DMA2D_0x0D_BG_CLUT_SIZE                             (8)
#define MAX_DMA2D_0x0D_BG_CLUT_SIZE                             (0xFF)
#define MSK_DMA2D_0x0D_BG_CLUT_SIZE                             (0xFF << SFT_DMA2D_0x0D_BG_CLUT_SIZE)
#define SFT_DMA2D_0x0D_BG_ALPHA_MODE                            (16)
#define MAX_DMA2D_0x0D_BG_ALPHA_MODE                            (0x3)
#define MSK_DMA2D_0x0D_BG_ALPHA_MODE                            (0x3 << SFT_DMA2D_0x0D_BG_ALPHA_MODE)
#define SFT_DMA2D_0x0D_BG_ALPHA                                 (24)
#define MAX_DMA2D_0x0D_BG_ALPHA                                 (0xFF)
#define MSK_DMA2D_0x0D_BG_ALPHA                                 (0xFF << SFT_DMA2D_0x0D_BG_ALPHA)
#define REG_DMA2D_0x0E                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0E * 4))
#define SFT_DMA2D_0x0E_GREEN_VALUE                              (8)
#define MAX_DMA2D_0x0E_GREEN_VALUE                              (0xFF)
#define MSK_DMA2D_0x0E_GREEN_VALUE                              (0xFF << SFT_DMA2D_0x0E_GREEN_VALUE)
#define SFT_DMA2D_0x0E_RED_VALUE                                (16)
#define MAX_DMA2D_0x0E_RED_VALUE                                (0xFF)
#define MSK_DMA2D_0x0E_RED_VALUE                                (0xFF << SFT_DMA2D_0x0E_RED_VALUE)
#define REG_DMA2D_0x0F                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x0F * 4))
#define REG_DMA2D_0x11                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x11 * 4))
#define REG_DMA2D_0x14                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x14 * 4))
#define REG_DMA2D_0x15                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x15 * 4))
#define SFT_DMA2D_0x15_PEXEL_LINE                               (16)
#define MAX_DMA2D_0x15_PEXEL_LINE                               (0x3FFF)
#define MSK_DMA2D_0x15_PEXEL_LINE                               (0x3FFF << SFT_DMA2D_0x15_PEXEL_LINE)
#define REG_DMA2D_0x16                                          (*(volatile unsigned long*)(MDU_DMA2D_BASE_ADDR + 0x16 * 4))

#define MDU_BKRW_BASE_ADDR                                      0x4A010000
#define REG_BKRW_0x00                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x00 * 4))
#define REG_BKRW_0x01                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x01 * 4))
#define REG_BKRW_0x02                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x02 * 4))
#define SFT_BKRW_0x02_SOFT_RST                                  (0)
#define MAX_BKRW_0x02_SOFT_RST                                  (0x1)
#define MSK_BKRW_0x02_SOFT_RST                                  (0x1 << SFT_BKRW_0x02_SOFT_RST)
#define SFT_BKRW_0x02_BYPASS_EMCKG                              (1)
#define MAX_BKRW_0x02_BYPASS_EMCKG                              (0x1)
#define MSK_BKRW_0x02_BYPASS_EMCKG                              (0x1 << SFT_BKRW_0x02_BYPASS_EMCKG)
#define SFT_BKRW_0x02_BYPASS_DMCKG                              (2)
#define MAX_BKRW_0x02_BYPASS_DMCKG                              (0x1)
#define MSK_BKRW_0x02_BYPASS_DMCKG                              (0x1 << SFT_BKRW_0x02_BYPASS_DMCKG)
#define SFT_BKRW_0x02_BYPASS_BTCKG                              (3)
#define MAX_BKRW_0x02_BYPASS_BTCKG                              (0x1)
#define MSK_BKRW_0x02_BYPASS_BTCKG                              (0x1 << SFT_BKRW_0x02_BYPASS_BTCKG)
#define SFT_BKRW_0x02_BYPASS_BLECKG                             (4)
#define MAX_BKRW_0x02_BYPASS_BLECKG                             (0x1)
#define MSK_BKRW_0x02_BYPASS_BLECKG                             (0x1 << SFT_BKRW_0x02_BYPASS_BLECKG)
#define SFT_BKRW_0x02_BYPASS_BTDMCKG                            (5)
#define MAX_BKRW_0x02_BYPASS_BTDMCKG                            (0x1)
#define MSK_BKRW_0x02_BYPASS_BTDMCKG                            (0x1 << SFT_BKRW_0x02_BYPASS_BTDMCKG)
#define REG_BKRW_0x03                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x03 * 4))
#define REG_BKRW_0x04                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x04 * 4))
#define SFT_BKRW_0x04_BK_SOFT_RST                               (0)
#define MAX_BKRW_0x04_BK_SOFT_RST                               (0x1)
#define MSK_BKRW_0x04_BK_SOFT_RST                               (0x1 << SFT_BKRW_0x04_BK_SOFT_RST)
#define SFT_BKRW_0x04_WAKEUP_EN                                 (1)
#define MAX_BKRW_0x04_WAKEUP_EN                                 (0x1)
#define MSK_BKRW_0x04_WAKEUP_EN                                 (0x1 << SFT_BKRW_0x04_WAKEUP_EN)
#define SFT_BKRW_0x04_RW_TWS_MODE                               (2)
#define MAX_BKRW_0x04_RW_TWS_MODE                               (0x1)
#define MSK_BKRW_0x04_RW_TWS_MODE                               (0x1 << SFT_BKRW_0x04_RW_TWS_MODE)
#define SFT_BKRW_0x04_TGTIME3OUT_EN                             (3)
#define MAX_BKRW_0x04_TGTIME3OUT_EN                             (0x1)
#define MSK_BKRW_0x04_TGTIME3OUT_EN                             (0x1 << SFT_BKRW_0x04_TGTIME3OUT_EN)
#define SFT_BKRW_0x04_TGTIME2OUT_EN                             (4)
#define MAX_BKRW_0x04_TGTIME2OUT_EN                             (0x1)
#define MSK_BKRW_0x04_TGTIME2OUT_EN                             (0x1 << SFT_BKRW_0x04_TGTIME2OUT_EN)
#define SFT_BKRW_0x04_TGTIME1OUT_EN                             (5)
#define MAX_BKRW_0x04_TGTIME1OUT_EN                             (0x1)
#define MSK_BKRW_0x04_TGTIME1OUT_EN                             (0x1 << SFT_BKRW_0x04_TGTIME1OUT_EN)
#define SFT_BKRW_0x04_MISEVT_QUIT                               (6)
#define MAX_BKRW_0x04_MISEVT_QUIT                               (0x1)
#define MSK_BKRW_0x04_MISEVT_QUIT                               (0x1 << SFT_BKRW_0x04_MISEVT_QUIT)
#define SFT_BKRW_0x04_MISEVT_NBYPASS                            (7)
#define MAX_BKRW_0x04_MISEVT_NBYPASS                            (0x1)
#define MSK_BKRW_0x04_MISEVT_NBYPASS                            (0x1 << SFT_BKRW_0x04_MISEVT_NBYPASS)
#define SFT_BKRW_0x04_CRC_ZERO_EN                               (8)
#define MAX_BKRW_0x04_CRC_ZERO_EN                               (0x1)
#define MSK_BKRW_0x04_CRC_ZERO_EN                               (0x1 << SFT_BKRW_0x04_CRC_ZERO_EN)
#define SFT_BKRW_0x04_BYPASS_5US                                (9)
#define MAX_BKRW_0x04_BYPASS_5US                                (0x1)
#define MSK_BKRW_0x04_BYPASS_5US                                (0x1 << SFT_BKRW_0x04_BYPASS_5US)
#define SFT_BKRW_0x04_BYPASS_10US                               (10)
#define MAX_BKRW_0x04_BYPASS_10US                               (0x1)
#define MSK_BKRW_0x04_BYPASS_10US                               (0x1 << SFT_BKRW_0x04_BYPASS_10US)
#define SFT_BKRW_0x04_BYPASS_RFTEST                             (11)
#define MAX_BKRW_0x04_BYPASS_RFTEST                             (0x3)
#define MSK_BKRW_0x04_BYPASS_RFTEST                             (0x3 << SFT_BKRW_0x04_BYPASS_RFTEST)
#define REG_BKRW_0x05                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x05 * 4))
#define SFT_BKRW_0x05_MISEVTMSK                                 (0)
#define MAX_BKRW_0x05_MISEVTMSK                                 (0x1)
#define MSK_BKRW_0x05_MISEVTMSK                                 (0x1 << SFT_BKRW_0x05_MISEVTMSK)
#define SFT_BKRW_0x05_TRXABORTMSK                               (1)
#define MAX_BKRW_0x05_TRXABORTMSK                               (0x1)
#define MSK_BKRW_0x05_TRXABORTMSK                               (0x1 << SFT_BKRW_0x05_TRXABORTMSK)
#define SFT_BKRW_0x05_SYNC_FINDMSK                              (2)
#define MAX_BKRW_0x05_SYNC_FINDMSK                              (0x1)
#define MSK_BKRW_0x05_SYNC_FINDMSK                              (0x1 << SFT_BKRW_0x05_SYNC_FINDMSK)
#define REG_BKRW_0x06                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x06 * 4))
#define SFT_BKRW_0x06_MISEVTACK                                 (0)
#define MAX_BKRW_0x06_MISEVTACK                                 (0x1)
#define MSK_BKRW_0x06_MISEVTACK                                 (0x1 << SFT_BKRW_0x06_MISEVTACK)
#define SFT_BKRW_0x06_TRXABORTACK                               (1)
#define MAX_BKRW_0x06_TRXABORTACK                               (0x1)
#define MSK_BKRW_0x06_TRXABORTACK                               (0x1 << SFT_BKRW_0x06_TRXABORTACK)
#define SFT_BKRW_0x06_SYNC_FINDACK                              (2)
#define MAX_BKRW_0x06_SYNC_FINDACK                              (0x1)
#define MSK_BKRW_0x06_SYNC_FINDACK                              (0x1 << SFT_BKRW_0x06_SYNC_FINDACK)
#define REG_BKRW_0x07                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x07 * 4))
#define REG_BKRW_0x08                                           (*(volatile unsigned long*)(MDU_BKRW_BASE_ADDR + 0x08 * 4))
#define SFT_BKRW_0x08_MISEVEVTSTAT                              (0)
#define MAX_BKRW_0x08_MISEVEVTSTAT                              (0x1)
#define MSK_BKRW_0x08_MISEVEVTSTAT                              (0x1 << SFT_BKRW_0x08_MISEVEVTSTAT)
#define SFT_BKRW_0x08_TRXABORTINTSTAT                           (1)
#define MAX_BKRW_0x08_TRXABORTINTSTAT                           (0x1)
#define MSK_BKRW_0x08_TRXABORTINTSTAT                           (0x1 << SFT_BKRW_0x08_TRXABORTINTSTAT)
#define SFT_BKRW_0x08_SYNC_FINDINTSTAT                          (2)
#define MAX_BKRW_0x08_SYNC_FINDINTSTAT                          (0x1)
#define MSK_BKRW_0x08_SYNC_FINDINTSTAT                          (0x1 << SFT_BKRW_0x08_SYNC_FINDINTSTAT)

#define MDU_ROTT_BASE_ADDR                                      0x480c0000
#define REG_ROTT_0x00                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x00 * 4))
#define REG_ROTT_0x01                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x01 * 4))
#define REG_ROTT_0x02                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x02 * 4))
#define SFT_ROTT_0x02_CLK_GATE                                  (1)
#define MAX_ROTT_0x02_CLK_GATE                                  (0x1)
#define MSK_ROTT_0x02_CLK_GATE                                  (0x1 << SFT_ROTT_0x02_CLK_GATE)
#define SFT_ROTT_0x02_SOFT_RESET                                (0)
#define MAX_ROTT_0x02_SOFT_RESET                                (0x1)
#define MSK_ROTT_0x02_SOFT_RESET                                (0x1 << SFT_ROTT_0x02_SOFT_RESET)
#define REG_ROTT_0x03                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x03 * 4))
#define REG_ROTT_0x04                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x04 * 4))
#define SFT_ROTT_0x04_ROTATE_CFG_ERR_INT_ENA                    (6)
#define MAX_ROTT_0x04_ROTATE_CFG_ERR_INT_ENA                    (0x1)
#define MSK_ROTT_0x04_ROTATE_CFG_ERR_INT_ENA                    (0x1 << SFT_ROTT_0x04_ROTATE_CFG_ERR_INT_ENA)
#define SFT_ROTT_0x04_ROTATE_WTMK_INT_ENA                       (5)
#define MAX_ROTT_0x04_ROTATE_WTMK_INT_ENA                       (0x1)
#define MSK_ROTT_0x04_ROTATE_WTMK_INT_ENA                       (0x1 << SFT_ROTT_0x04_ROTATE_WTMK_INT_ENA)
#define SFT_ROTT_0x04_ROTATE_DONE_INT_ENA                       (4)
#define MAX_ROTT_0x04_ROTATE_DONE_INT_ENA                       (0x1)
#define MSK_ROTT_0x04_ROTATE_DONE_INT_ENA                       (0x1 << SFT_ROTT_0x04_ROTATE_DONE_INT_ENA)
#define SFT_ROTT_0x04_ROTATE_BPS                                (1)
#define MAX_ROTT_0x04_ROTATE_BPS                                (0x1)
#define MSK_ROTT_0x04_ROTATE_BPS                                (0x1 << SFT_ROTT_0x04_ROTATE_BPS)
#define SFT_ROTT_0x04_ROTATE_ENA                                (0)
#define MAX_ROTT_0x04_ROTATE_ENA                                (0x1)
#define MSK_ROTT_0x04_ROTATE_ENA                                (0x1 << SFT_ROTT_0x04_ROTATE_ENA)
#define REG_ROTT_0x05                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x05 * 4))
#define SFT_ROTT_0x05_YUV_FMT                                   (4)
#define MAX_ROTT_0x05_YUV_FMT                                   (0x7)
#define MSK_ROTT_0x05_YUV_FMT                                   (0x7 << SFT_ROTT_0x05_YUV_FMT)
#define SFT_ROTT_0x05_ROTATE_ANTICLOCK                          (3)
#define MAX_ROTT_0x05_ROTATE_ANTICLOCK                          (0x1)
#define MSK_ROTT_0x05_ROTATE_ANTICLOCK                          (0x1 << SFT_ROTT_0x05_ROTATE_ANTICLOCK)
#define SFT_ROTT_0x05_PFC_O_HWORD_REVE                          (2)
#define MAX_ROTT_0x05_PFC_O_HWORD_REVE                          (0x1)
#define MSK_ROTT_0x05_PFC_O_HWORD_REVE                          (0x1 << SFT_ROTT_0x05_PFC_O_HWORD_REVE)
#define SFT_ROTT_0x05_PFC_I_BYTE_REVE                           (1)
#define MAX_ROTT_0x05_PFC_I_BYTE_REVE                           (0x1)
#define MSK_ROTT_0x05_PFC_I_BYTE_REVE                           (0x1 << SFT_ROTT_0x05_PFC_I_BYTE_REVE)
#define SFT_ROTT_0x05_PFC_I_HWORD_REVE                          (0)
#define MAX_ROTT_0x05_PFC_I_HWORD_REVE                          (0x1)
#define MSK_ROTT_0x05_PFC_I_HWORD_REVE                          (0x1 << SFT_ROTT_0x05_PFC_I_HWORD_REVE)
#define REG_ROTT_0x06                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x06 * 4))
#define SFT_ROTT_0x06_BLK_CLUM_PIXEL                            (12)
#define MAX_ROTT_0x06_BLK_CLUM_PIXEL                            (0x7FF)
#define MSK_ROTT_0x06_BLK_CLUM_PIXEL                            (0x7FF << SFT_ROTT_0x06_BLK_CLUM_PIXEL)
#define SFT_ROTT_0x06_BLK_LINE_PIXEL                            (0)
#define MAX_ROTT_0x06_BLK_LINE_PIXEL                            (0x7FF)
#define MSK_ROTT_0x06_BLK_LINE_PIXEL                            (0x7FF << SFT_ROTT_0x06_BLK_LINE_PIXEL)
#define REG_ROTT_0x07                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x07 * 4))
#define REG_ROTT_0x08                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x08 * 4))
#define REG_ROTT_0x09                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x09 * 4))
#define SFT_ROTT_0x09_PIC_CLUM_PIXEL                            (12)
#define MAX_ROTT_0x09_PIC_CLUM_PIXEL                            (0x7FF)
#define MSK_ROTT_0x09_PIC_CLUM_PIXEL                            (0x7FF << SFT_ROTT_0x09_PIC_CLUM_PIXEL)
#define SFT_ROTT_0x09_PIC_LINE_PIXEL                            (0)
#define MAX_ROTT_0x09_PIC_LINE_PIXEL                            (0x7FF)
#define MSK_ROTT_0x09_PIC_LINE_PIXEL                            (0x7FF << SFT_ROTT_0x09_PIC_LINE_PIXEL)
#define REG_ROTT_0x0A                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x0A * 4))
#define SFT_ROTT_0x0A_WTMK_CLUM_PIXEL                           (16)
#define MAX_ROTT_0x0A_WTMK_CLUM_PIXEL                           (0x7FF)
#define MSK_ROTT_0x0A_WTMK_CLUM_PIXEL                           (0x7FF << SFT_ROTT_0x0A_WTMK_CLUM_PIXEL)
#define SFT_ROTT_0x0A_ROTATE_BLK_COUNT                          (0)
#define MAX_ROTT_0x0A_ROTATE_BLK_COUNT                          (0xFFFF)
#define MSK_ROTT_0x0A_ROTATE_BLK_COUNT                          (0xFFFF << SFT_ROTT_0x0A_ROTATE_BLK_COUNT)
#define REG_ROTT_0x0B                                           (*(volatile unsigned long*)(MDU_ROTT_BASE_ADDR + 0x0B * 4))
#define SFT_ROTT_0x0B_ROTATE_CFG_ERR                            (2)
#define MAX_ROTT_0x0B_ROTATE_CFG_ERR                            (0x1)
#define MSK_ROTT_0x0B_ROTATE_CFG_ERR                            (0x1 << SFT_ROTT_0x0B_ROTATE_CFG_ERR)
#define SFT_ROTT_0x0B_ROTATE_WTMK                               (1)
#define MAX_ROTT_0x0B_ROTATE_WTMK                               (0x1)
#define MSK_ROTT_0x0B_ROTATE_WTMK                               (0x1 << SFT_ROTT_0x0B_ROTATE_WTMK)
#define SFT_ROTT_0x0B_ROTATE_FINISH                             (0)
#define MAX_ROTT_0x0B_ROTATE_FINISH                             (0x1)
#define MSK_ROTT_0x0B_ROTATE_FINISH                             (0x1 << SFT_ROTT_0x0B_ROTATE_FINISH)

#define MDU_MEM_CHECK_BASE_ADDR                                 0x44890000
#define REG_MEM_CHECK_0x00                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x00 * 4))
#define REG_MEM_CHECK_0x01                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x01 * 4))
#define REG_MEM_CHECK_0x02                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x02 * 4))
#define REG_MEM_CHECK_0x03                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x03 * 4))
#define REG_MEM_CHECK_0x04                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x04 * 4))
#define REG_MEM_CHECK_0x05                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x05 * 4))
#define REG_MEM_CHECK_0x06                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x06 * 4))
#define REG_MEM_CHECK_0x07                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x07 * 4))
#define REG_MEM_CHECK_0x08                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x08 * 4))
#define REG_MEM_CHECK_0x09                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x09 * 4))
#define REG_MEM_CHECK_0x0A                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0A * 4))
#define REG_MEM_CHECK_0x0B                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0B * 4))
#define REG_MEM_CHECK_0x0C                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0C * 4))
#define REG_MEM_CHECK_0x0D                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0D * 4))
#define REG_MEM_CHECK_0x0E                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0E * 4))
#define REG_MEM_CHECK_0x0F                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x0F * 4))
#define REG_MEM_CHECK_0x10                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x10 * 4))
#define REG_MEM_CHECK_0x11                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x11 * 4))
#define REG_MEM_CHECK_0x12                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x12 * 4))
#define REG_MEM_CHECK_0x13                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x13 * 4))
#define REG_MEM_CHECK_0x14                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x14 * 4))
#define REG_MEM_CHECK_0x15                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x15 * 4))
#define REG_MEM_CHECK_0x16                                      (*(volatile unsigned long*)(MDU_MEM_CHECK_BASE_ADDR + 0x16 * 4))

#define MDU_PHYCRM_BASE_ADDR                                    0x49850000
#define REG_PHYCRM_0x00                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x00 * 4))
#define REG_PHYCRM_0x01                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x01 * 4))
#define REG_PHYCRM_0x02                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x02 * 4))
#define REG_PHYCRM_0x03                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x03 * 4))
#define REG_PHYCRM_0x04                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x04 * 4))
#define REG_PHYCRM_0x05                                         (*(volatile unsigned long*)(MDU_PHYCRM_BASE_ADDR + 0x05 * 4))

#ifdef  __cplusplus
}
#endif//__cplusplus

#endif//__BK_REG_H__
