// Seed: 255219683
module module_0 (
    input wand id_0,
    input wor  id_1,
    input tri0 id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd97,
    parameter id_6 = 32'd27
) (
    output logic id_0,
    input  logic id_1,
    input  uwire id_2,
    input  wire  id_3
);
  always id_0 <= #1 id_1;
  defparam id_5.id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  wire id_12;
  assign module_0.type_1 = 0;
endmodule
