5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (supply0.vcd) 2 -o (supply0.cdd) 2 -v (supply0.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 supply0.v 1 26 1
2 1 1 8 f000f 2 100c 0 0 1 1 e
2 2 1 8 b000b 2 100c 0 0 1 1 d
2 3 8 8 b000f 2 1184 1 2 1 18 0 1 1 1 0 0
2 4 1 8 70007 0 1410 0 0 1 1 a
2 5 35 8 7000f 2 6 3 4
2 6 1 9 f000f 2 100c 0 0 1 1 e
2 7 1 9 c000c 2 100c 0 0 1 1 d
2 8 31 9 c000f 2 1188 6 7 2 18 0 3 3 3 0 0
2 9 26 9 b0010 2 1008 8 0 2 18 0 3 3 3 0 0
2 10 1 9 70007 0 1410 0 0 2 1 b
2 11 35 9 70010 3 a 9 10
2 12 1 10 140014 1 1004 0 0 2 1 b
2 13 1 10 e000e 1 1004 0 0 1 1 a
2 14 0 10 c000c 1 1008 0 0 32 48 2 0
2 15 25 10 b0010 2 1104 13 14 2 18 0 3 3 0 0 0
2 16 9 10 b0014 2 1044 12 15 2 18 0 3 0 0 3 0
2 17 1 10 70007 0 1410 0 0 2 1 c
2 18 35 10 70014 2 6 16 17
1 a 1 3 6000e 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 4 6000e 1 0 1 0 2 17 3 3 0 0 0 0
1 c 3 5 6000e 1 0 1 0 2 17 3 3 0 0 0 0
1 d 4 6 7000e 1 0 0 0 1 17 0 1 0 1 0 0
1 e 5 6 70011 1 0 0 0 1 17 0 1 0 0 1 0
4 5 8 7 f 5 5 5
4 11 9 7 f 11 11 11
4 18 10 7 f 18 18 18
3 1 main.$u0 "main.$u0" 0 supply0.v 0 24 1
