[2025-09-17 19:42:33] START suite=cs trace=streaming_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2599247 heartbeat IPC: 3.847 cumulative IPC: 3.847 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5299581 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5299581 cumulative IPC: 3.774 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5299582 heartbeat IPC: 3.703 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17055911 heartbeat IPC: 0.8506 cumulative IPC: 0.8506 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 30228509 heartbeat IPC: 0.7592 cumulative IPC: 0.8023 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 44738118 heartbeat IPC: 0.6892 cumulative IPC: 0.7607 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 60117365 heartbeat IPC: 0.6502 cumulative IPC: 0.7297 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 70000023 cycles: 74434202 heartbeat IPC: 0.6985 cumulative IPC: 0.7232 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 87597946 heartbeat IPC: 0.7597 cumulative IPC: 0.7291 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 90000027 cycles: 101263821 heartbeat IPC: 0.7317 cumulative IPC: 0.7294 (Simulation time: 00 hr 10 min 44 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000030 cycles: 117143805 heartbeat IPC: 0.6297 cumulative IPC: 0.7153 (Simulation time: 00 hr 12 min 03 sec)
Heartbeat CPU 0 instructions: 110000030 cycles: 130344591 heartbeat IPC: 0.7575 cumulative IPC: 0.7197 (Simulation time: 00 hr 13 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 141617863 cumulative IPC: 0.7061 (Simulation time: 00 hr 14 min 29 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 141617863 cumulative IPC: 0.7061 (Simulation time: 00 hr 14 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7061 instructions: 100000000 cycles: 141617863
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 0.2596 Average ROB Occupancy at Mispredict: 3495
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00858
BRANCH_INDIRECT: 0.2396
BRANCH_CONDITIONAL: 0.01143
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 533707
LQ_STALL: 149498
SQ_STALL: 186541


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 283.21725
REPLAY_LOAD: 129.27968
NON_REPLAY_LOAD: 31.398138

== Total ==
ADDR_TRANS: 170780
REPLAY_LOAD: 113249
NON_REPLAY_LOAD: 249678

== Counts ==
ADDR_TRANS: 603
REPLAY_LOAD: 876
NON_REPLAY_LOAD: 7952

cpu0->cpu0_STLB TOTAL        ACCESS:    1221808 HIT:    1199421 MISS:      22387 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1221808 HIT:    1199421 MISS:      22387 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 398.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4823037 HIT:    4150277 MISS:     672760 MSHR_MERGE:     116329
cpu0->cpu0_L2C LOAD         ACCESS:    3390121 HIT:    3233760 MISS:     156361 MSHR_MERGE:      14445
cpu0->cpu0_L2C RFO          ACCESS:     160309 HIT:      92598 MISS:      67711 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     904707 HIT:     500306 MISS:     404401 MSHR_MERGE:     101883
cpu0->cpu0_L2C WRITE        ACCESS:     321934 HIT:     320653 MISS:       1281 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45966 HIT:       2960 MISS:      43006 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     826048 ISSUED:     826048 USEFUL:     256491 USELESS:      18137
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10005262 HIT:    6722011 MISS:    3283251 MSHR_MERGE:     635127
cpu0->cpu0_L1I LOAD         ACCESS:   10005262 HIT:    6722011 MISS:    3283251 MSHR_MERGE:     635127
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21222055 HIT:   18972508 MISS:    2249547 MSHR_MERGE:    1222507
cpu0->cpu0_L1D LOAD         ACCESS:   13928455 HIT:   12662970 MISS:    1265485 MSHR_MERGE:     523484
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1062573 HIT:     851618 MISS:     210955 MSHR_MERGE:     132209
cpu0->cpu0_L1D WRITE        ACCESS:    6178450 HIT:    5451703 MISS:     726747 MSHR_MERGE:     566420
cpu0->cpu0_L1D TRANSLATION  ACCESS:      52577 HIT:       6217 MISS:      46360 MSHR_MERGE:        394
cpu0->cpu0_L1D PREFETCH REQUESTED:    1124075 ISSUED:    1062573 USEFUL:      46862 USELESS:      14307
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 35.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8059450 HIT:    7424960 MISS:     634490 MSHR_MERGE:     276668
cpu0->cpu0_ITLB LOAD         ACCESS:    8059450 HIT:    7424960 MISS:     634490 MSHR_MERGE:     276668
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.617 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19497512 HIT:   18334942 MISS:    1162570 MSHR_MERGE:     298584
cpu0->cpu0_DTLB LOAD         ACCESS:   19497512 HIT:   18334942 MISS:    1162570 MSHR_MERGE:     298584
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.01 cycles
cpu0->LLC TOTAL        ACCESS:     670411 HIT:     218381 MISS:     452030 MSHR_MERGE:       4771
cpu0->LLC LOAD         ACCESS:     141916 HIT:      58316 MISS:      83600 MSHR_MERGE:         94
cpu0->LLC RFO          ACCESS:      67710 HIT:      28303 MISS:      39407 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     302518 HIT:      10101 MISS:     292417 MSHR_MERGE:       4677
cpu0->LLC WRITE        ACCESS:     115261 HIT:     113822 MISS:       1439 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      43006 HIT:       7839 MISS:      35167 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.29 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      65163
  ROW_BUFFER_MISS:     380657
  AVG DBUS CONGESTED CYCLE: 6.21
Channel 0 WQ ROW_BUFFER_HIT:       8821
  ROW_BUFFER_MISS:      50706
  FULL:          0
Channel 0 REFRESHES ISSUED:      11802

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       668007       199863        35409        16728
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51          143          538        10954
  STLB miss resolved @ L2C                0           16          410         1123         3276
  STLB miss resolved @ LLC                0           24          604         3002         5802
  STLB miss resolved @ MEM                0           40         1801         6213        28332

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             140859        29463       400015         2154         1153
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            3           22          118          261
  STLB miss resolved @ L2C                2            2           31           71           82
  STLB miss resolved @ LLC                4            2           56          323          126
  STLB miss resolved @ MEM               31            5          134          432         1123
[2025-09-17 19:57:02] END   suite=cs trace=streaming_phase2_core2 (rc=0)
