// Seed: 2433650689
program module_0;
  logic id_1;
  assign module_1.id_7 = 0;
endprogram
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    output logic id_3["" : 1]
    , id_10,
    input wand id_4,
    output wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wand id_8
);
  always begin : LABEL_0
    id_3 = id_2;
    $signed(73);
    ;
  end
  assign id_7 = 1;
  module_0 modCall_1 ();
  logic id_11[1 : 1 'd0], id_12;
endmodule
