Protel Design System Design Rule Check
PCB File : C:\Users\bens\Documents\Altium\BMC-CAN\Board.PcbDoc
Date     : 10/24/2020
Time     : 4:52:53 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.09mm) (Max=50mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.127mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.127mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Via (107.061mm,97.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(121.352mm,65.082mm) on Top Layer And Via (121.539mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(122.687mm,65.082mm) on Top Layer And Via (122.682mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.127mm) Between Pad Q6-5(124.017mm,65.082mm) on Top Layer And Via (123.952mm,64.008mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-1(113.25mm,103.334mm) on Top Layer And Pad U1-2(113.25mm,102.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-10(113.25mm,98.834mm) on Top Layer And Pad U1-11(113.25mm,98.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-10(113.25mm,98.834mm) on Top Layer And Pad U1-9(113.25mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-11(113.25mm,98.334mm) on Top Layer And Pad U1-12(113.25mm,97.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-13(114.725mm,96.359mm) on Top Layer And Pad U1-14(115.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-14(115.225mm,96.359mm) on Top Layer And Pad U1-15(115.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-15(115.725mm,96.359mm) on Top Layer And Pad U1-16(116.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-16(116.225mm,96.359mm) on Top Layer And Pad U1-17(116.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-17(116.725mm,96.359mm) on Top Layer And Pad U1-18(117.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-18(117.225mm,96.359mm) on Top Layer And Pad U1-19(117.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-2(113.25mm,102.834mm) on Top Layer And Pad U1-3(113.25mm,102.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-20(118.225mm,96.359mm) on Top Layer And Pad U1-21(118.725mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-21(118.725mm,96.359mm) on Top Layer And Pad U1-22(119.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-23(119.725mm,96.359mm) on Top Layer And Pad U1-24(120.225mm,96.359mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-26(121.7mm,98.334mm) on Top Layer And Pad U1-27(121.7mm,98.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-27(121.7mm,98.834mm) on Top Layer And Pad U1-28(121.7mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-29(121.7mm,99.834mm) on Top Layer And Pad U1-30(121.7mm,100.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-3(113.25mm,102.334mm) on Top Layer And Pad U1-4(113.25mm,101.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-30(121.7mm,100.334mm) on Top Layer And Pad U1-31(121.7mm,100.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-32(121.7mm,101.334mm) on Top Layer And Pad U1-33(121.7mm,101.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-33(121.7mm,101.834mm) on Top Layer And Pad U1-34(121.7mm,102.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-35(121.7mm,102.834mm) on Top Layer And Pad U1-36(121.7mm,103.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-38(119.725mm,104.809mm) on Top Layer And Pad U1-39(119.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-39(119.225mm,104.809mm) on Top Layer And Pad U1-40(118.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-4(113.25mm,101.834mm) on Top Layer And Pad U1-5(113.25mm,101.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-41(118.225mm,104.809mm) on Top Layer And Pad U1-42(117.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-42(117.725mm,104.809mm) on Top Layer And Pad U1-43(117.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-44(116.725mm,104.809mm) on Top Layer And Pad U1-45(116.225mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-45(116.225mm,104.809mm) on Top Layer And Pad U1-46(115.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-47(115.225mm,104.809mm) on Top Layer And Pad U1-48(114.725mm,104.809mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-5(113.25mm,101.334mm) on Top Layer And Pad U1-6(113.25mm,100.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-6(113.25mm,100.834mm) on Top Layer And Pad U1-7(113.25mm,100.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-7(113.25mm,100.334mm) on Top Layer And Pad U1-8(113.25mm,99.834mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.127mm) Between Pad U1-8(113.25mm,99.834mm) on Top Layer And Pad U1-9(113.25mm,99.334mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-1(82.251mm,92.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-10(84.451mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-11(84.951mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-12(85.451mm,89.744mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-13(86.151mm,90.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-14(86.151mm,90.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-15(86.151mm,91.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-16(86.151mm,91.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-17(86.151mm,92.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-18(86.151mm,92.944mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-19(85.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-2(82.251mm,92.444mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-20(84.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-21(84.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-22(83.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-23(83.451mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-24(82.951mm,93.644mm) on Top Layer And Pad U4-25(84.201mm,91.694mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-3(82.251mm,91.944mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-4(82.251mm,91.444mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-5(82.251mm,90.944mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-6(82.251mm,90.444mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-7(82.951mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-8(83.451mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.127mm) Between Pad U4-25(84.201mm,91.694mm) on Top Layer And Pad U4-9(83.951mm,89.744mm) on Top Layer [Top Solder] Mask Sliver [0.07mm]
Rule Violations :62

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (135.197mm,94.306mm) on Top Overlay And Pad U3-1(135.047mm,93.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (155.386mm,81.407mm) on Top Overlay And Pad D4-1(154.686mm,81.31mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,108.447mm)(144.35mm,108.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,108.447mm)(147.75mm,108.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,109.847mm)(144.35mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (144.35mm,110.247mm)(147.75mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C10-2(145.25mm,109.347mm) on Top Layer And Track (146.05mm,108.447mm)(146.05mm,110.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(93.004mm,119.38mm) on Top Layer And Track (90.929mm,118.68mm)(93.729mm,118.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-1(93.004mm,119.38mm) on Top Layer And Track (90.929mm,120.08mm)(93.729mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-1(93.004mm,119.38mm) on Top Layer And Track (92.329mm,118.68mm)(92.329mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(93.004mm,119.38mm) on Top Layer And Track (93.729mm,118.68mm)(93.729mm,118.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(93.004mm,119.38mm) on Top Layer And Track (93.729mm,119.78mm)(93.729mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(159.856mm,89.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (157.056mm,91.378mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (158.456mm,89.978mm)(158.456mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (159.856mm,89.978mm)(159.856mm,90.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(159.131mm,90.678mm) on Top Layer And Track (159.856mm,91.078mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(157.056mm,90.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,89.978mm)(159.856mm,89.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,91.078mm)(157.056mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (157.056mm,91.378mm)(159.856mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(157.781mm,90.678mm) on Top Layer And Track (158.456mm,89.978mm)(158.456mm,91.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(91.654mm,119.38mm) on Top Layer And Track (90.929mm,118.68mm)(90.929mm,118.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(91.654mm,119.38mm) on Top Layer And Track (90.929mm,118.68mm)(93.729mm,118.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(91.654mm,119.38mm) on Top Layer And Track (90.929mm,119.78mm)(90.929mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C1-2(91.654mm,119.38mm) on Top Layer And Track (90.929mm,120.08mm)(93.729mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(91.654mm,119.38mm) on Top Layer And Track (92.329mm,118.68mm)(92.329mm,120.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(159.856mm,92.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (157.056mm,93.537mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (158.456mm,92.137mm)(158.456mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (159.856mm,92.137mm)(159.856mm,92.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(159.131mm,92.837mm) on Top Layer And Track (159.856mm,93.237mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(157.056mm,92.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,92.137mm)(159.856mm,92.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,93.237mm)(157.056mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (157.056mm,93.537mm)(159.856mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(157.781mm,92.837mm) on Top Layer And Track (158.456mm,92.137mm)(158.456mm,93.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(77.6mm,92.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (74.8mm,94.045mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (76.2mm,92.645mm)(76.2mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (77.6mm,92.645mm)(77.6mm,92.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(76.875mm,93.345mm) on Top Layer And Track (77.6mm,93.745mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(74.8mm,92.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,92.645mm)(77.6mm,92.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,93.745mm)(74.8mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (74.8mm,94.045mm)(77.6mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(75.525mm,93.345mm) on Top Layer And Track (76.2mm,92.645mm)(76.2mm,94.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,88.937mm)(76.77mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,88.937mm)(77.07mm,88.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (76.77mm,90.337mm)(78.17mm,90.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (77.87mm,88.937mm)(78.17mm,88.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-1(77.47mm,89.662mm) on Top Layer And Track (78.17mm,88.937mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,88.937mm)(76.77mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,90.337mm)(78.17mm,90.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (76.77mm,91.737mm)(77.07mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (77.87mm,91.737mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C14-2(77.47mm,91.012mm) on Top Layer And Track (78.17mm,88.937mm)(78.17mm,91.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(79.083mm,96.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (74.333mm,98.407mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (79.083mm,96.157mm)(79.083mm,96.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(78.158mm,97.282mm) on Top Layer And Track (79.083mm,98.157mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(74.333mm,96.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,96.157mm)(79.083mm,96.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,98.157mm)(74.333mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(75.258mm,97.282mm) on Top Layer And Track (74.333mm,98.407mm)(79.083mm,98.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,84.031mm)(71.817mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,85.431mm)(73.217mm,85.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (71.817mm,86.831mm)(72.117mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (72.917mm,86.831mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-1(72.517mm,86.106mm) on Top Layer And Track (73.217mm,84.031mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,84.031mm)(71.817mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,84.031mm)(72.117mm,84.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (71.817mm,85.431mm)(73.217mm,85.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (72.917mm,84.031mm)(73.217mm,84.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C16-2(72.517mm,84.756mm) on Top Layer And Track (73.217mm,84.031mm)(73.217mm,86.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,83.984mm)(73.976mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,83.984mm)(74.276mm,83.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (73.976mm,85.384mm)(75.376mm,85.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (75.076mm,83.984mm)(75.376mm,83.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-1(74.676mm,84.709mm) on Top Layer And Track (75.376mm,83.984mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,83.984mm)(73.976mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,85.384mm)(75.376mm,85.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (73.976mm,86.784mm)(74.276mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (75.076mm,86.784mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C17-2(74.676mm,86.059mm) on Top Layer And Track (75.376mm,83.984mm)(75.376mm,86.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,100.711mm)(82.107mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,102.111mm)(81.007mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (80.707mm,99.311mm)(80.707mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (81.807mm,102.111mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(81.407mm,101.386mm) on Top Layer And Track (82.107mm,99.311mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,100.711mm)(82.107mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,99.311mm)(80.707mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (80.707mm,99.311mm)(81.007mm,99.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (81.807mm,99.311mm)(82.107mm,99.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-2(81.407mm,100.036mm) on Top Layer And Track (82.107mm,99.311mm)(82.107mm,102.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(92.453mm,93.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(95.253mm,92.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,93.872mm)(92.453mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (92.453mm,94.172mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(93.178mm,93.472mm) on Top Layer And Track (93.853mm,92.772mm)(93.853mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (92.453mm,92.772mm)(95.253mm,92.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (92.453mm,94.172mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (93.853mm,92.772mm)(93.853mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (95.253mm,92.772mm)(95.253mm,93.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(94.528mm,93.472mm) on Top Layer And Track (95.253mm,93.872mm)(95.253mm,94.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(92.413mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(95.213mm,90.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,91.713mm)(92.413mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (92.413mm,92.013mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(93.138mm,91.313mm) on Top Layer And Track (93.813mm,90.613mm)(93.813mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (92.413mm,90.613mm)(95.213mm,90.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (92.413mm,92.013mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (93.813mm,90.613mm)(93.813mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (95.213mm,90.613mm)(95.213mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(94.488mm,91.313mm) on Top Layer And Track (95.213mm,91.713mm)(95.213mm,92.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(83.693mm,119.253mm) on Top Layer And Track (82.968mm,118.553mm)(82.968mm,118.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(83.693mm,119.253mm) on Top Layer And Track (82.968mm,118.553mm)(85.768mm,118.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(83.693mm,119.253mm) on Top Layer And Track (82.968mm,119.653mm)(82.968mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(83.693mm,119.253mm) on Top Layer And Track (82.968mm,119.953mm)(85.768mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(83.693mm,119.253mm) on Top Layer And Track (84.368mm,118.553mm)(84.368mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(85.043mm,119.253mm) on Top Layer And Track (82.968mm,118.553mm)(85.768mm,118.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-2(85.043mm,119.253mm) on Top Layer And Track (82.968mm,119.953mm)(85.768mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(85.043mm,119.253mm) on Top Layer And Track (84.368mm,118.553mm)(84.368mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(85.043mm,119.253mm) on Top Layer And Track (85.768mm,118.553mm)(85.768mm,118.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(85.043mm,119.253mm) on Top Layer And Track (85.768mm,119.653mm)(85.768mm,119.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(147.877mm,113.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (144.477mm,115.327mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (146.177mm,113.527mm)(146.177mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (147.877mm,113.527mm)(147.877mm,113.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-1(146.977mm,114.427mm) on Top Layer And Track (147.877mm,114.927mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(144.477mm,113.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,113.527mm)(147.877mm,113.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,114.927mm)(144.477mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (144.477mm,115.327mm)(147.877mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C22-2(145.377mm,114.427mm) on Top Layer And Track (146.177mm,113.527mm)(146.177mm,115.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(113.869mm,109.766mm) on Top Layer And Track (112.969mm,107.266mm)(112.969mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C3-1(113.869mm,109.766mm) on Top Layer And Track (112.969mm,108.966mm)(114.769mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-1(113.869mm,109.766mm) on Top Layer And Track (112.969mm,110.666mm)(113.369mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-1(113.869mm,109.766mm) on Top Layer And Track (114.369mm,110.666mm)(114.769mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-1(113.869mm,109.766mm) on Top Layer And Track (114.769mm,107.266mm)(114.769mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(113.869mm,108.166mm) on Top Layer And Track (112.969mm,107.266mm)(112.969mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-2(113.869mm,108.166mm) on Top Layer And Track (112.969mm,107.266mm)(113.369mm,107.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C3-2(113.869mm,108.166mm) on Top Layer And Track (112.969mm,108.966mm)(114.769mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-2(113.869mm,108.166mm) on Top Layer And Track (114.369mm,107.266mm)(114.769mm,107.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C3-2(113.869mm,108.166mm) on Top Layer And Track (114.769mm,107.266mm)(114.769mm,110.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Track (106.377mm,98.16mm)(106.377mm,98.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Track (106.377mm,98.16mm)(109.777mm,98.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Track (106.377mm,99.56mm)(106.377mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Track (106.377mm,99.96mm)(109.777mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C4-1(107.277mm,99.06mm) on Top Layer And Track (108.077mm,98.16mm)(108.077mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(108.877mm,99.06mm) on Top Layer And Track (106.377mm,98.16mm)(109.777mm,98.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(108.877mm,99.06mm) on Top Layer And Track (106.377mm,99.96mm)(109.777mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C4-2(108.877mm,99.06mm) on Top Layer And Track (108.077mm,98.16mm)(108.077mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-2(108.877mm,99.06mm) on Top Layer And Track (109.777mm,98.16mm)(109.777mm,98.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-2(108.877mm,99.06mm) on Top Layer And Track (109.777mm,99.56mm)(109.777mm,99.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(126.149mm,103.759mm) on Top Layer And Track (123.649mm,102.859mm)(127.049mm,102.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-1(126.149mm,103.759mm) on Top Layer And Track (123.649mm,104.659mm)(127.049mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C5-1(126.149mm,103.759mm) on Top Layer And Track (125.349mm,102.859mm)(125.349mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-1(126.149mm,103.759mm) on Top Layer And Track (127.049mm,102.859mm)(127.049mm,103.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-1(126.149mm,103.759mm) on Top Layer And Track (127.049mm,104.259mm)(127.049mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-2(124.549mm,103.759mm) on Top Layer And Track (123.649mm,102.859mm)(123.649mm,103.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(124.549mm,103.759mm) on Top Layer And Track (123.649mm,102.859mm)(127.049mm,102.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-2(124.549mm,103.759mm) on Top Layer And Track (123.649mm,104.259mm)(123.649mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C5-2(124.549mm,103.759mm) on Top Layer And Track (123.649mm,104.659mm)(127.049mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C5-2(124.549mm,103.759mm) on Top Layer And Track (125.349mm,102.859mm)(125.349mm,104.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(122.974mm,92.964mm) on Top Layer And Track (120.474mm,92.064mm)(123.874mm,92.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-1(122.974mm,92.964mm) on Top Layer And Track (120.474mm,93.864mm)(123.874mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C6-1(122.974mm,92.964mm) on Top Layer And Track (122.174mm,92.064mm)(122.174mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-1(122.974mm,92.964mm) on Top Layer And Track (123.874mm,92.064mm)(123.874mm,92.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-1(122.974mm,92.964mm) on Top Layer And Track (123.874mm,93.464mm)(123.874mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-2(121.374mm,92.964mm) on Top Layer And Track (120.474mm,92.064mm)(120.474mm,92.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(121.374mm,92.964mm) on Top Layer And Track (120.474mm,92.064mm)(123.874mm,92.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-2(121.374mm,92.964mm) on Top Layer And Track (120.474mm,93.464mm)(120.474mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(121.374mm,92.964mm) on Top Layer And Track (120.474mm,93.864mm)(123.874mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C6-2(121.374mm,92.964mm) on Top Layer And Track (122.174mm,92.064mm)(122.174mm,93.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(88.804mm,109.316mm) on Top Layer And Track (87.904mm,106.816mm)(87.904mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C7-1(88.804mm,109.316mm) on Top Layer And Track (87.904mm,108.516mm)(89.704mm,108.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(88.804mm,109.316mm) on Top Layer And Track (87.904mm,110.216mm)(88.304mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(88.804mm,109.316mm) on Top Layer And Track (89.304mm,110.216mm)(89.704mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-1(88.804mm,109.316mm) on Top Layer And Track (89.704mm,106.816mm)(89.704mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(88.804mm,107.716mm) on Top Layer And Track (87.904mm,106.816mm)(87.904mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(88.804mm,107.716mm) on Top Layer And Track (87.904mm,106.816mm)(88.304mm,106.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C7-2(88.804mm,107.716mm) on Top Layer And Track (87.904mm,108.516mm)(89.704mm,108.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(88.804mm,107.716mm) on Top Layer And Track (89.304mm,106.816mm)(89.704mm,106.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C7-2(88.804mm,107.716mm) on Top Layer And Track (89.704mm,106.816mm)(89.704mm,110.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-1(136.997mm,95.885mm) on Top Layer And Track (137.795mm,95.225mm)(138.049mm,95.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-1(136.997mm,95.885mm) on Top Layer And Track (137.795mm,96.545mm)(138.049mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(145.288mm,90.513mm) on Top Layer And Track (144.388mm,89.613mm)(144.388mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(145.288mm,90.513mm) on Top Layer And Track (144.388mm,89.613mm)(144.788mm,89.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C9-1(145.288mm,90.513mm) on Top Layer And Track (144.388mm,91.313mm)(146.188mm,91.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(145.288mm,90.513mm) on Top Layer And Track (145.788mm,89.613mm)(146.188mm,89.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-1(145.288mm,90.513mm) on Top Layer And Track (146.188mm,89.613mm)(146.188mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(145.288mm,92.113mm) on Top Layer And Track (144.388mm,89.613mm)(144.388mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad C9-2(145.288mm,92.113mm) on Top Layer And Track (144.388mm,91.313mm)(146.188mm,91.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(145.288mm,92.113mm) on Top Layer And Track (144.388mm,93.013mm)(144.788mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(145.288mm,92.113mm) on Top Layer And Track (145.788mm,93.013mm)(146.188mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(145.288mm,92.113mm) on Top Layer And Track (146.188mm,89.613mm)(146.188mm,93.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (129.679mm,121.793mm)(129.679mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (129.679mm,123.143mm)(131.154mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D1-1(130.429mm,122.493mm) on Top Layer And Track (131.154mm,121.793mm)(131.154mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (134.505mm,121.855mm)(134.505mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (134.505mm,123.205mm)(135.98mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D2-1(135.255mm,122.555mm) on Top Layer And Track (135.98mm,121.855mm)(135.98mm,123.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (138.569mm,121.793mm)(138.569mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (138.569mm,123.143mm)(140.044mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D3-1(139.319mm,122.493mm) on Top Layer And Track (140.044mm,121.793mm)(140.044mm,123.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad D3-2(139.319mm,121.093mm) on Top Layer And Text "D3" (138.486mm,119.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-1(154.686mm,81.31mm) on Top Layer And Track (153.986mm,80.91mm)(154.161mm,80.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad D4-1(154.686mm,81.31mm) on Top Layer And Track (155.211mm,80.91mm)(155.386mm,80.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Track (150.665mm,84.63mm)(152.865mm,84.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(154.065mm,87.63mm) on Top Layer And Track (150.665mm,90.63mm)(152.865mm,90.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(139.573mm,99.554mm) on Top Layer And Track (136.573mm,100.754mm)(136.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(139.573mm,99.554mm) on Top Layer And Track (142.573mm,100.754mm)(142.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(139.573mm,104.154mm) on Top Layer And Track (136.573mm,100.754mm)(136.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(139.573mm,104.154mm) on Top Layer And Track (142.573mm,100.754mm)(142.573mm,102.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-5(143.161mm,64.42mm) on Top Layer And Track (142.611mm,58.58mm)(142.611mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad Q3-5(145.161mm,62.33mm) on Top Layer And Track (142.611mm,58.58mm)(142.611mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-5(145.161mm,62.33mm) on Top Layer And Track (147.711mm,58.58mm)(147.711mm,64.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(77.883mm,59.659mm) on Top Layer And Track (77.333mm,59.499mm)(77.333mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(79.883mm,61.749mm) on Top Layer And Track (77.333mm,59.499mm)(77.333mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-5(79.883mm,61.749mm) on Top Layer And Track (82.433mm,59.499mm)(82.433mm,65.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(101.543mm,62.003mm) on Top Layer And Track (104.093mm,59.753mm)(104.093mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(101.543mm,62.003mm) on Top Layer And Track (98.993mm,59.753mm)(98.993mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(103.543mm,59.913mm) on Top Layer And Track (104.093mm,59.753mm)(104.093mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q5-5(99.543mm,59.913mm) on Top Layer And Track (98.993mm,59.753mm)(98.993mm,65.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-5(121.352mm,65.082mm) on Top Layer And Track (120.802mm,59.242mm)(120.802mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q6-5(125.352mm,65.082mm) on Top Layer And Track (125.902mm,59.242mm)(125.902mm,65.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(130.795mm,90.932mm) on Top Layer And Track (130.175mm,90.232mm)(130.175mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(130.795mm,90.932mm) on Top Layer And Track (130.175mm,90.232mm)(132.715mm,90.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(130.795mm,90.932mm) on Top Layer And Track (130.175mm,91.44mm)(130.175mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(130.795mm,90.932mm) on Top Layer And Track (130.175mm,91.632mm)(132.715mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(130.795mm,90.932mm) on Top Layer And Track (131.445mm,90.232mm)(131.445mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(132.095mm,90.932mm) on Top Layer And Track (130.175mm,90.232mm)(132.715mm,90.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(132.095mm,90.932mm) on Top Layer And Track (130.175mm,91.632mm)(132.715mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(132.095mm,90.932mm) on Top Layer And Track (131.445mm,90.232mm)(131.445mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(132.095mm,90.932mm) on Top Layer And Track (132.715mm,90.232mm)(132.715mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(132.095mm,90.932mm) on Top Layer And Track (132.715mm,91.44mm)(132.715mm,91.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,107.696mm)(115.173mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,108.966mm)(116.573mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (115.173mm,110.236mm)(115.365mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (116.381mm,110.236mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(115.873mm,109.616mm) on Top Layer And Track (116.573mm,107.696mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(131.191mm,96.294mm) on Top Layer And Track (130.291mm,95.469mm)(130.291mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-1(131.191mm,96.294mm) on Top Layer And Track (130.291mm,95.469mm)(130.491mm,95.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-1(131.191mm,96.294mm) on Top Layer And Track (130.291mm,97.169mm)(132.091mm,97.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-1(131.191mm,96.294mm) on Top Layer And Track (131.891mm,95.469mm)(132.091mm,95.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(131.191mm,96.294mm) on Top Layer And Track (132.091mm,95.469mm)(132.091mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(131.191mm,98.044mm) on Top Layer And Track (130.291mm,95.469mm)(130.291mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R11-2(131.191mm,98.044mm) on Top Layer And Track (130.291mm,97.169mm)(132.091mm,97.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-2(131.191mm,98.044mm) on Top Layer And Track (130.291mm,98.869mm)(130.491mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R11-2(131.191mm,98.044mm) on Top Layer And Track (131.891mm,98.869mm)(132.091mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(131.191mm,98.044mm) on Top Layer And Track (132.091mm,95.469mm)(132.091mm,98.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,107.696mm)(115.173mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,107.696mm)(115.365mm,107.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (115.173mm,108.966mm)(116.573mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (116.381mm,107.696mm)(116.573mm,107.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(115.873mm,108.316mm) on Top Layer And Track (116.573mm,107.696mm)(116.573mm,110.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(139.319mm,117.206mm) on Top Layer And Track (138.619mm,116.586mm)(138.619mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(139.319mm,117.206mm) on Top Layer And Track (138.619mm,116.586mm)(138.811mm,116.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(139.319mm,117.206mm) on Top Layer And Track (138.619mm,117.856mm)(140.019mm,117.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(139.319mm,117.206mm) on Top Layer And Track (139.827mm,116.586mm)(140.019mm,116.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(139.319mm,117.206mm) on Top Layer And Track (140.019mm,116.586mm)(140.019mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(139.319mm,118.506mm) on Top Layer And Track (138.619mm,116.586mm)(138.619mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(139.319mm,118.506mm) on Top Layer And Track (138.619mm,117.856mm)(140.019mm,117.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(139.319mm,118.506mm) on Top Layer And Track (138.619mm,119.126mm)(138.811mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(139.319mm,118.506mm) on Top Layer And Track (139.827mm,119.126mm)(140.019mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(139.319mm,118.506mm) on Top Layer And Track (140.019mm,116.586mm)(140.019mm,119.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,73.769mm)(87.521mm,74.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,73.769mm)(96.121mm,73.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,77.069mm)(87.521mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(88.646mm,75.819mm) on Top Layer And Track (87.521mm,77.869mm)(96.121mm,77.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,82.995mm)(84.698mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,84.695mm)(86.498mm,84.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (84.698mm,86.395mm)(84.898mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (86.298mm,86.395mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(85.598mm,85.57mm) on Top Layer And Track (86.498mm,82.995mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,82.995mm)(84.698mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,82.995mm)(84.898mm,82.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (84.698mm,84.695mm)(86.498mm,84.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (86.298mm,82.995mm)(86.498mm,82.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(85.598mm,83.82mm) on Top Layer And Track (86.498mm,82.995mm)(86.498mm,86.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,82.755mm)(88.2mm,82.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,82.755mm)(88mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (88mm,84.455mm)(89.8mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (89.6mm,82.755mm)(89.8mm,82.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(88.9mm,83.58mm) on Top Layer And Track (89.8mm,82.755mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,82.755mm)(88mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,84.455mm)(89.8mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (88mm,86.155mm)(88.2mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (89.6mm,86.155mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(88.9mm,85.33mm) on Top Layer And Track (89.8mm,82.755mm)(89.8mm,86.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(95.109mm,95.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (92.569mm,96.585mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (93.839mm,95.185mm)(93.839mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (95.109mm,95.185mm)(95.109mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(94.489mm,95.885mm) on Top Layer And Track (95.109mm,96.393mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(92.569mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,95.185mm)(95.109mm,95.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,96.393mm)(92.569mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (92.569mm,96.585mm)(95.109mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(93.189mm,95.885mm) on Top Layer And Track (93.839mm,95.185mm)(93.839mm,96.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,90.536mm)(97.217mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,91.806mm)(98.617mm,91.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (97.217mm,93.076mm)(97.409mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (98.425mm,93.076mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(97.917mm,92.456mm) on Top Layer And Track (98.617mm,90.536mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,90.536mm)(97.217mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,90.536mm)(97.409mm,90.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (97.217mm,91.806mm)(98.617mm,91.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (98.425mm,90.536mm)(98.617mm,90.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(97.917mm,91.156mm) on Top Layer And Track (98.617mm,90.536mm)(98.617mm,93.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,83.757mm)(92.572mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,85.457mm)(94.372mm,85.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (92.572mm,87.157mm)(92.772mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (94.172mm,87.157mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(93.472mm,86.332mm) on Top Layer And Track (94.372mm,83.757mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,83.757mm)(92.572mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,83.757mm)(92.772mm,83.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (92.572mm,85.457mm)(94.372mm,85.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (94.172mm,83.757mm)(94.372mm,83.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(93.472mm,84.582mm) on Top Layer And Track (94.372mm,83.757mm)(94.372mm,87.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(89.042mm,117.475mm) on Top Layer And Track (87.122mm,116.775mm)(89.662mm,116.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(89.042mm,117.475mm) on Top Layer And Track (87.122mm,118.175mm)(89.662mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(89.042mm,117.475mm) on Top Layer And Track (88.392mm,116.775mm)(88.392mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(89.042mm,117.475mm) on Top Layer And Track (89.662mm,116.775mm)(89.662mm,116.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-1(89.042mm,117.475mm) on Top Layer And Track (89.662mm,117.983mm)(89.662mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,83.644mm)(96.382mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,85.344mm)(98.182mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (96.382mm,87.044mm)(96.582mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (97.982mm,87.044mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(97.282mm,86.219mm) on Top Layer And Track (98.182mm,83.644mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,83.644mm)(96.382mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,83.644mm)(96.582mm,83.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (96.382mm,85.344mm)(98.182mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (97.982mm,83.644mm)(98.182mm,83.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(97.282mm,84.469mm) on Top Layer And Track (98.182mm,83.644mm)(98.182mm,87.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(87.742mm,117.475mm) on Top Layer And Track (87.122mm,116.775mm)(87.122mm,116.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(87.742mm,117.475mm) on Top Layer And Track (87.122mm,116.775mm)(89.662mm,116.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(87.742mm,117.475mm) on Top Layer And Track (87.122mm,117.983mm)(87.122mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(87.742mm,117.475mm) on Top Layer And Track (87.122mm,118.175mm)(89.662mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(87.742mm,117.475mm) on Top Layer And Track (88.392mm,116.775mm)(88.392mm,118.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(155.478mm,77.216mm) on Top Layer And Track (153.558mm,76.516mm)(156.098mm,76.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(155.478mm,77.216mm) on Top Layer And Track (153.558mm,77.916mm)(156.098mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(155.478mm,77.216mm) on Top Layer And Track (154.828mm,76.516mm)(154.828mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(155.478mm,77.216mm) on Top Layer And Track (156.098mm,76.516mm)(156.098mm,76.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(155.478mm,77.216mm) on Top Layer And Track (156.098mm,77.724mm)(156.098mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(154.178mm,77.216mm) on Top Layer And Track (153.558mm,76.516mm)(153.558mm,76.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(154.178mm,77.216mm) on Top Layer And Track (153.558mm,76.516mm)(156.098mm,76.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(154.178mm,77.216mm) on Top Layer And Track (153.558mm,77.724mm)(153.558mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(154.178mm,77.216mm) on Top Layer And Track (153.558mm,77.916mm)(156.098mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(154.178mm,77.216mm) on Top Layer And Track (154.828mm,76.516mm)(154.828mm,77.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(131.572mm,78.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(134.112mm,78.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,79.756mm)(131.572mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (131.572mm,79.948mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(132.192mm,79.248mm) on Top Layer And Track (132.842mm,78.548mm)(132.842mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (131.572mm,78.548mm)(134.112mm,78.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (131.572mm,79.948mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (132.842mm,78.548mm)(132.842mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (134.112mm,78.548mm)(134.112mm,78.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(133.492mm,79.248mm) on Top Layer And Track (134.112mm,79.756mm)(134.112mm,79.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(107.342mm,101.219mm) on Top Layer And Track (106.722mm,100.519mm)(106.722mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(107.342mm,101.219mm) on Top Layer And Track (106.722mm,100.519mm)(109.262mm,100.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-1(107.342mm,101.219mm) on Top Layer And Track (106.722mm,101.727mm)(106.722mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(107.342mm,101.219mm) on Top Layer And Track (106.722mm,101.919mm)(109.262mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(107.342mm,101.219mm) on Top Layer And Track (107.992mm,100.519mm)(107.992mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(108.642mm,101.219mm) on Top Layer And Track (106.722mm,100.519mm)(109.262mm,100.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(108.642mm,101.219mm) on Top Layer And Track (106.722mm,101.919mm)(109.262mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(108.642mm,101.219mm) on Top Layer And Track (107.992mm,100.519mm)(107.992mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(108.642mm,101.219mm) on Top Layer And Track (109.262mm,100.519mm)(109.262mm,100.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R3-2(108.642mm,101.219mm) on Top Layer And Track (109.262mm,101.727mm)(109.262mm,101.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(74.549mm,108.839mm) on Top Layer And Track (73.649mm,106.264mm)(73.649mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-1(74.549mm,108.839mm) on Top Layer And Track (73.649mm,107.964mm)(75.449mm,107.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-1(74.549mm,108.839mm) on Top Layer And Track (73.649mm,109.664mm)(73.849mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-1(74.549mm,108.839mm) on Top Layer And Track (75.249mm,109.664mm)(75.449mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(74.549mm,108.839mm) on Top Layer And Track (75.449mm,106.264mm)(75.449mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(74.549mm,107.089mm) on Top Layer And Track (73.649mm,106.264mm)(73.649mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-2(74.549mm,107.089mm) on Top Layer And Track (73.649mm,106.264mm)(73.849mm,106.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R4-2(74.549mm,107.089mm) on Top Layer And Track (73.649mm,107.964mm)(75.449mm,107.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R4-2(74.549mm,107.089mm) on Top Layer And Track (75.249mm,106.264mm)(75.449mm,106.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(74.549mm,107.089mm) on Top Layer And Track (75.449mm,106.264mm)(75.449mm,109.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(130.302mm,118.252mm) on Top Layer And Track (129.602mm,116.332mm)(129.602mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(130.302mm,118.252mm) on Top Layer And Track (129.602mm,117.602mm)(131.002mm,117.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-2(130.302mm,118.252mm) on Top Layer And Track (129.602mm,118.872mm)(129.794mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-2(130.302mm,118.252mm) on Top Layer And Track (130.81mm,118.872mm)(131.002mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(130.302mm,118.252mm) on Top Layer And Track (131.002mm,116.332mm)(131.002mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(99.441mm,119.649mm) on Top Layer And Track (100.141mm,117.729mm)(100.141mm,120.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(99.441mm,119.649mm) on Top Layer And Track (98.741mm,117.729mm)(98.741mm,120.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(99.441mm,119.649mm) on Top Layer And Track (98.741mm,118.999mm)(100.141mm,118.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(99.441mm,119.649mm) on Top Layer And Track (98.741mm,120.269mm)(98.933mm,120.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(99.441mm,119.649mm) on Top Layer And Track (99.949mm,120.269mm)(100.141mm,120.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(135.128mm,116.952mm) on Top Layer And Track (134.428mm,116.332mm)(134.428mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(135.128mm,116.952mm) on Top Layer And Track (134.428mm,116.332mm)(134.62mm,116.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(135.128mm,116.952mm) on Top Layer And Track (134.428mm,117.602mm)(135.828mm,117.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-1(135.128mm,116.952mm) on Top Layer And Track (135.636mm,116.332mm)(135.828mm,116.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(135.128mm,116.952mm) on Top Layer And Track (135.828mm,116.332mm)(135.828mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(135.128mm,118.252mm) on Top Layer And Track (134.428mm,116.332mm)(134.428mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(135.128mm,118.252mm) on Top Layer And Track (134.428mm,117.602mm)(135.828mm,117.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(135.128mm,118.252mm) on Top Layer And Track (134.428mm,118.872mm)(134.62mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(135.128mm,118.252mm) on Top Layer And Track (135.636mm,118.872mm)(135.828mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(135.128mm,118.252mm) on Top Layer And Track (135.828mm,116.332mm)(135.828mm,118.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,83.263mm)(81.904mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,84.963mm)(83.704mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (81.904mm,86.663mm)(82.104mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (83.504mm,86.663mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(82.804mm,85.838mm) on Top Layer And Track (83.704mm,83.263mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,83.263mm)(81.904mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,83.263mm)(82.104mm,83.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (81.904mm,84.963mm)(83.704mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (83.504mm,83.263mm)(83.704mm,83.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(82.804mm,84.088mm) on Top Layer And Track (83.704mm,83.263mm)(83.704mm,86.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(131.064mm,100.979mm) on Top Layer And Track (130.164mm,100.154mm)(130.164mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-1(131.064mm,100.979mm) on Top Layer And Track (130.164mm,100.154mm)(130.364mm,100.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-1(131.064mm,100.979mm) on Top Layer And Track (130.164mm,101.854mm)(131.964mm,101.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-1(131.064mm,100.979mm) on Top Layer And Track (131.764mm,100.154mm)(131.964mm,100.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(131.064mm,100.979mm) on Top Layer And Track (131.964mm,100.154mm)(131.964mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(131.064mm,102.729mm) on Top Layer And Track (130.164mm,100.154mm)(130.164mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R9-2(131.064mm,102.729mm) on Top Layer And Track (130.164mm,101.854mm)(131.964mm,101.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-2(131.064mm,102.729mm) on Top Layer And Track (130.164mm,103.554mm)(130.364mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad R9-2(131.064mm,102.729mm) on Top Layer And Track (131.764mm,103.554mm)(131.964mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(131.064mm,102.729mm) on Top Layer And Track (131.964mm,100.154mm)(131.964mm,103.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-1(135.047mm,93.456mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-2(135.047mm,92.186mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-3(135.047mm,90.916mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-4(135.047mm,89.646mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-5(140.797mm,89.646mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-6(140.797mm,90.916mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-7(140.797mm,92.186mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-8(140.797mm,93.456mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-9(137.922mm,91.551mm) on Top Layer And Track (136.422mm,89.051mm)(136.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-9(137.922mm,91.551mm) on Top Layer And Track (139.422mm,89.051mm)(139.422mm,94.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-12(85.451mm,89.744mm) on Top Layer And Track (85.826mm,89.694mm)(86.201mm,89.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-13(86.151mm,90.444mm) on Top Layer And Track (86.201mm,89.694mm)(86.201mm,90.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-18(86.151mm,92.944mm) on Top Layer And Track (86.201mm,93.319mm)(86.201mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-19(85.451mm,93.644mm) on Top Layer And Track (85.826mm,93.694mm)(86.201mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-24(82.951mm,93.644mm) on Top Layer And Track (82.201mm,93.694mm)(82.576mm,93.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-6(82.251mm,90.444mm) on Top Layer And Track (82.201mm,89.694mm)(82.201mm,90.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U4-7(82.951mm,89.744mm) on Top Layer And Track (82.201mm,89.694mm)(82.576mm,89.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
Rule Violations :438

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:05