Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Master_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Master_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Master_Test"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Master_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" into library work
Parsing module <spi_master>.
WARNING:HDLCompiler:370 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 69: Empty port in module declaration
Analyzing Verilog file "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" into library work
Parsing module <Master_Test>.
WARNING:HDLCompiler:370 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" Line 30: Empty port in module declaration

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" Line 60: Port endofpacket is not connected to this instance

Elaborating module <Master_Test>.

Elaborating module <spi_master>.
WARNING:HDLCompiler:1127 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 217: Assignment to iTMT_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 283: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 340: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 347: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v" Line 381: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" Line 89: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" Line 110: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" Line 123: Assignment to data_from_spi_reg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Master_Test>.
    Related source file is "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'master', is tied to GND.
INFO:Xst:3210 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" line 60: Output port <data_to_cpu> of the instance <master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" line 60: Output port <endofpacket> of the instance <master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\master_test.v" line 60: Output port <irq> of the instance <master> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_1m>.
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <write_n>.
    Found 3-bit register for signal <mem_addr>.
    Found 16-bit register for signal <data_to_spi_reg>.
    Found 2-bit register for signal <Begin_state>.
    Found 2-bit register for signal <Write_state>.
    Found 1-bit register for signal <cnt_en>.
    Found 4-bit register for signal <cnt_max>.
    Found 1-bit register for signal <read_n>.
    Found 2-bit register for signal <Read_state>.
    Found 4-bit register for signal <cnt_clk_1m>.
    Found finite state machine <FSM_0> for signal <Begin_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <Read_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <Write_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cnt_clk_1m[3]_GND_1_o_add_2_OUT> created at line 89.
    Found 4-bit adder for signal <cnt[3]_GND_1_o_add_7_OUT> created at line 110.
    Found 4-bit comparator greater for signal <cnt_clk_1m[3]_PWR_1_o_LessThan_2_o> created at line 88
    Found 4-bit comparator greater for signal <cnt[3]_cnt_max[3]_LessThan_7_o> created at line 109
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <Master_Test> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "C:\Users\TM\Desktop\FPGA\SpiLink\SpiLink\spi_master.v".
    Found 1-bit register for signal <data_rd_strobe>.
    Found 1-bit register for signal <wr_strobe>.
    Found 1-bit register for signal <data_wr_strobe>.
    Found 1-bit register for signal <iEOP_reg>.
    Found 1-bit register for signal <iE_reg>.
    Found 1-bit register for signal <iRRDY_reg>.
    Found 1-bit register for signal <iTRDY_reg>.
    Found 1-bit register for signal <iTOE_reg>.
    Found 1-bit register for signal <iROE_reg>.
    Found 1-bit register for signal <SSO_reg>.
    Found 1-bit register for signal <irq_reg>.
    Found 16-bit register for signal <spi_slave_select_holding_reg>.
    Found 8-bit register for signal <slowcount>.
    Found 16-bit register for signal <endofpacketvalue_reg>.
    Found 16-bit register for signal <data_to_cpu>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <stateZero>.
    Found 8-bit register for signal <shift_reg>.
    Found 8-bit register for signal <rx_holding_reg>.
    Found 1-bit register for signal <EOP>.
    Found 1-bit register for signal <RRDY>.
    Found 1-bit register for signal <ROE>.
    Found 1-bit register for signal <TOE>.
    Found 8-bit register for signal <tx_holding_reg>.
    Found 1-bit register for signal <tx_holding_primed>.
    Found 1-bit register for signal <transmitting>.
    Found 1-bit register for signal <SCLK_reg>.
    Found 1-bit register for signal <MISO_reg>.
    Found 1-bit register for signal <rd_strobe>.
    Found 16-bit register for signal <spi_slave_select_reg>.
    Found 9-bit adder for signal <n0229[8:0]> created at line 283.
    Found 5-bit adder for signal <state[4]_GND_2_o_add_43_OUT> created at line 340.
    Found 16-bit 7-to-1 multiplexer for signal <p1_data_to_cpu> created at line 131.
    Found 16-bit comparator equal for signal <GND_2_o_endofpacketvalue_reg[15]_equal_52_o> created at line 390
    Found 16-bit comparator equal for signal <GND_2_o_endofpacketvalue_reg[15]_equal_53_o> created at line 390
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <spi_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 39
 1-bit register                                        : 25
 16-bit register                                       : 5
 3-bit register                                        : 1
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 4
 16-bit comparator equal                               : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch spi_slave_select_holding_reg_0 hinder the constant cleaning in the block master.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_7> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_6> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_5> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_3> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_2> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_holding_reg_0> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_15> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_14> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_13> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_12> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_11> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_9> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_8> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_7> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_6> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_5> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_3> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_2> has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_5> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_6> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_7> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_8> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_9> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_11> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_12> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_13> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_14> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_15> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_0> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_1> (without init value) has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_2> (without init value) has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_3> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_3> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_2> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_0> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_15> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_14> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_13> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_12> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_11> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_9> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_8> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_7> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_6> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_5> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_3> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_2> (without init value) has a constant value of 0 in block <master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <cnt_max<3:3>> (without init value) have a constant value of 0 in block <Master_Test>.

Synthesizing (advanced) Unit <Master_Test>.
The following registers are absorbed into counter <cnt_clk_1m>: 1 register on signal <cnt_clk_1m>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Master_Test> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <slowcount>: 1 register on signal <slowcount>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <spi_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 135
 Flip-Flops                                            : 135
# Comparators                                          : 4
 16-bit comparator equal                               : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_to_spi_reg_0> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_2> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_3> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_5> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_6> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_7> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_8> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_9> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_11> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_12> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_13> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_14> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_spi_reg_15> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_0> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_1> (without init value) has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt_max_2> (without init value) has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_to_spi_reg_1> in Unit <Master_Test> is equivalent to the following FF/Latch, which will be removed : <data_to_spi_reg_4> 
INFO:Xst:2261 - The FF/Latch <endofpacketvalue_reg_0> in Unit <spi_master> is equivalent to the following 12 FFs/Latches, which will be removed : <endofpacketvalue_reg_2> <endofpacketvalue_reg_3> <endofpacketvalue_reg_5> <endofpacketvalue_reg_6> <endofpacketvalue_reg_7> <endofpacketvalue_reg_8> <endofpacketvalue_reg_9> <endofpacketvalue_reg_11> <endofpacketvalue_reg_12> <endofpacketvalue_reg_13> <endofpacketvalue_reg_14> <endofpacketvalue_reg_15> 
INFO:Xst:2261 - The FF/Latch <spi_slave_select_holding_reg_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <spi_slave_select_holding_reg_4> 
INFO:Xst:2261 - The FF/Latch <tx_holding_reg_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <tx_holding_reg_4> 
INFO:Xst:2261 - The FF/Latch <spi_slave_select_holding_reg_2> in Unit <spi_master> is equivalent to the following 11 FFs/Latches, which will be removed : <spi_slave_select_holding_reg_3> <spi_slave_select_holding_reg_5> <spi_slave_select_holding_reg_6> <spi_slave_select_holding_reg_7> <spi_slave_select_holding_reg_8> <spi_slave_select_holding_reg_9> <spi_slave_select_holding_reg_11> <spi_slave_select_holding_reg_12> <spi_slave_select_holding_reg_13> <spi_slave_select_holding_reg_14> <spi_slave_select_holding_reg_15> 
INFO:Xst:2261 - The FF/Latch <tx_holding_reg_0> in Unit <spi_master> is equivalent to the following 5 FFs/Latches, which will be removed : <tx_holding_reg_2> <tx_holding_reg_3> <tx_holding_reg_5> <tx_holding_reg_6> <tx_holding_reg_7> 
INFO:Xst:2261 - The FF/Latch <endofpacketvalue_reg_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <endofpacketvalue_reg_4> 
INFO:Xst:2261 - The FF/Latch <iEOP_reg> in Unit <spi_master> is equivalent to the following 4 FFs/Latches, which will be removed : <iE_reg> <iRRDY_reg> <iTRDY_reg> <iROE_reg> 
WARNING:Xst:1426 - The value init of the FF/Latch spi_slave_select_holding_reg_0 hinder the constant cleaning in the block spi_master.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <spi_slave_select_holding_reg_2> has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <endofpacketvalue_reg_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iEOP_reg> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_holding_reg_0> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_2> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_3> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_5> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_6> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_7> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_8> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_9> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_11> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_12> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_13> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_14> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_slave_select_reg_15> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spi_slave_select_reg_1> in Unit <spi_master> is equivalent to the following FF/Latch, which will be removed : <spi_slave_select_reg_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <Begin_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <Read_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <Write_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
WARNING:Xst:1710 - FF/Latch <data_to_cpu_11> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_cpu_12> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_cpu_13> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_cpu_14> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_cpu_15> (without init value) has a constant value of 0 in block <spi_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_addr_2> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Master_Test> ...
WARNING:Xst:1710 - FF/Latch <cnt_3> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <spi_master> ...
WARNING:Xst:1293 - FF/Latch <master/spi_slave_select_holding_reg_0> has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/spi_slave_select_reg_0> (without init value) has a constant value of 1 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <master/data_to_cpu_10> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_9> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_8> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_7> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_6> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_5> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_4> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_3> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_2> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_1> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/data_to_cpu_0> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_7> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_6> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_5> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_4> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_3> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_2> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_1> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/rx_holding_reg_0> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/spi_slave_select_reg_10> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/spi_slave_select_reg_1> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/ROE> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/iTOE_reg> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/TOE> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/EOP> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/irq_reg> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/endofpacketvalue_reg_10> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/endofpacketvalue_reg_1> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/spi_slave_select_holding_reg_10> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:2677 - Node <master/spi_slave_select_holding_reg_1> of sequential type is unconnected in block <Master_Test>.
WARNING:Xst:1710 - FF/Latch <master/slowcount_7> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/slowcount_6> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/slowcount_5> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/slowcount_4> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/slowcount_3> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <master/slowcount_2> (without init value) has a constant value of 0 in block <Master_Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Read_state_FSM_FFd1> in Unit <Master_Test> is equivalent to the following 2 FFs/Latches, which will be removed : <master/rd_strobe> <master/data_rd_strobe> 
INFO:Xst:3203 - The FF/Latch <data_to_spi_reg_1> in Unit <Master_Test> is the opposite to the following FF/Latch, which will be removed : <data_to_spi_reg_10> 
INFO:Xst:3203 - The FF/Latch <read_n> in Unit <Master_Test> is the opposite to the following FF/Latch, which will be removed : <Read_state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Master_Test, actual ratio is 1.
FlipFlop master/slowcount_0 has been replicated 1 time(s)
FlipFlop master/slowcount_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Master_Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 61
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 1
#      LUT2                        : 5
#      LUT3                        : 9
#      LUT4                        : 13
#      LUT5                        : 16
#      LUT6                        : 8
#      MUXCY                       : 1
#      VCC                         : 1
#      XORCY                       : 2
# FlipFlops/Latches                : 46
#      FD                          : 25
#      FDE                         : 8
#      FDR                         : 8
#      FDRE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  11440     0%  
 Number of Slice LUTs:                   56  out of   5720     0%  
    Number used as Logic:                56  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     58
   Number with an unused Flip Flop:      12  out of     58    20%  
   Number with an unused LUT:             2  out of     58     3%  
   Number of fully used LUT-FF pairs:    44  out of     58    75%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 43    |
clk_1m                             | NONE(cnt_0)            | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.916ns (Maximum Frequency: 342.883MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 4.954ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 293 / 62
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 1)
  Source:            master/transmitting (FF)
  Destination:       master/slowcount_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: master/transmitting to master/slowcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  master/transmitting (master/transmitting)
     LUT3:I1->O            4   0.203   0.683  master/transmitting_slowclock_AND_20_o_inv1 (master/transmitting_slowclock_AND_20_o_inv)
     FDR:R                     0.430          master/slowcount_0
    ----------------------------------------
    Total                      2.916ns (1.080ns logic, 1.836ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1m'
  Clock period: 1.697ns (frequency: 589.275MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.697ns (Levels of Logic = 1)
  Source:            cnt_0 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk_1m rising
  Destination Clock: clk_1m rising

  Data Path: cnt_0 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  cnt_0 (cnt_0)
     LUT3:I0->O            1   0.205   0.000  Mcount_cnt_xor<1>111 (Mcount_cnt1)
     FDRE:D                    0.102          cnt_1
    ----------------------------------------
    Total                      1.697ns (0.754ns logic, 0.943ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 2)
  Source:            MISO (PAD)
  Destination:       master/MISO_reg (FF)
  Destination Clock: clk rising

  Data Path: MISO to master/MISO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  MISO_IBUF (MISO_IBUF)
     LUT5:I4->O            1   0.205   0.000  master/MISO_reg_rstpot (master/MISO_reg_rstpot)
     FD:D                      0.102          master/MISO_reg
    ----------------------------------------
    Total                      2.109ns (1.529ns logic, 0.580ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Offset:              4.954ns (Levels of Logic = 2)
  Source:            master/transmitting (FF)
  Destination:       SS_n (PAD)
  Source Clock:      clk rising

  Data Path: master/transmitting to SS_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.154  master/transmitting (master/transmitting)
     LUT3:I1->O            1   0.203   0.579  master/Mmux_n019511 (SS_n_OBUF)
     OBUF:I->O                 2.571          SS_n_OBUF (SS_n)
    ----------------------------------------
    Total                      4.954ns (3.221ns logic, 1.733ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.916|         |         |         |
clk_1m         |    1.714|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.447|         |         |         |
clk_1m         |    1.697|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.41 secs
 
--> 

Total memory usage is 259352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  139 (   0 filtered)
Number of infos    :   16 (   0 filtered)

