// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _split_ip_HH_
#define _split_ip_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "split_ip_AXIvideo2Mat103.h"
#include "split_ip_RGB2Gray.h"
#include "split_ip_sobel.h"
#include "split_ip_Mat2AXIvideo.h"
#include "FIFO_split_ip_img_0_data_stream_0_V.h"
#include "FIFO_split_ip_img_0_data_stream_1_V.h"
#include "FIFO_split_ip_img_0_data_stream_2_V.h"
#include "FIFO_split_ip_direction_channel.h"
#include "FIFO_split_ip_img_1_data_stream_0_V.h"
#include "FIFO_split_ip_img_1_data_stream_1_V.h"
#include "FIFO_split_ip_img_1_data_stream_2_V.h"
#include "FIFO_split_ip_img_2_data_stream_0_V.h"
#include "FIFO_split_ip_img_2_data_stream_1_V.h"
#include "FIFO_split_ip_img_2_data_stream_2_V.h"
#include "split_ip_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct split_ip : public sc_module {
    // Port declarations 37
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > in_data_TDATA;
    sc_in< sc_lv<3> > in_data_TKEEP;
    sc_in< sc_lv<3> > in_data_TSTRB;
    sc_in< sc_lv<1> > in_data_TUSER;
    sc_in< sc_lv<1> > in_data_TLAST;
    sc_in< sc_lv<1> > in_data_TID;
    sc_in< sc_lv<1> > in_data_TDEST;
    sc_out< sc_lv<24> > out_data_TDATA;
    sc_out< sc_lv<3> > out_data_TKEEP;
    sc_out< sc_lv<3> > out_data_TSTRB;
    sc_out< sc_lv<1> > out_data_TUSER;
    sc_out< sc_lv<1> > out_data_TLAST;
    sc_out< sc_lv<1> > out_data_TID;
    sc_out< sc_lv<1> > out_data_TDEST;
    sc_in< sc_logic > in_data_TVALID;
    sc_out< sc_logic > in_data_TREADY;
    sc_out< sc_logic > out_data_TVALID;
    sc_in< sc_logic > out_data_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    split_ip(sc_module_name name);
    SC_HAS_PROCESS(split_ip);

    ~split_ip();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    split_ip_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* split_ip_AXILiteS_s_axi_U;
    split_ip_AXIvideo2Mat103* split_ip_AXIvideo2Mat103_U0;
    split_ip_RGB2Gray* split_ip_RGB2Gray_U0;
    split_ip_sobel* split_ip_sobel_U0;
    split_ip_Mat2AXIvideo* split_ip_Mat2AXIvideo_U0;
    FIFO_split_ip_img_0_data_stream_0_V* img_0_data_stream_0_V_U;
    FIFO_split_ip_img_0_data_stream_1_V* img_0_data_stream_1_V_U;
    FIFO_split_ip_img_0_data_stream_2_V* img_0_data_stream_2_V_U;
    FIFO_split_ip_direction_channel* direction_channel_U;
    FIFO_split_ip_img_1_data_stream_0_V* img_1_data_stream_0_V_U;
    FIFO_split_ip_img_1_data_stream_1_V* img_1_data_stream_1_V_U;
    FIFO_split_ip_img_1_data_stream_2_V* img_1_data_stream_2_V_U;
    FIFO_split_ip_img_2_data_stream_0_V* img_2_data_stream_0_V_U;
    FIFO_split_ip_img_2_data_stream_1_V* img_2_data_stream_1_V_U;
    FIFO_split_ip_img_2_data_stream_2_V* img_2_data_stream_2_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > direction;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_ap_start;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_ap_done;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_ap_continue;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_ap_idle;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_ap_ready;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_in_data_TREADY;
    sc_signal< sc_lv<8> > split_ip_AXIvideo2Mat103_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > split_ip_AXIvideo2Mat103_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > split_ip_AXIvideo2Mat103_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<8> > split_ip_AXIvideo2Mat103_U0_direction_out_din;
    sc_signal< sc_logic > split_ip_AXIvideo2Mat103_U0_direction_out_write;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_ap_start;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_ap_done;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_ap_continue;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_ap_idle;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_ap_ready;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_in_data_stream_0_V_read;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_in_data_stream_1_V_read;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_in_data_stream_2_V_read;
    sc_signal< sc_lv<8> > split_ip_RGB2Gray_U0_img_out_data_stream_0_V_din;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_out_data_stream_0_V_write;
    sc_signal< sc_lv<8> > split_ip_RGB2Gray_U0_img_out_data_stream_1_V_din;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_out_data_stream_1_V_write;
    sc_signal< sc_lv<8> > split_ip_RGB2Gray_U0_img_out_data_stream_2_V_din;
    sc_signal< sc_logic > split_ip_RGB2Gray_U0_img_out_data_stream_2_V_write;
    sc_signal< sc_logic > split_ip_sobel_U0_ap_start;
    sc_signal< sc_logic > split_ip_sobel_U0_ap_done;
    sc_signal< sc_logic > split_ip_sobel_U0_ap_continue;
    sc_signal< sc_logic > split_ip_sobel_U0_ap_idle;
    sc_signal< sc_logic > split_ip_sobel_U0_ap_ready;
    sc_signal< sc_logic > split_ip_sobel_U0_img_in_data_stream_0_V_read;
    sc_signal< sc_logic > split_ip_sobel_U0_img_in_data_stream_1_V_read;
    sc_signal< sc_logic > split_ip_sobel_U0_img_in_data_stream_2_V_read;
    sc_signal< sc_lv<8> > split_ip_sobel_U0_img_out_data_stream_0_V_din;
    sc_signal< sc_logic > split_ip_sobel_U0_img_out_data_stream_0_V_write;
    sc_signal< sc_lv<8> > split_ip_sobel_U0_img_out_data_stream_1_V_din;
    sc_signal< sc_logic > split_ip_sobel_U0_img_out_data_stream_1_V_write;
    sc_signal< sc_lv<8> > split_ip_sobel_U0_img_out_data_stream_2_V_din;
    sc_signal< sc_logic > split_ip_sobel_U0_img_out_data_stream_2_V_write;
    sc_signal< sc_logic > split_ip_sobel_U0_direction_read;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > split_ip_Mat2AXIvideo_U0_out_data_TDATA;
    sc_signal< sc_logic > split_ip_Mat2AXIvideo_U0_out_data_TVALID;
    sc_signal< sc_lv<3> > split_ip_Mat2AXIvideo_U0_out_data_TKEEP;
    sc_signal< sc_lv<3> > split_ip_Mat2AXIvideo_U0_out_data_TSTRB;
    sc_signal< sc_lv<1> > split_ip_Mat2AXIvideo_U0_out_data_TUSER;
    sc_signal< sc_lv<1> > split_ip_Mat2AXIvideo_U0_out_data_TLAST;
    sc_signal< sc_lv<1> > split_ip_Mat2AXIvideo_U0_out_data_TID;
    sc_signal< sc_lv<1> > split_ip_Mat2AXIvideo_U0_out_data_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > img_0_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_0_V_dout;
    sc_signal< sc_logic > img_0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_1_V_dout;
    sc_signal< sc_logic > img_0_data_stream_1_V_empty_n;
    sc_signal< sc_logic > img_0_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_2_V_dout;
    sc_signal< sc_logic > img_0_data_stream_2_V_empty_n;
    sc_signal< sc_logic > direction_channel_full_n;
    sc_signal< sc_lv<8> > direction_channel_dout;
    sc_signal< sc_logic > direction_channel_empty_n;
    sc_signal< sc_logic > img_1_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_0_V_dout;
    sc_signal< sc_logic > img_1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_1_V_dout;
    sc_signal< sc_logic > img_1_data_stream_1_V_empty_n;
    sc_signal< sc_logic > img_1_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_2_V_dout;
    sc_signal< sc_logic > img_1_data_stream_2_V_empty_n;
    sc_signal< sc_logic > img_2_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_0_V_dout;
    sc_signal< sc_logic > img_2_data_stream_0_V_empty_n;
    sc_signal< sc_logic > img_2_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_1_V_dout;
    sc_signal< sc_logic > img_2_data_stream_1_V_empty_n;
    sc_signal< sc_logic > img_2_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_2_V_dout;
    sc_signal< sc_logic > img_2_data_stream_2_V_empty_n;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_in_data_TREADY();
    void thread_out_data_TDATA();
    void thread_out_data_TDEST();
    void thread_out_data_TID();
    void thread_out_data_TKEEP();
    void thread_out_data_TLAST();
    void thread_out_data_TSTRB();
    void thread_out_data_TUSER();
    void thread_out_data_TVALID();
    void thread_split_ip_AXIvideo2Mat103_U0_ap_continue();
    void thread_split_ip_AXIvideo2Mat103_U0_ap_start();
    void thread_split_ip_Mat2AXIvideo_U0_ap_continue();
    void thread_split_ip_RGB2Gray_U0_ap_continue();
    void thread_split_ip_sobel_U0_ap_continue();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
