// Seed: 2120790195
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2
);
  wire id_4;
  logic id_5;
  supply0 id_6;
  assign id_6 = 1'h0;
  assign id_5 = 1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    input supply0 id_0,
    output wand id_1
    , id_5,
    output tri0 id_2
    , id_6,
    input uwire _id_3
);
  wire id_7;
  assign id_1 = id_6[id_3-1'b0];
  bit id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  always id_11 = id_12;
  wire [-1 'b0 : ~  1] id_15;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
