<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|10306|358|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707210371|START|bd_3329_psr_aclk_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10306|359|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707210376|START|Creating in-memory project|",
      "[OPTRACE]|10306|360|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219002|END|Creating in-memory project|",
      "[OPTRACE]|10306|361|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219003|START|Adding files|",
      "[OPTRACE]|10306|362|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219419|END|Adding files|",
      "[OPTRACE]|10306|363|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219420|START|Configure IP Cache|",
      "[OPTRACE]|10306|364|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219426|END|Configure IP Cache|",
      "[OPTRACE]|10306|365|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620707219426|END|bd_3329_psr_aclk_SLR1_0_synth_1|",
      "[OPTRACE]|10419|368|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707228305|START|bd_3329_interconnect_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10419|369|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707228310|START|Creating in-memory project|",
      "[OPTRACE]|10419|378|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707236928|END|Creating in-memory project|",
      "[OPTRACE]|10419|379|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707236928|START|Adding files|",
      "[OPTRACE]|10419|380|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707238667|END|Adding files|",
      "[OPTRACE]|10419|381|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707238669|START|Configure IP Cache|",
      "[OPTRACE]|10419|382|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707238713|END|Configure IP Cache|",
      "[OPTRACE]|10419|383|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707238714|START|synth_design|",
      "[OPTRACE]|10419|454|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707499223|END|synth_design|",
      "[OPTRACE]|10419|455|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707499223|START|Write IP Cache|",
      "[OPTRACE]|10419|456|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707513754|END|Write IP Cache|",
      "[OPTRACE]|10419|457|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707513763|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10419|458|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707522857|END|write_checkpoint|",
      "[OPTRACE]|10419|459|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707522857|START|synth reports|REPORT",
      "[OPTRACE]|10419|460|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707522857|END|synth reports|",
      "[OPTRACE]|10419|461|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620707527638|END|bd_3329_interconnect_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|10805|386|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707244873|START|bd_3329_vip_S01_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10805|387|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707244877|START|Creating in-memory project|",
      "[OPTRACE]|10805|399|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253322|END|Creating in-memory project|",
      "[OPTRACE]|10805|400|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253322|START|Adding files|",
      "[OPTRACE]|10805|401|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253793|END|Adding files|",
      "[OPTRACE]|10805|402|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253794|START|Configure IP Cache|",
      "[OPTRACE]|10805|403|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253796|END|Configure IP Cache|",
      "[OPTRACE]|10805|404|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707253797|START|synth_design|",
      "[OPTRACE]|10805|422|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707397374|END|synth_design|",
      "[OPTRACE]|10805|423|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707397374|START|Write IP Cache|",
      "[OPTRACE]|10805|424|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707397960|END|Write IP Cache|",
      "[OPTRACE]|10805|425|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707397961|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10805|426|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707398165|END|write_checkpoint|",
      "[OPTRACE]|10805|427|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707398166|START|synth reports|REPORT",
      "[OPTRACE]|10805|428|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707398166|END|synth reports|",
      "[OPTRACE]|10805|429|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620707398442|END|bd_3329_vip_S01_AXI_0_synth_1|",
      "[OPTRACE]|11137|405|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707256776|START|bd_3329_aws_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11137|406|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707256779|START|Creating in-memory project|",
      "[OPTRACE]|11137|408|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707265496|END|Creating in-memory project|",
      "[OPTRACE]|11137|409|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707265496|START|Adding files|",
      "[OPTRACE]|11137|410|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707267418|END|Adding files|",
      "[OPTRACE]|11137|411|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707267420|START|Configure IP Cache|",
      "[OPTRACE]|11137|412|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707267422|END|Configure IP Cache|",
      "[OPTRACE]|11137|413|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620707267422|START|synth_design|",
      "[OPTRACE]|11137|646|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708172275|END|synth_design|",
      "[OPTRACE]|11137|647|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708172275|START|Write IP Cache|",
      "[OPTRACE]|11137|648|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708227879|END|Write IP Cache|",
      "[OPTRACE]|11137|649|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708227921|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11137|650|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708267053|END|write_checkpoint|",
      "[OPTRACE]|11137|651|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708267053|START|synth reports|REPORT",
      "[OPTRACE]|11137|652|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708267053|END|synth reports|",
      "[OPTRACE]|11137|653|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620708283589|END|bd_3329_aws_0_synth_1|",
      "[OPTRACE]|11328|414|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707269214|START|bd_3329_calib_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11328|415|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707269216|START|Creating in-memory project|",
      "[OPTRACE]|11328|416|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707277592|END|Creating in-memory project|",
      "[OPTRACE]|11328|417|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707277592|START|Adding files|",
      "[OPTRACE]|11328|418|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707278095|END|Adding files|",
      "[OPTRACE]|11328|419|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707278096|START|Configure IP Cache|",
      "[OPTRACE]|11328|420|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707278098|END|Configure IP Cache|",
      "[OPTRACE]|11328|421|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707278098|START|synth_design|",
      "[OPTRACE]|11328|434|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707417393|END|synth_design|",
      "[OPTRACE]|11328|435|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707417393|START|Write IP Cache|",
      "[OPTRACE]|11328|440|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707417893|END|Write IP Cache|",
      "[OPTRACE]|11328|441|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707417894|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11328|442|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707418034|END|write_checkpoint|",
      "[OPTRACE]|11328|443|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707418034|START|synth reports|REPORT",
      "[OPTRACE]|11328|444|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707418034|END|synth reports|",
      "[OPTRACE]|11328|445|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620707418257|END|bd_3329_calib_reduce_0_synth_1|",
      "[OPTRACE]|11932|430|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707408481|START|bd_3329_vip_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11932|431|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707408485|START|Creating in-memory project|",
      "[OPTRACE]|11932|432|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417381|END|Creating in-memory project|",
      "[OPTRACE]|11932|433|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417382|START|Adding files|",
      "[OPTRACE]|11932|436|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417825|END|Adding files|",
      "[OPTRACE]|11932|437|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417826|START|Configure IP Cache|",
      "[OPTRACE]|11932|438|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417828|END|Configure IP Cache|",
      "[OPTRACE]|11932|439|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707417828|START|synth_design|",
      "[OPTRACE]|11932|470|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707561482|END|synth_design|",
      "[OPTRACE]|11932|471|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707561482|START|Write IP Cache|",
      "[OPTRACE]|11932|472|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707562360|END|Write IP Cache|",
      "[OPTRACE]|11932|473|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707562361|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11932|474|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707562723|END|write_checkpoint|",
      "[OPTRACE]|11932|475|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707562724|START|synth reports|REPORT",
      "[OPTRACE]|11932|476|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707562724|END|synth reports|",
      "[OPTRACE]|11932|477|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620707563035|END|bd_3329_vip_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|12221|446|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707427821|START|cl_regslice_profile_pipe_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12221|447|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707427826|START|Creating in-memory project|",
      "[OPTRACE]|12221|448|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436246|END|Creating in-memory project|",
      "[OPTRACE]|12221|449|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436247|START|Adding files|",
      "[OPTRACE]|12221|450|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436706|END|Adding files|",
      "[OPTRACE]|12221|451|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436707|START|Configure IP Cache|",
      "[OPTRACE]|12221|452|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436709|END|Configure IP Cache|",
      "[OPTRACE]|12221|453|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707436709|START|synth_design|",
      "[OPTRACE]|12221|486|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707583254|END|synth_design|",
      "[OPTRACE]|12221|487|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707583254|START|Write IP Cache|",
      "[OPTRACE]|12221|488|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707584423|END|Write IP Cache|",
      "[OPTRACE]|12221|489|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707584424|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12221|490|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707584967|END|write_checkpoint|",
      "[OPTRACE]|12221|491|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707584968|START|synth reports|REPORT",
      "[OPTRACE]|12221|492|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707584968|END|synth reports|",
      "[OPTRACE]|12221|493|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620707585407|END|cl_regslice_profile_pipe_0_synth_1|",
      "[OPTRACE]|12668|462|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707537435|START|cl_downsize_profile_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12668|463|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707537438|START|Creating in-memory project|",
      "[OPTRACE]|12668|464|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707545920|END|Creating in-memory project|",
      "[OPTRACE]|12668|465|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707545920|START|Adding files|",
      "[OPTRACE]|12668|466|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707546331|END|Adding files|",
      "[OPTRACE]|12668|467|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707546332|START|Configure IP Cache|",
      "[OPTRACE]|12668|468|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707546428|END|Configure IP Cache|",
      "[OPTRACE]|12668|469|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707546428|START|synth_design|",
      "[OPTRACE]|12668|526|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707754897|END|synth_design|",
      "[OPTRACE]|12668|527|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707754897|START|Write IP Cache|",
      "[OPTRACE]|12668|528|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707756587|END|Write IP Cache|",
      "[OPTRACE]|12668|529|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707756589|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12668|530|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707757455|END|write_checkpoint|",
      "[OPTRACE]|12668|531|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707757455|START|synth reports|REPORT",
      "[OPTRACE]|12668|532|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707757455|END|synth reports|",
      "[OPTRACE]|12668|533|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620707758055|END|cl_downsize_profile_0_synth_1|",
      "[OPTRACE]|12958|478|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707572538|START|bd_3329_vip_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12958|479|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707572541|START|Creating in-memory project|",
      "[OPTRACE]|12958|480|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707580985|END|Creating in-memory project|",
      "[OPTRACE]|12958|481|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707580985|START|Adding files|",
      "[OPTRACE]|12958|482|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707581445|END|Adding files|",
      "[OPTRACE]|12958|483|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707581446|START|Configure IP Cache|",
      "[OPTRACE]|12958|484|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707581453|END|Configure IP Cache|",
      "[OPTRACE]|12958|485|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620707581453|END|bd_3329_vip_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|13047|494|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707590604|START|bd_3329_vip_DDR4_MEM02_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13047|495|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707590609|START|Creating in-memory project|",
      "[OPTRACE]|13047|498|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599490|END|Creating in-memory project|",
      "[OPTRACE]|13047|499|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599490|START|Adding files|",
      "[OPTRACE]|13047|500|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599964|END|Adding files|",
      "[OPTRACE]|13047|501|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599966|START|Configure IP Cache|",
      "[OPTRACE]|13047|502|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599977|END|Configure IP Cache|",
      "[OPTRACE]|13047|503|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620707599978|END|bd_3329_vip_DDR4_MEM02_0_synth_1|",
      "[OPTRACE]|13409|496|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707595367|START|bd_5847_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13409|497|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707595370|START|Creating in-memory project|",
      "[OPTRACE]|13409|504|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604084|END|Creating in-memory project|",
      "[OPTRACE]|13409|505|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604084|START|Adding files|",
      "[OPTRACE]|13409|506|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604461|END|Adding files|",
      "[OPTRACE]|13409|507|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604462|START|Configure IP Cache|",
      "[OPTRACE]|13409|508|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604463|END|Configure IP Cache|",
      "[OPTRACE]|13409|509|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707604464|START|synth_design|",
      "[OPTRACE]|13409|518|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707750399|END|synth_design|",
      "[OPTRACE]|13409|519|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707750399|START|Write IP Cache|",
      "[OPTRACE]|13409|520|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707750967|END|Write IP Cache|",
      "[OPTRACE]|13409|521|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707750967|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13409|522|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707751172|END|write_checkpoint|",
      "[OPTRACE]|13409|523|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707751172|START|synth reports|REPORT",
      "[OPTRACE]|13409|524|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707751172|END|synth reports|",
      "[OPTRACE]|13409|525|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620707751433|END|bd_5847_lut_buffer_0_synth_1|",
      "[OPTRACE]|13502|510|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707608832|START|bd_5847_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13502|511|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707608837|START|Creating in-memory project|",
      "[OPTRACE]|13502|512|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707617649|END|Creating in-memory project|",
      "[OPTRACE]|13502|513|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707617649|START|Adding files|",
      "[OPTRACE]|13502|514|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707618188|END|Adding files|",
      "[OPTRACE]|13502|515|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707618189|START|Configure IP Cache|",
      "[OPTRACE]|13502|516|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707618223|END|Configure IP Cache|",
      "[OPTRACE]|13502|517|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707618224|START|synth_design|",
      "[OPTRACE]|13502|550|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707814530|END|synth_design|",
      "[OPTRACE]|13502|551|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707814530|START|Write IP Cache|",
      "[OPTRACE]|13502|552|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815264|END|Write IP Cache|",
      "[OPTRACE]|13502|553|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815265|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13502|554|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815499|END|write_checkpoint|",
      "[OPTRACE]|13502|555|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815499|START|synth reports|REPORT",
      "[OPTRACE]|13502|556|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815499|END|synth reports|",
      "[OPTRACE]|13502|557|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620707815929|END|bd_5847_xsdbm_0_synth_1|",
      "[OPTRACE]|14036|534|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707761556|START|cl_feature_rom_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14036|535|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707761558|START|Creating in-memory project|",
      "[OPTRACE]|14036|538|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771200|END|Creating in-memory project|",
      "[OPTRACE]|14036|539|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771200|START|Adding files|",
      "[OPTRACE]|14036|540|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771627|END|Adding files|",
      "[OPTRACE]|14036|541|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771629|START|Configure IP Cache|",
      "[OPTRACE]|14036|542|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771631|END|Configure IP Cache|",
      "[OPTRACE]|14036|543|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707771631|START|synth_design|",
      "[OPTRACE]|14036|582|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707970934|END|synth_design|",
      "[OPTRACE]|14036|583|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707970934|START|Write IP Cache|",
      "[OPTRACE]|14036|584|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707971599|END|Write IP Cache|",
      "[OPTRACE]|14036|585|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707971601|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14036|586|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707971906|END|write_checkpoint|",
      "[OPTRACE]|14036|587|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707971906|START|synth reports|REPORT",
      "[OPTRACE]|14036|588|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707971906|END|synth reports|",
      "[OPTRACE]|14036|589|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620707972271|END|cl_feature_rom_0_synth_1|",
      "[OPTRACE]|14323|536|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707768057|START|cl_feature_rom_mmu_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14323|537|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707768060|START|Creating in-memory project|",
      "[OPTRACE]|14323|544|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777408|END|Creating in-memory project|",
      "[OPTRACE]|14323|545|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777408|START|Adding files|",
      "[OPTRACE]|14323|546|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777975|END|Adding files|",
      "[OPTRACE]|14323|547|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777976|START|Configure IP Cache|",
      "[OPTRACE]|14323|548|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777989|END|Configure IP Cache|",
      "[OPTRACE]|14323|549|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707777989|START|synth_design|",
      "[OPTRACE]|14323|566|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707929315|END|synth_design|",
      "[OPTRACE]|14323|567|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707929315|START|Write IP Cache|",
      "[OPTRACE]|14323|568|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930030|END|Write IP Cache|",
      "[OPTRACE]|14323|569|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930031|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14323|570|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930257|END|write_checkpoint|",
      "[OPTRACE]|14323|571|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930257|START|synth reports|REPORT",
      "[OPTRACE]|14323|572|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930257|END|synth reports|",
      "[OPTRACE]|14323|573|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620707930570|END|cl_feature_rom_mmu_0_synth_1|",
      "[OPTRACE]|14693|558|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707826964|START|cl_debug_bridge_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14693|559|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707826969|START|Creating in-memory project|",
      "[OPTRACE]|14693|560|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707836441|END|Creating in-memory project|",
      "[OPTRACE]|14693|561|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707836441|START|Adding files|",
      "[OPTRACE]|14693|562|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707837102|END|Adding files|",
      "[OPTRACE]|14693|563|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707837103|START|Configure IP Cache|",
      "[OPTRACE]|14693|564|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707837129|END|Configure IP Cache|",
      "[OPTRACE]|14693|565|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707837129|START|synth_design|",
      "[OPTRACE]|14693|592|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707983580|END|synth_design|",
      "[OPTRACE]|14693|593|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707983580|START|Write IP Cache|",
      "[OPTRACE]|14693|594|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984148|END|Write IP Cache|",
      "[OPTRACE]|14693|595|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984149|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14693|596|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984298|END|write_checkpoint|",
      "[OPTRACE]|14693|597|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984298|START|synth reports|REPORT",
      "[OPTRACE]|14693|598|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984298|END|synth reports|",
      "[OPTRACE]|14693|599|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620707984565|END|cl_debug_bridge_0_0_synth_1|",
      "[OPTRACE]|15359|574|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707940885|START|cl_feature_rom_ctrl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15359|575|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707940889|START|Creating in-memory project|",
      "[OPTRACE]|15359|576|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950233|END|Creating in-memory project|",
      "[OPTRACE]|15359|577|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950233|START|Adding files|",
      "[OPTRACE]|15359|578|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950691|END|Adding files|",
      "[OPTRACE]|15359|579|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950692|START|Configure IP Cache|",
      "[OPTRACE]|15359|580|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950694|END|Configure IP Cache|",
      "[OPTRACE]|15359|581|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620707950694|START|synth_design|",
      "[OPTRACE]|15359|614|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708102787|END|synth_design|",
      "[OPTRACE]|15359|615|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708102787|START|Write IP Cache|",
      "[OPTRACE]|15359|616|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708103535|END|Write IP Cache|",
      "[OPTRACE]|15359|617|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708103536|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15359|618|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708103771|END|write_checkpoint|",
      "[OPTRACE]|15359|619|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708103771|START|synth reports|REPORT",
      "[OPTRACE]|15359|620|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708103771|END|synth reports|",
      "[OPTRACE]|15359|621|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620708104062|END|cl_feature_rom_ctrl_0_synth_1|",
      "[OPTRACE]|15648|590|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707981939|START|cl_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15648|591|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707981942|START|Creating in-memory project|",
      "[OPTRACE]|15648|600|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707990539|END|Creating in-memory project|",
      "[OPTRACE]|15648|601|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707990539|START|Adding files|",
      "[OPTRACE]|15648|602|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707991479|END|Adding files|",
      "[OPTRACE]|15648|603|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707991481|START|Configure IP Cache|",
      "[OPTRACE]|15648|604|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707991483|END|Configure IP Cache|",
      "[OPTRACE]|15648|605|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620707991483|START|synth_design|",
      "[OPTRACE]|15648|630|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708140492|END|synth_design|",
      "[OPTRACE]|15648|631|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708140492|START|Write IP Cache|",
      "[OPTRACE]|15648|632|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708142367|END|Write IP Cache|",
      "[OPTRACE]|15648|633|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708142368|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15648|634|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708143414|END|write_checkpoint|",
      "[OPTRACE]|15648|635|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708143414|START|synth reports|REPORT",
      "[OPTRACE]|15648|636|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708143414|END|synth reports|",
      "[OPTRACE]|15648|637|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620708144058|END|cl_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|15937|606|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620707994670|START|cl_aws_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15937|607|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620707994675|START|Creating in-memory project|",
      "[OPTRACE]|15937|608|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708003383|END|Creating in-memory project|",
      "[OPTRACE]|15937|609|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708003383|START|Adding files|",
      "[OPTRACE]|15937|610|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708005509|END|Adding files|",
      "[OPTRACE]|15937|611|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708005511|START|Configure IP Cache|",
      "[OPTRACE]|15937|612|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708005513|END|Configure IP Cache|",
      "[OPTRACE]|15937|613|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708005513|START|synth_design|",
      "[OPTRACE]|15937|654|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708286503|END|synth_design|",
      "[OPTRACE]|15937|655|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708286503|START|Write IP Cache|",
      "[OPTRACE]|15937|656|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708288044|END|Write IP Cache|",
      "[OPTRACE]|15937|657|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708288044|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15937|658|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708288694|END|write_checkpoint|",
      "[OPTRACE]|15937|659|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708288694|START|synth reports|REPORT",
      "[OPTRACE]|15937|660|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708288694|END|synth reports|",
      "[OPTRACE]|15937|661|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620708289566|END|cl_aws_0_0_synth_1|",
      "[OPTRACE]|16462|622|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708113493|START|cl_dpa_fifo_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16462|623|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708113495|START|Creating in-memory project|",
      "[OPTRACE]|16462|624|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708121859|END|Creating in-memory project|",
      "[OPTRACE]|16462|625|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708121860|START|Adding files|",
      "[OPTRACE]|16462|626|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708122292|END|Adding files|",
      "[OPTRACE]|16462|627|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708122293|START|Configure IP Cache|",
      "[OPTRACE]|16462|628|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708122330|END|Configure IP Cache|",
      "[OPTRACE]|16462|629|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708122330|START|synth_design|",
      "[OPTRACE]|16462|688|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708323003|END|synth_design|",
      "[OPTRACE]|16462|689|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708323004|START|Write IP Cache|",
      "[OPTRACE]|16462|690|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708324514|END|Write IP Cache|",
      "[OPTRACE]|16462|691|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708324516|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16462|692|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708325389|END|write_checkpoint|",
      "[OPTRACE]|16462|693|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708325389|START|synth reports|REPORT",
      "[OPTRACE]|16462|694|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708325389|END|synth reports|",
      "[OPTRACE]|16462|695|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620708325916|END|cl_dpa_fifo_0_synth_1|",
      "[OPTRACE]|16751|638|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708153469|START|cl_dpa_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16751|639|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708153472|START|Creating in-memory project|",
      "[OPTRACE]|16751|640|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708161822|END|Creating in-memory project|",
      "[OPTRACE]|16751|641|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708161822|START|Adding files|",
      "[OPTRACE]|16751|642|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708162402|END|Adding files|",
      "[OPTRACE]|16751|643|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708162404|START|Configure IP Cache|",
      "[OPTRACE]|16751|644|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708162406|END|Configure IP Cache|",
      "[OPTRACE]|16751|645|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708162406|START|synth_design|",
      "[OPTRACE]|16751|668|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708306671|END|synth_design|",
      "[OPTRACE]|16751|669|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708306671|START|Write IP Cache|",
      "[OPTRACE]|16751|670|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708307704|END|Write IP Cache|",
      "[OPTRACE]|16751|671|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708307706|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16751|672|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708308217|END|write_checkpoint|",
      "[OPTRACE]|16751|673|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708308217|START|synth reports|REPORT",
      "[OPTRACE]|16751|674|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708308217|END|synth reports|",
      "[OPTRACE]|16751|677|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620708308657|END|cl_dpa_hub_0_synth_1|",
      "[OPTRACE]|17202|662|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708293289|START|cl_HIP_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17202|663|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708293293|START|Creating in-memory project|",
      "[OPTRACE]|17202|666|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708301951|END|Creating in-memory project|",
      "[OPTRACE]|17202|667|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708301952|START|Adding files|",
      "[OPTRACE]|17202|682|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708310149|END|Adding files|",
      "[OPTRACE]|17202|683|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708310159|START|Configure IP Cache|",
      "[OPTRACE]|17202|684|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708310429|END|Configure IP Cache|",
      "[OPTRACE]|17202|685|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708310430|START|synth_design|",
      "[OPTRACE]|17202|712|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708463443|END|synth_design|",
      "[OPTRACE]|17202|713|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708463443|START|Write IP Cache|",
      "[OPTRACE]|17202|720|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708466183|END|Write IP Cache|",
      "[OPTRACE]|17202|721|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708466184|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17202|722|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708467720|END|write_checkpoint|",
      "[OPTRACE]|17202|723|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708467720|START|synth reports|REPORT",
      "[OPTRACE]|17202|724|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708467720|END|synth reports|",
      "[OPTRACE]|17202|725|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620708468526|END|cl_HIP_0_synth_1|",
      "[OPTRACE]|17491|664|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708299437|START|cl_dpa_mon0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17491|665|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708299442|START|Creating in-memory project|",
      "[OPTRACE]|17491|675|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308317|END|Creating in-memory project|",
      "[OPTRACE]|17491|676|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308317|START|Adding files|",
      "[OPTRACE]|17491|678|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308761|END|Adding files|",
      "[OPTRACE]|17491|679|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308761|START|Configure IP Cache|",
      "[OPTRACE]|17491|680|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308763|END|Configure IP Cache|",
      "[OPTRACE]|17491|681|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708308764|START|synth_design|",
      "[OPTRACE]|17491|710|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708463274|END|synth_design|",
      "[OPTRACE]|17491|711|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708463275|START|Write IP Cache|",
      "[OPTRACE]|17491|714|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708464444|END|Write IP Cache|",
      "[OPTRACE]|17491|715|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708464446|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17491|716|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708465054|END|write_checkpoint|",
      "[OPTRACE]|17491|717|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708465055|START|synth reports|REPORT",
      "[OPTRACE]|17491|718|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708465055|END|synth reports|",
      "[OPTRACE]|17491|719|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620708465514|END|cl_dpa_mon0_0_synth_1|",
      "[OPTRACE]|17782|686|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708318813|START|cl_dpa_mon1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17782|687|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708318815|START|Creating in-memory project|",
      "[OPTRACE]|17782|696|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327396|END|Creating in-memory project|",
      "[OPTRACE]|17782|697|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327397|START|Adding files|",
      "[OPTRACE]|17782|698|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327851|END|Adding files|",
      "[OPTRACE]|17782|699|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327852|START|Configure IP Cache|",
      "[OPTRACE]|17782|700|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327854|END|Configure IP Cache|",
      "[OPTRACE]|17782|701|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708327855|START|synth_design|",
      "[OPTRACE]|17782|736|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708485058|END|synth_design|",
      "[OPTRACE]|17782|737|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708485058|START|Write IP Cache|",
      "[OPTRACE]|17782|738|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708486663|END|Write IP Cache|",
      "[OPTRACE]|17782|739|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708486665|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17782|746|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708487683|END|write_checkpoint|",
      "[OPTRACE]|17782|747|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708487683|START|synth reports|REPORT",
      "[OPTRACE]|17782|748|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708487683|END|synth reports|",
      "[OPTRACE]|17782|749|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620708488276|END|cl_dpa_mon1_0_synth_1|",
      "[OPTRACE]|18071|702|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708335685|START|cl_dpa_reg_slice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18071|703|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708335689|START|Creating in-memory project|",
      "[OPTRACE]|18071|704|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344149|END|Creating in-memory project|",
      "[OPTRACE]|18071|705|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344149|START|Adding files|",
      "[OPTRACE]|18071|706|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344583|END|Adding files|",
      "[OPTRACE]|18071|707|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344584|START|Configure IP Cache|",
      "[OPTRACE]|18071|708|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344587|END|Configure IP Cache|",
      "[OPTRACE]|18071|709|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708344587|START|synth_design|",
      "[OPTRACE]|18071|750|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708489846|END|synth_design|",
      "[OPTRACE]|18071|751|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708489846|START|Write IP Cache|",
      "[OPTRACE]|18071|752|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708490529|END|Write IP Cache|",
      "[OPTRACE]|18071|753|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708490530|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18071|754|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708490788|END|write_checkpoint|",
      "[OPTRACE]|18071|755|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708490788|START|synth reports|REPORT",
      "[OPTRACE]|18071|756|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708490788|END|synth reports|",
      "[OPTRACE]|18071|757|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620708491067|END|cl_dpa_reg_slice_0_synth_1|",
      "[OPTRACE]|18780|726|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708475219|START|cl_dpa_reg_slice2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18780|727|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708475224|START|Creating in-memory project|",
      "[OPTRACE]|18780|730|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484136|END|Creating in-memory project|",
      "[OPTRACE]|18780|731|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484136|START|Adding files|",
      "[OPTRACE]|18780|732|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484639|END|Adding files|",
      "[OPTRACE]|18780|733|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484640|START|Configure IP Cache|",
      "[OPTRACE]|18780|734|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484643|END|Configure IP Cache|",
      "[OPTRACE]|18780|735|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708484644|START|synth_design|",
      "[OPTRACE]|18780|774|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708630081|END|synth_design|",
      "[OPTRACE]|18780|775|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708630081|START|Write IP Cache|",
      "[OPTRACE]|18780|776|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708630855|END|Write IP Cache|",
      "[OPTRACE]|18780|777|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708630855|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18780|778|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708631136|END|write_checkpoint|",
      "[OPTRACE]|18780|779|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708631136|START|synth reports|REPORT",
      "[OPTRACE]|18780|780|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708631136|END|synth reports|",
      "[OPTRACE]|18780|781|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620708631427|END|cl_dpa_reg_slice2_0_synth_1|",
      "[OPTRACE]|18967|728|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708478223|START|cl_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18967|729|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708478228|START|Creating in-memory project|",
      "[OPTRACE]|18967|740|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708486681|END|Creating in-memory project|",
      "[OPTRACE]|18967|741|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708486681|START|Adding files|",
      "[OPTRACE]|18967|742|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708487555|END|Adding files|",
      "[OPTRACE]|18967|743|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708487556|START|Configure IP Cache|",
      "[OPTRACE]|18967|744|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708487619|END|Configure IP Cache|",
      "[OPTRACE]|18967|745|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708487619|START|synth_design|",
      "[OPTRACE]|18967|816|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708706183|END|synth_design|",
      "[OPTRACE]|18967|817|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708706183|START|Write IP Cache|",
      "[OPTRACE]|18967|818|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708708400|END|Write IP Cache|",
      "[OPTRACE]|18967|819|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708708402|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18967|820|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708709737|END|write_checkpoint|",
      "[OPTRACE]|18967|821|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708709737|START|synth reports|REPORT",
      "[OPTRACE]|18967|822|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708709737|END|synth reports|",
      "[OPTRACE]|18967|823|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620708710513|END|cl_xbar_3_synth_1|",
      "[OPTRACE]|19258|758|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708497551|START|cl_xbar_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19258|759|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708497556|START|Creating in-memory project|",
      "[OPTRACE]|19258|762|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708506414|END|Creating in-memory project|",
      "[OPTRACE]|19258|763|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708506415|START|Adding files|",
      "[OPTRACE]|19258|764|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708507232|END|Adding files|",
      "[OPTRACE]|19258|765|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708507233|START|Configure IP Cache|",
      "[OPTRACE]|19258|766|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708507300|END|Configure IP Cache|",
      "[OPTRACE]|19258|767|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708507300|START|synth_design|",
      "[OPTRACE]|19258|806|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708692964|END|synth_design|",
      "[OPTRACE]|19258|807|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708692964|START|Write IP Cache|",
      "[OPTRACE]|19258|808|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708693651|END|Write IP Cache|",
      "[OPTRACE]|19258|809|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708693652|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19258|810|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708693896|END|write_checkpoint|",
      "[OPTRACE]|19258|811|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708693896|START|synth reports|REPORT",
      "[OPTRACE]|19258|812|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708693896|END|synth reports|",
      "[OPTRACE]|19258|813|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620708694215|END|cl_xbar_5_synth_1|",
      "[OPTRACE]|19545|760|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708500520|START|cl_dpa_cdc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19545|761|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708500522|START|Creating in-memory project|",
      "[OPTRACE]|19545|768|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708509635|END|Creating in-memory project|",
      "[OPTRACE]|19545|769|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708509635|START|Adding files|",
      "[OPTRACE]|19545|770|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708510075|END|Adding files|",
      "[OPTRACE]|19545|771|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708510076|START|Configure IP Cache|",
      "[OPTRACE]|19545|772|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708510078|END|Configure IP Cache|",
      "[OPTRACE]|19545|773|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708510078|START|synth_design|",
      "[OPTRACE]|19545|790|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708655974|END|synth_design|",
      "[OPTRACE]|19545|791|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708655974|START|Write IP Cache|",
      "[OPTRACE]|19545|792|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708656780|END|Write IP Cache|",
      "[OPTRACE]|19545|793|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708656781|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19545|794|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708657006|END|write_checkpoint|",
      "[OPTRACE]|19545|795|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708657006|START|synth reports|REPORT",
      "[OPTRACE]|19545|796|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708657006|END|synth reports|",
      "[OPTRACE]|19545|797|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620708657314|END|cl_dpa_cdc_0_synth_1|",
      "[OPTRACE]|20152|782|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708640889|START|cl_s00_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20152|783|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708640893|START|Creating in-memory project|",
      "[OPTRACE]|20152|784|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649297|END|Creating in-memory project|",
      "[OPTRACE]|20152|785|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649297|START|Adding files|",
      "[OPTRACE]|20152|786|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649775|END|Adding files|",
      "[OPTRACE]|20152|787|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649777|START|Configure IP Cache|",
      "[OPTRACE]|20152|788|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649780|END|Configure IP Cache|",
      "[OPTRACE]|20152|789|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708649780|START|synth_design|",
      "[OPTRACE]|20152|838|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708793873|END|synth_design|",
      "[OPTRACE]|20152|839|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708793873|START|Write IP Cache|",
      "[OPTRACE]|20152|840|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794469|END|Write IP Cache|",
      "[OPTRACE]|20152|841|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794469|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20152|842|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794689|END|write_checkpoint|",
      "[OPTRACE]|20152|843|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794690|START|synth reports|REPORT",
      "[OPTRACE]|20152|844|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794690|END|synth reports|",
      "[OPTRACE]|20152|845|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620708794951|END|cl_s00_regslice_2_synth_1|",
      "[OPTRACE]|20441|798|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708666961|START|cl_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20441|799|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708666963|START|Creating in-memory project|",
      "[OPTRACE]|20441|800|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675489|END|Creating in-memory project|",
      "[OPTRACE]|20441|801|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675489|START|Adding files|",
      "[OPTRACE]|20441|802|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675916|END|Adding files|",
      "[OPTRACE]|20441|803|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675917|START|Configure IP Cache|",
      "[OPTRACE]|20441|804|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675978|END|Configure IP Cache|",
      "[OPTRACE]|20441|805|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708675978|START|synth_design|",
      "[OPTRACE]|20441|854|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708861967|END|synth_design|",
      "[OPTRACE]|20441|855|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708861967|START|Write IP Cache|",
      "[OPTRACE]|20441|856|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708862660|END|Write IP Cache|",
      "[OPTRACE]|20441|857|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708862661|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20441|858|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708862883|END|write_checkpoint|",
      "[OPTRACE]|20441|859|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708862883|START|synth reports|REPORT",
      "[OPTRACE]|20441|860|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708862883|END|synth reports|",
      "[OPTRACE]|20441|861|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620708863222|END|cl_auto_cc_0_synth_1|",
      "[OPTRACE]|20807|814|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708703929|START|cl_auto_pc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20807|815|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708703932|START|Creating in-memory project|",
      "[OPTRACE]|20807|824|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708712831|END|Creating in-memory project|",
      "[OPTRACE]|20807|825|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708712831|START|Adding files|",
      "[OPTRACE]|20807|826|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708713317|END|Adding files|",
      "[OPTRACE]|20807|827|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708713318|START|Configure IP Cache|",
      "[OPTRACE]|20807|828|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708713400|END|Configure IP Cache|",
      "[OPTRACE]|20807|829|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708713401|START|synth_design|",
      "[OPTRACE]|20807|888|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708897289|END|synth_design|",
      "[OPTRACE]|20807|889|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708897289|START|Write IP Cache|",
      "[OPTRACE]|20807|890|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708897866|END|Write IP Cache|",
      "[OPTRACE]|20807|891|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708897867|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20807|892|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708898056|END|write_checkpoint|",
      "[OPTRACE]|20807|893|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708898056|START|synth reports|REPORT",
      "[OPTRACE]|20807|894|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708898056|END|synth reports|",
      "[OPTRACE]|20807|895|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620708898368|END|cl_auto_pc_0_synth_1|",
      "[OPTRACE]|21097|830|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708720362|START|cl_m02_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21097|831|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708720366|START|Creating in-memory project|",
      "[OPTRACE]|21097|832|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729029|END|Creating in-memory project|",
      "[OPTRACE]|21097|833|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729029|START|Adding files|",
      "[OPTRACE]|21097|834|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729453|END|Adding files|",
      "[OPTRACE]|21097|835|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729454|START|Configure IP Cache|",
      "[OPTRACE]|21097|836|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729456|END|Configure IP Cache|",
      "[OPTRACE]|21097|837|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708729456|START|synth_design|",
      "[OPTRACE]|21097|862|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708872090|END|synth_design|",
      "[OPTRACE]|21097|863|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708872090|START|Write IP Cache|",
      "[OPTRACE]|21097|864|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708872793|END|Write IP Cache|",
      "[OPTRACE]|21097|865|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708872794|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21097|868|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708873045|END|write_checkpoint|",
      "[OPTRACE]|21097|869|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708873046|START|synth reports|REPORT",
      "[OPTRACE]|21097|870|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708873046|END|synth reports|",
      "[OPTRACE]|21097|871|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620708873327|END|cl_m02_regslice_2_synth_1|",
      "[OPTRACE]|21622|846|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708805103|START|cl_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21622|847|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708805108|START|Creating in-memory project|",
      "[OPTRACE]|21622|848|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708813910|END|Creating in-memory project|",
      "[OPTRACE]|21622|849|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708813910|START|Adding files|",
      "[OPTRACE]|21622|850|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708814313|END|Adding files|",
      "[OPTRACE]|21622|851|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708814314|START|Configure IP Cache|",
      "[OPTRACE]|21622|852|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708814350|END|Configure IP Cache|",
      "[OPTRACE]|21622|853|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620708814350|START|synth_design|",
      "[OPTRACE]|21622|910|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709000748|END|synth_design|",
      "[OPTRACE]|21622|911|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709000749|START|Write IP Cache|",
      "[OPTRACE]|21622|912|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001395|END|Write IP Cache|",
      "[OPTRACE]|21622|913|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001396|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21622|914|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001641|END|write_checkpoint|",
      "[OPTRACE]|21622|915|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001641|START|synth reports|REPORT",
      "[OPTRACE]|21622|916|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001641|END|synth reports|",
      "[OPTRACE]|21622|917|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620709001927|END|cl_auto_cc_2_synth_1|",
      "[OPTRACE]|22012|866|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708872972|START|cl_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22012|867|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708872977|START|Creating in-memory project|",
      "[OPTRACE]|22012|872|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708881440|END|Creating in-memory project|",
      "[OPTRACE]|22012|873|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708881440|START|Adding files|",
      "[OPTRACE]|22012|874|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708881937|END|Adding files|",
      "[OPTRACE]|22012|875|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708881939|START|Configure IP Cache|",
      "[OPTRACE]|22012|876|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708882014|END|Configure IP Cache|",
      "[OPTRACE]|22012|877|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620708882015|END|cl_auto_cc_1_synth_1|",
      "[OPTRACE]|22301|878|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708883112|START|cl_s00_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22301|879|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708883115|START|Creating in-memory project|",
      "[OPTRACE]|22301|882|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708891918|END|Creating in-memory project|",
      "[OPTRACE]|22301|883|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708891918|START|Adding files|",
      "[OPTRACE]|22301|884|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708892395|END|Adding files|",
      "[OPTRACE]|22301|885|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708892395|START|Configure IP Cache|",
      "[OPTRACE]|22301|886|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708892398|END|Configure IP Cache|",
      "[OPTRACE]|22301|887|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620708892398|START|synth_design|",
      "[OPTRACE]|22301|926|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709035848|END|synth_design|",
      "[OPTRACE]|22301|927|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709035848|START|Write IP Cache|",
      "[OPTRACE]|22301|928|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036453|END|Write IP Cache|",
      "[OPTRACE]|22301|929|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036454|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22301|930|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036650|END|write_checkpoint|",
      "[OPTRACE]|22301|931|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036651|START|synth reports|REPORT",
      "[OPTRACE]|22301|932|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036651|END|synth reports|",
      "[OPTRACE]|22301|933|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620709036934|END|cl_s00_regslice_3_synth_1|",
      "[OPTRACE]|22389|880|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708891063|START|cl_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22389|881|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708891067|START|Creating in-memory project|",
      "[OPTRACE]|22389|896|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708899569|END|Creating in-memory project|",
      "[OPTRACE]|22389|897|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708899570|START|Adding files|",
      "[OPTRACE]|22389|898|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708899995|END|Adding files|",
      "[OPTRACE]|22389|899|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708899996|START|Configure IP Cache|",
      "[OPTRACE]|22389|900|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708900000|END|Configure IP Cache|",
      "[OPTRACE]|22389|901|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620708900000|START|synth_design|",
      "[OPTRACE]|22389|934|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709043415|END|synth_design|",
      "[OPTRACE]|22389|935|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709043416|START|Write IP Cache|",
      "[OPTRACE]|22389|936|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044032|END|Write IP Cache|",
      "[OPTRACE]|22389|937|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044033|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22389|938|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044228|END|write_checkpoint|",
      "[OPTRACE]|22389|939|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044229|START|synth reports|REPORT",
      "[OPTRACE]|22389|940|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044229|END|synth reports|",
      "[OPTRACE]|22389|941|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620709044512|END|cl_m00_regslice_0_synth_1|",
      "[OPTRACE]|22679|902|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708907723|START|cl_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22679|903|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708907726|START|Creating in-memory project|",
      "[OPTRACE]|22679|904|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916256|END|Creating in-memory project|",
      "[OPTRACE]|22679|905|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916257|START|Adding files|",
      "[OPTRACE]|22679|906|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916698|END|Adding files|",
      "[OPTRACE]|22679|907|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916699|START|Configure IP Cache|",
      "[OPTRACE]|22679|908|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916737|END|Configure IP Cache|",
      "[OPTRACE]|22679|909|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620708916738|START|synth_design|",
      "[OPTRACE]|22679|966|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709103281|END|synth_design|",
      "[OPTRACE]|22679|967|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709103281|START|Write IP Cache|",
      "[OPTRACE]|22679|968|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709103921|END|Write IP Cache|",
      "[OPTRACE]|22679|969|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709103922|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22679|970|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709104184|END|write_checkpoint|",
      "[OPTRACE]|22679|971|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709104185|START|synth reports|REPORT",
      "[OPTRACE]|22679|972|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709104185|END|synth reports|",
      "[OPTRACE]|22679|973|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620709104507|END|cl_auto_cc_3_synth_1|",
      "[OPTRACE]|23206|918|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709011340|START|cl_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23206|919|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709011345|START|Creating in-memory project|",
      "[OPTRACE]|23206|920|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020211|END|Creating in-memory project|",
      "[OPTRACE]|23206|921|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020211|START|Adding files|",
      "[OPTRACE]|23206|922|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020692|END|Adding files|",
      "[OPTRACE]|23206|923|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020693|START|Configure IP Cache|",
      "[OPTRACE]|23206|924|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020695|END|Configure IP Cache|",
      "[OPTRACE]|23206|925|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709020695|START|synth_design|",
      "[OPTRACE]|23206|990|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164139|END|synth_design|",
      "[OPTRACE]|23206|991|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164139|START|Write IP Cache|",
      "[OPTRACE]|23206|992|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164774|END|Write IP Cache|",
      "[OPTRACE]|23206|993|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164775|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23206|994|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164989|END|write_checkpoint|",
      "[OPTRACE]|23206|995|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164989|START|synth reports|REPORT",
      "[OPTRACE]|23206|996|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709164989|END|synth reports|",
      "[OPTRACE]|23206|997|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620709165260|END|cl_m01_regslice_0_synth_1|",
      "[OPTRACE]|23497|1006|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237188|END|synth_design|",
      "[OPTRACE]|23497|1007|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237188|START|Write IP Cache|",
      "[OPTRACE]|23497|1008|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237760|END|Write IP Cache|",
      "[OPTRACE]|23497|1009|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237760|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23497|1010|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237965|END|write_checkpoint|",
      "[OPTRACE]|23497|1011|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237965|START|synth reports|REPORT",
      "[OPTRACE]|23497|1012|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709237965|END|synth reports|",
      "[OPTRACE]|23497|1013|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709238247|END|cl_auto_cc_4_synth_1|",
      "[OPTRACE]|23497|942|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709046664|START|cl_auto_cc_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23497|943|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709046667|START|Creating in-memory project|",
      "[OPTRACE]|23497|946|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055529|END|Creating in-memory project|",
      "[OPTRACE]|23497|947|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055529|START|Adding files|",
      "[OPTRACE]|23497|948|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055935|END|Adding files|",
      "[OPTRACE]|23497|949|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055936|START|Configure IP Cache|",
      "[OPTRACE]|23497|950|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055976|END|Configure IP Cache|",
      "[OPTRACE]|23497|951|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620709055976|START|synth_design|",
      "[OPTRACE]|23785|944|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709054392|START|cl_m02_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23785|945|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709054394|START|Creating in-memory project|",
      "[OPTRACE]|23785|952|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063441|END|Creating in-memory project|",
      "[OPTRACE]|23785|953|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063441|START|Adding files|",
      "[OPTRACE]|23785|954|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063879|END|Adding files|",
      "[OPTRACE]|23785|955|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063880|START|Configure IP Cache|",
      "[OPTRACE]|23785|956|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063888|END|Configure IP Cache|",
      "[OPTRACE]|23785|957|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620709063889|END|cl_m02_regslice_3_synth_1|",
      "[OPTRACE]|23952|1000|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221704|END|Write IP Cache|",
      "[OPTRACE]|23952|1001|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221705|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23952|1002|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221886|END|write_checkpoint|",
      "[OPTRACE]|23952|1003|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221886|START|synth reports|REPORT",
      "[OPTRACE]|23952|1004|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221886|END|synth reports|",
      "[OPTRACE]|23952|1005|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709222163|END|cl_m03_regslice_0_synth_1|",
      "[OPTRACE]|23952|958|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709072646|START|cl_m03_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23952|959|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709072648|START|Creating in-memory project|",
      "[OPTRACE]|23952|960|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081293|END|Creating in-memory project|",
      "[OPTRACE]|23952|961|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081293|START|Adding files|",
      "[OPTRACE]|23952|962|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081710|END|Adding files|",
      "[OPTRACE]|23952|963|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081711|START|Configure IP Cache|",
      "[OPTRACE]|23952|964|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081715|END|Configure IP Cache|",
      "[OPTRACE]|23952|965|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709081715|START|synth_design|",
      "[OPTRACE]|23952|998|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221182|END|synth_design|",
      "[OPTRACE]|23952|999|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_0_synth_1/cl_m03_regslice_0.tcl|vivado_synth|1620709221182|START|Write IP Cache|",
      "[OPTRACE]|24329|974|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709114350|START|cl_auto_cc_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24329|975|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709114355|START|Creating in-memory project|",
      "[OPTRACE]|24329|976|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123334|END|Creating in-memory project|",
      "[OPTRACE]|24329|977|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123334|START|Adding files|",
      "[OPTRACE]|24329|978|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123787|END|Adding files|",
      "[OPTRACE]|24329|979|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123789|START|Configure IP Cache|",
      "[OPTRACE]|24329|980|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123859|END|Configure IP Cache|",
      "[OPTRACE]|24329|981|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620709123859|END|cl_auto_cc_5_synth_1|",
      "[OPTRACE]|24499|1014|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709311816|END|synth_design|",
      "[OPTRACE]|24499|1015|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709311817|START|Write IP Cache|",
      "[OPTRACE]|24499|1016|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312416|END|Write IP Cache|",
      "[OPTRACE]|24499|1017|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312417|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|24499|1018|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312618|END|write_checkpoint|",
      "[OPTRACE]|24499|1019|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312619|START|synth reports|REPORT",
      "[OPTRACE]|24499|1020|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312619|END|synth reports|",
      "[OPTRACE]|24499|1021|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709312892|END|cl_auto_cc_6_synth_1|",
      "[OPTRACE]|24499|982|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709133223|START|cl_auto_cc_6_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24499|983|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709133226|START|Creating in-memory project|",
      "[OPTRACE]|24499|984|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142170|END|Creating in-memory project|",
      "[OPTRACE]|24499|985|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142171|START|Adding files|",
      "[OPTRACE]|24499|986|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142619|END|Adding files|",
      "[OPTRACE]|24499|987|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142620|START|Configure IP Cache|",
      "[OPTRACE]|24499|988|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142660|END|Configure IP Cache|",
      "[OPTRACE]|24499|989|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620709142661|START|synth_design|",
      "[OPTRACE]|2516|10|run|cpp|1620705816540|START|OCL_LINK|",
      "[OPTRACE]|2516|1136||cpp|1620715601710|END|Launch Step: vpl|",
      "[OPTRACE]|2516|1137|launchStep_|cpp|1620715601710|START|Launch Step: rtdgen|",
      "[OPTRACE]|2516|1138|launchCf2sw_|cpp|1620715601713|START|Launch cf2sw|",
      "[OPTRACE]|2516|1139||cpp|1620715602327|END|Launch cf2sw|",
      "[OPTRACE]|2516|1140|writeSystemDiagram|cpp|1620715602327|START|writeSystemDiagram|",
      "[OPTRACE]|2516|1141||cpp|1620715602329|END|writeSystemDiagram|",
      "[OPTRACE]|2516|1142||cpp|1620715602330|END|Launch Step: rtdgen|",
      "[OPTRACE]|2516|1143|launchStep_|cpp|1620715602330|START|Launch Step: xclbinutil|",
      "[OPTRACE]|2516|1144||cpp|1620715603189|END|Launch Step: xclbinutil|",
      "[OPTRACE]|2516|1145|launchStep_|cpp|1620715603189|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|2516|1146||cpp|1620715605224|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|2516|1147|launchStep_|cpp|1620715605224|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|2516|1148||cpp|1620715605225|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|2516|1149||cpp|1620715605225|END|OCL_LINK|",
      "[OPTRACE]|2516|1150||cpp|1620715605630|END|v++|",
      "[OPTRACE]|2516|11|setupBinaryForLink|cpp|1620705816540|START|Create Binary|",
      "[OPTRACE]|2516|12||cpp|1620705816540|END|Create Binary|",
      "[OPTRACE]|2516|13|setupBinaryForLink|cpp|1620705816540|START|Extract Kernels|",
      "[OPTRACE]|2516|14||cpp|1620705816581|END|Extract Kernels|",
      "[OPTRACE]|2516|15|launchStep_|cpp|1620705816661|START|Launch Step: system_link|",
      "[OPTRACE]|2516|16||cpp|1620705827612|END|Launch Step: system_link|",
      "[OPTRACE]|2516|17|launchStep_|cpp|1620705827612|START|Launch Step: cf2sw|",
      "[OPTRACE]|2516|18||cpp|1620705828297|END|Launch Step: cf2sw|",
      "[OPTRACE]|2516|19|launchStep_|cpp|1620705828297|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|2516|1|main|cpp|1620705802576|START|v++|ROLLUP_0",
      "[OPTRACE]|2516|20||cpp|1620705829550|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|2516|21|launchStep_|cpp|1620705829551|START|Launch Step: vpl|",
      "[OPTRACE]|2516|2|run|cpp|1620705802576|START|Validate Kernels|",
      "[OPTRACE]|2516|3||cpp|1620705802740|END|Validate Kernels|",
      "[OPTRACE]|2516|4|prepareProject|cpp|1620705802740|START|Create Solution|",
      "[OPTRACE]|2516|5||cpp|1620705813718|END|Create Solution|",
      "[OPTRACE]|2516|6|prepareProject|cpp|1620705813718|START|Add Device|",
      "[OPTRACE]|2516|7|addDevice|cpp|1620705813718|START|Find & Load Device|",
      "[OPTRACE]|2516|8||cpp|1620705813857|END|Find & Load Device|",
      "[OPTRACE]|2516|9||cpp|1620705816531|END|Add Device|",
      "[OPTRACE]|25530|1022|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709321101|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25530|1023|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709321103|START|Creating in-memory project|",
      "[OPTRACE]|25530|1024|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709328637|END|Creating in-memory project|",
      "[OPTRACE]|25530|1025|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709328637|START|Adding files|",
      "[OPTRACE]|25530|1026|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709338646|END|Adding files|",
      "[OPTRACE]|25530|1027|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709338660|START|synth_design|",
      "[OPTRACE]|25530|1028|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709476960|END|synth_design|",
      "[OPTRACE]|25530|1029|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709477013|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25530|1030|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709478082|END|write_checkpoint|",
      "[OPTRACE]|25530|1031|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709478082|START|synth reports|REPORT",
      "[OPTRACE]|25530|1032|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709478082|END|synth reports|",
      "[OPTRACE]|25530|1033|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620709478636|END|my_rm_synth_1|",
      "[OPTRACE]|26169|1034|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709488971|START|Implementation|ROLLUP_1",
      "[OPTRACE]|26169|1035|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709488971|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|26169|1036|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709488972|START|Design Initialization: pre hook|",
      "[OPTRACE]|26169|1037|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709488988|END|Design Initialization: pre hook|",
      "[OPTRACE]|26169|1038|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709488988|START|create in-memory project|",
      "[OPTRACE]|26169|1039|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709489272|END|create in-memory project|",
      "[OPTRACE]|26169|1040|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709489272|START|set parameters|",
      "[OPTRACE]|26169|1041|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709496493|END|set parameters|",
      "[OPTRACE]|26169|1042|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709496493|START|add files|",
      "[OPTRACE]|26169|1043|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709508098|START|read constraints: implementation|",
      "[OPTRACE]|26169|1044|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709508103|END|read constraints: implementation|",
      "[OPTRACE]|26169|1045|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709508103|END|add files|",
      "[OPTRACE]|26169|1046|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620709508103|START|link_design|",
      "[OPTRACE]|26169|1047|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172841|END|link_design|",
      "[OPTRACE]|26169|1048|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172841|START|gray box cells|",
      "[OPTRACE]|26169|1049|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172841|END|gray box cells|",
      "[OPTRACE]|26169|1050|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172841|START|Design Initialization: post hook|",
      "[OPTRACE]|26169|1051|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172962|END|Design Initialization: post hook|",
      "[OPTRACE]|26169|1052|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172962|START|init_design_reports|REPORT",
      "[OPTRACE]|26169|1053|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172962|END|init_design_reports|",
      "[OPTRACE]|26169|1054|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710172962|START|init_design_write_hwdef|",
      "[OPTRACE]|26169|1055|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710178173|END|init_design_write_hwdef|",
      "[OPTRACE]|26169|1056|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710178174|END|Phase: Init Design|",
      "[OPTRACE]|26169|1057|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710178174|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|26169|1058|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710178174|START|Opt Design: pre hook|",
      "[OPTRACE]|26169|1059|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710212228|END|Opt Design: pre hook|",
      "[OPTRACE]|26169|1060|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710212228|START|read constraints: opt_design|",
      "[OPTRACE]|26169|1061|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710212228|END|read constraints: opt_design|",
      "[OPTRACE]|26169|1062|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620710212228|START|opt_design|",
      "[OPTRACE]|26169|1079|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711314213|END|opt_design|",
      "[OPTRACE]|26169|1080|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711314213|START|read constraints: opt_design_post|",
      "[OPTRACE]|26169|1081|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711314213|END|read constraints: opt_design_post|",
      "[OPTRACE]|26169|1082|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711314213|START|Opt Design: post hook|",
      "[OPTRACE]|26169|1083|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317434|END|Opt Design: post hook|",
      "[OPTRACE]|26169|1084|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317434|START|opt_design reports|REPORT",
      "[OPTRACE]|26169|1085|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317434|END|opt_design reports|",
      "[OPTRACE]|26169|1086|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317435|END|Phase: Opt Design|",
      "[OPTRACE]|26169|1087|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317435|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|26169|1088|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317435|START|Place Design: pre hook|",
      "[OPTRACE]|26169|1089|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|END|Place Design: pre hook|",
      "[OPTRACE]|26169|1090|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|START|read constraints: place_design|",
      "[OPTRACE]|26169|1091|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|END|read constraints: place_design|",
      "[OPTRACE]|26169|1092|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|START|implement_debug_core|",
      "[OPTRACE]|26169|1093|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|END|implement_debug_core|",
      "[OPTRACE]|26169|1094|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620711317462|START|place_design|",
      "[OPTRACE]|26169|1095|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713437576|END|place_design|",
      "[OPTRACE]|26169|1096|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713437576|START|read constraints: place_design_post|",
      "[OPTRACE]|26169|1097|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713437576|END|read constraints: place_design_post|",
      "[OPTRACE]|26169|1098|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713437576|START|Place Design: post hook|",
      "[OPTRACE]|26169|1099|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484213|END|Place Design: post hook|",
      "[OPTRACE]|26169|1100|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484213|START|place_design reports|REPORT",
      "[OPTRACE]|26169|1101|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484213|END|place_design reports|",
      "[OPTRACE]|26169|1102|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484214|END|Phase: Place Design|",
      "[OPTRACE]|26169|1103|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484214|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|26169|1104|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484214|START|read constraints: phys_opt_design|",
      "[OPTRACE]|26169|1105|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484214|END|read constraints: phys_opt_design|",
      "[OPTRACE]|26169|1106|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713484214|START|phys_opt_design|",
      "[OPTRACE]|26169|1107|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563520|END|phys_opt_design|",
      "[OPTRACE]|26169|1108|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563520|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|26169|1109|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563520|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|26169|1110|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563520|START|phys_opt_design report|REPORT",
      "[OPTRACE]|26169|1111|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563520|END|phys_opt_design report|",
      "[OPTRACE]|26169|1112|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563521|END|Phase: Physical Opt Design|",
      "[OPTRACE]|26169|1113|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563521|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|26169|1114|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563521|START|read constraints: route_design|",
      "[OPTRACE]|26169|1115|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563521|END|read constraints: route_design|",
      "[OPTRACE]|26169|1116|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620713563521|START|route_design|",
      "[OPTRACE]|26169|1117|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715276874|END|route_design|",
      "[OPTRACE]|26169|1118|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715276874|START|read constraints: route_design_post|",
      "[OPTRACE]|26169|1119|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715276874|END|read constraints: route_design_post|",
      "[OPTRACE]|26169|1120|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715276875|START|Route Design: post hook|",
      "[OPTRACE]|26169|1121|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715410426|END|Route Design: post hook|",
      "[OPTRACE]|26169|1122|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715410426|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|26169|1123|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715565256|END|Route Design: write_checkpoint|",
      "[OPTRACE]|26169|1124|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715565256|START|route_design reports|REPORT",
      "[OPTRACE]|26169|1125|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592827|END|route_design reports|",
      "[OPTRACE]|26169|1126|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592827|START|route_design misc|",
      "[OPTRACE]|26169|1127|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592828|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|26169|1128|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592828|END|route_design write_checkpoint|",
      "[OPTRACE]|26169|1129|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592828|END|route_design misc|",
      "[OPTRACE]|26169|1130|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592829|END|Phase: Route Design|",
      "[OPTRACE]|26169|1131|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620715592829|END|Implementation|",
      "[OPTRACE]|27229|1063|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710794278|START|xsdbm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27229|1064|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710794279|START|Creating in-memory project|",
      "[OPTRACE]|27229|1065|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710801788|END|Creating in-memory project|",
      "[OPTRACE]|27229|1066|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710801788|START|Adding files|",
      "[OPTRACE]|27229|1067|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710802280|END|Adding files|",
      "[OPTRACE]|27229|1068|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710802281|START|Configure IP Cache|",
      "[OPTRACE]|27229|1069|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710802318|END|Configure IP Cache|",
      "[OPTRACE]|27229|1070|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710802319|START|synth_design|",
      "[OPTRACE]|27229|1071|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710972604|END|synth_design|",
      "[OPTRACE]|27229|1072|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710972604|START|Write IP Cache|",
      "[OPTRACE]|27229|1073|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710973394|END|Write IP Cache|",
      "[OPTRACE]|27229|1074|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710973396|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27229|1075|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710973741|END|write_checkpoint|",
      "[OPTRACE]|27229|1076|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710973741|START|synth reports|REPORT",
      "[OPTRACE]|27229|1077|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710973741|END|synth reports|",
      "[OPTRACE]|27229|1078|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-26169-ip-172-31-1-76.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620710974068|END|xsdbm_synth_1|",
      "[OPTRACE]|3167|1132|runPlatformLinker|cpp|1620715601542|START|Generate Resource Availability Report|",
      "[OPTRACE]|3167|1133||cpp|1620715601543|END|Generate Resource Availability Report|",
      "[OPTRACE]|3167|1134||cpp|1620715601543|END|runPlatformLinker|",
      "[OPTRACE]|3167|1135||cpp|1620715601699|END|vpl|",
      "[OPTRACE]|3167|22|main|cpp|1620705831276|START|vpl|",
      "[OPTRACE]|3167|23|runPlatformLinker|cpp|1620705831389|START|runPlatformLinker|",
      "[OPTRACE]|3167|24|setupBinaryForLink|cpp|1620705831389|START|Create Solution|",
      "[OPTRACE]|3167|25||cpp|1620705831393|END|Create Solution|",
      "[OPTRACE]|3167|26|setupBinaryForLink|cpp|1620705831393|START|Add platform|",
      "[OPTRACE]|3167|27||cpp|1620705834303|END|Add platform|",
      "[OPTRACE]|3167|28|setupBinaryForLink|cpp|1620705834304|START|Create Binary|",
      "[OPTRACE]|3167|29||cpp|1620705834304|END|Create Binary|",
      "[OPTRACE]|3167|30|setupBinaryForLink|cpp|1620705834304|START|Create Kernels|",
      "[OPTRACE]|3167|31||cpp|1620705834306|END|Create Kernels|",
      "[OPTRACE]|3167|32|runPlatformLinker|cpp|1620705834313|START|Process Kernels|",
      "[OPTRACE]|3167|33||cpp|1620705834313|END|Process Kernels|",
      "[OPTRACE]|3167|34|runPlatformLinker|cpp|1620705834313|START|Process Kernel Debug|",
      "[OPTRACE]|3167|35||cpp|1620705834313|END|Process Kernel Debug|",
      "[OPTRACE]|3167|36|runPlatformLinker|cpp|1620705834313|START|Set Kernel Debug|",
      "[OPTRACE]|3167|37||cpp|1620705834313|END|Set Kernel Debug|",
      "[OPTRACE]|3167|38|runPlatformLinker|cpp|1620705834313|START|Set Miscellaneous|",
      "[OPTRACE]|3167|39||cpp|1620705834313|END|Set Miscellaneous|",
      "[OPTRACE]|3167|40|run|cpp|1620705834313|START|Extract Platform|",
      "[OPTRACE]|3167|41||cpp|1620705835732|END|Extract Platform|",
      "[OPTRACE]|3324|42|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/vpl.tcl|vivado_impl|1620705844862|START|Implementation|ROLLUP_1",
      "[OPTRACE]|3324|43|ipirun.tcl|vpl|1620705844937|START|ipirun|ROLLUP_0",
      "[OPTRACE]|3324|44|ipirun.tcl|vpl|1620705844938|END|ipirun|",
      "[OPTRACE]|3324|45|ipirun.tcl|vpl|1620705844947|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|3324|46|ipirun.tcl|vpl|1620705844948|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|3324|47|ipirun.tcl|vpl|1620705844948|START|Create project|",
      "[OPTRACE]|3324|48|ipirun.tcl|vpl|1620705847154|END|Create project|",
      "[OPTRACE]|3324|49|ipirun.tcl|vpl|1620705847156|START|Create IP caching environment|",
      "[OPTRACE]|3324|50|ipirun.tcl|vpl|1620705860100|END|Create IP caching environment|",
      "[OPTRACE]|3324|51|ipirun.tcl|vpl|1620705860100|START|Import/add dynamic BD|",
      "[OPTRACE]|3324|52|ipirun.tcl|vpl|1620705883456|END|Import/add dynamic BD|",
      "[OPTRACE]|3324|53|ipirun.tcl|vpl|1620705883456|START|Open BD and insert kernels|",
      "[OPTRACE]|3324|54|ipirun.tcl|vpl|1620705951332|END|Open BD and insert kernels|",
      "[OPTRACE]|3324|55|ipirun.tcl|vpl|1620705951333|START|Add debug/profiling support|",
      "[OPTRACE]|3324|56|ipirun.tcl|vpl|1620705955092|END|Add debug/profiling support|",
      "[OPTRACE]|3324|57|ipirun.tcl|vpl|1620705955093|START|IPI address assignments|",
      "[OPTRACE]|3324|58|ipirun.tcl|vpl|1620705955094|END|IPI address assignments|",
      "[OPTRACE]|3324|59|ipirun.tcl|vpl|1620705955095|START|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|3324|60|ipirun.tcl|vpl|1620705955126|END|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|3324|61|ipirun.tcl|vpl|1620705955128|START|Save BD|",
      "[OPTRACE]|3324|62|ipirun.tcl|vpl|1620705955242|END|Save BD|",
      "[OPTRACE]|3324|63|ipirun.tcl|vpl|1620705955242|START|Create address map and debug IP profile files|",
      "[OPTRACE]|3324|64|ipirun.tcl|vpl|1620705955249|END|Create address map and debug IP profile files|",
      "[OPTRACE]|3324|65|ipirun.tcl|vpl|1620705955250|START|Generate output products|",
      "[OPTRACE]|3324|66|ipirun.tcl|vpl|1620706224004|END|Generate output products|",
      "[OPTRACE]|3324|67|ipirun.tcl|vpl|1620706224006|START|Source report_commands_tcl|",
      "[OPTRACE]|3324|68|ipirun.tcl|vpl|1620706224471|END|Source report_commands_tcl|",
      "[OPTRACE]|3324|69|ipirun.tcl|vpl|1620706224471|START|Source synth_props_tcl|",
      "[OPTRACE]|4042|102|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706400895|END|synth_design|",
      "[OPTRACE]|4042|103|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706400895|START|Write IP Cache|",
      "[OPTRACE]|4042|107|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401508|END|Write IP Cache|",
      "[OPTRACE]|4042|109|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401509|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4042|110|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401660|END|write_checkpoint|",
      "[OPTRACE]|4042|112|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401661|START|synth reports|REPORT",
      "[OPTRACE]|4042|114|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401661|END|synth reports|",
      "[OPTRACE]|4042|117|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706401866|END|cl_clk_extra_a1_125Mhz_reset_0_synth_1|",
      "[OPTRACE]|4042|74|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706246399|START|cl_clk_extra_a1_125Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4042|75|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706246402|START|Creating in-memory project|",
      "[OPTRACE]|4042|80|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254382|END|Creating in-memory project|",
      "[OPTRACE]|4042|81|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254382|START|Adding files|",
      "[OPTRACE]|4042|86|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254777|END|Adding files|",
      "[OPTRACE]|4042|87|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254778|START|Configure IP Cache|",
      "[OPTRACE]|4042|88|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254780|END|Configure IP Cache|",
      "[OPTRACE]|4042|89|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620706254780|START|synth_design|",
      "[OPTRACE]|4043|118|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706401936|END|synth_design|",
      "[OPTRACE]|4043|119|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706401936|START|Write IP Cache|",
      "[OPTRACE]|4043|122|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402378|END|Write IP Cache|",
      "[OPTRACE]|4043|123|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402378|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4043|124|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402594|END|write_checkpoint|",
      "[OPTRACE]|4043|125|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402594|START|synth reports|REPORT",
      "[OPTRACE]|4043|126|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402594|END|synth reports|",
      "[OPTRACE]|4043|127|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706402789|END|cl_util_vector_logic_0_0_synth_1|",
      "[OPTRACE]|4043|72|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706245881|START|cl_util_vector_logic_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4043|73|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706245886|START|Creating in-memory project|",
      "[OPTRACE]|4043|90|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255045|END|Creating in-memory project|",
      "[OPTRACE]|4043|91|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255046|START|Adding files|",
      "[OPTRACE]|4043|92|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255409|END|Adding files|",
      "[OPTRACE]|4043|93|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255409|START|Configure IP Cache|",
      "[OPTRACE]|4043|94|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255410|END|Configure IP Cache|",
      "[OPTRACE]|4043|95|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620706255410|START|synth_design|",
      "[OPTRACE]|4044|104|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706400931|END|synth_design|",
      "[OPTRACE]|4044|105|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706400931|START|Write IP Cache|",
      "[OPTRACE]|4044|106|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401508|END|Write IP Cache|",
      "[OPTRACE]|4044|108|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401508|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4044|111|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401660|END|write_checkpoint|",
      "[OPTRACE]|4044|113|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401661|START|synth reports|REPORT",
      "[OPTRACE]|4044|115|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401661|END|synth reports|",
      "[OPTRACE]|4044|116|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706401854|END|cl_clk_extra_b0_250Mhz_reset_0_synth_1|",
      "[OPTRACE]|4044|70|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706245841|START|cl_clk_extra_b0_250Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4044|71|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706245848|START|Creating in-memory project|",
      "[OPTRACE]|4044|78|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254225|END|Creating in-memory project|",
      "[OPTRACE]|4044|79|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254225|START|Adding files|",
      "[OPTRACE]|4044|82|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254657|END|Adding files|",
      "[OPTRACE]|4044|83|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254658|START|Configure IP Cache|",
      "[OPTRACE]|4044|84|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254660|END|Configure IP Cache|",
      "[OPTRACE]|4044|85|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620706254660|START|synth_design|",
      "[OPTRACE]|4045|100|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255928|END|Configure IP Cache|",
      "[OPTRACE]|4045|101|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255928|START|synth_design|",
      "[OPTRACE]|4045|120|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402374|END|synth_design|",
      "[OPTRACE]|4045|121|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402374|START|Write IP Cache|",
      "[OPTRACE]|4045|128|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402828|END|Write IP Cache|",
      "[OPTRACE]|4045|129|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402829|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4045|130|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402984|END|write_checkpoint|",
      "[OPTRACE]|4045|131|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402984|START|synth reports|REPORT",
      "[OPTRACE]|4045|132|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706402984|END|synth reports|",
      "[OPTRACE]|4045|133|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706403172|END|cl_clk_extra_c0_500Mhz_reset_0_synth_1|",
      "[OPTRACE]|4045|76|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706246471|START|cl_clk_extra_c0_500Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4045|77|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706246474|START|Creating in-memory project|",
      "[OPTRACE]|4045|96|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255538|END|Creating in-memory project|",
      "[OPTRACE]|4045|97|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255538|START|Adding files|",
      "[OPTRACE]|4045|98|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255926|END|Adding files|",
      "[OPTRACE]|4045|99|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620706255926|START|Configure IP Cache|",
      "[OPTRACE]|5039|136|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706411885|START|cl_clk_main_a0_250Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5039|137|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706411887|START|Creating in-memory project|",
      "[OPTRACE]|5039|148|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420339|END|Creating in-memory project|",
      "[OPTRACE]|5039|149|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420339|START|Adding files|",
      "[OPTRACE]|5039|150|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420721|END|Adding files|",
      "[OPTRACE]|5039|151|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420722|START|Configure IP Cache|",
      "[OPTRACE]|5039|152|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420728|END|Configure IP Cache|",
      "[OPTRACE]|5039|153|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620706420728|END|cl_clk_main_a0_250Mhz_reset_0_synth_1|",
      "[OPTRACE]|5204|134|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706411030|START|cl_util_vector_logic_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5204|135|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706411033|START|Creating in-memory project|",
      "[OPTRACE]|5204|142|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706419833|END|Creating in-memory project|",
      "[OPTRACE]|5204|143|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706419834|START|Adding files|",
      "[OPTRACE]|5204|144|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706420282|END|Adding files|",
      "[OPTRACE]|5204|145|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706420283|START|Configure IP Cache|",
      "[OPTRACE]|5204|146|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706420284|END|Configure IP Cache|",
      "[OPTRACE]|5204|147|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706420284|START|synth_design|",
      "[OPTRACE]|5204|174|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706559439|END|synth_design|",
      "[OPTRACE]|5204|175|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706559439|START|Write IP Cache|",
      "[OPTRACE]|5204|176|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706559873|END|Write IP Cache|",
      "[OPTRACE]|5204|177|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706559873|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5204|178|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706560028|END|write_checkpoint|",
      "[OPTRACE]|5204|179|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706560028|START|synth reports|REPORT",
      "[OPTRACE]|5204|180|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706560028|END|synth reports|",
      "[OPTRACE]|5204|181|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620706560215|END|cl_util_vector_logic_1_0_synth_1|",
      "[OPTRACE]|5440|140|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706413258|START|cl_regslice_h2c_dw512_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5440|141|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706413260|START|Creating in-memory project|",
      "[OPTRACE]|5440|156|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421441|END|Creating in-memory project|",
      "[OPTRACE]|5440|157|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421442|START|Adding files|",
      "[OPTRACE]|5440|158|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421897|END|Adding files|",
      "[OPTRACE]|5440|159|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421898|START|Configure IP Cache|",
      "[OPTRACE]|5440|160|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421901|END|Configure IP Cache|",
      "[OPTRACE]|5440|161|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706421902|START|synth_design|",
      "[OPTRACE]|5440|182|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706564585|END|synth_design|",
      "[OPTRACE]|5440|183|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706564585|START|Write IP Cache|",
      "[OPTRACE]|5440|184|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565281|END|Write IP Cache|",
      "[OPTRACE]|5440|185|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565282|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5440|186|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565662|END|write_checkpoint|",
      "[OPTRACE]|5440|187|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565662|START|synth reports|REPORT",
      "[OPTRACE]|5440|188|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565662|END|synth reports|",
      "[OPTRACE]|5440|189|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620706565971|END|cl_regslice_h2c_dw512_0_synth_1|",
      "[OPTRACE]|5527|138|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706412673|START|cl_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5527|139|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706412677|START|Creating in-memory project|",
      "[OPTRACE]|5527|154|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706421223|END|Creating in-memory project|",
      "[OPTRACE]|5527|155|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706421223|START|Adding files|",
      "[OPTRACE]|5527|162|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706422144|END|Adding files|",
      "[OPTRACE]|5527|163|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706422145|START|Configure IP Cache|",
      "[OPTRACE]|5527|164|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706422235|END|Configure IP Cache|",
      "[OPTRACE]|5527|165|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706422236|START|synth_design|",
      "[OPTRACE]|5527|206|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608102|END|synth_design|",
      "[OPTRACE]|5527|207|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608102|START|Write IP Cache|",
      "[OPTRACE]|5527|208|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608752|END|Write IP Cache|",
      "[OPTRACE]|5527|209|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608752|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5527|210|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608993|END|write_checkpoint|",
      "[OPTRACE]|5527|211|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608993|START|synth reports|REPORT",
      "[OPTRACE]|5527|212|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706608993|END|synth reports|",
      "[OPTRACE]|5527|213|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620706609248|END|cl_xbar_2_synth_1|",
      "[OPTRACE]|5625|166|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706429947|START|cl_vdot_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5625|167|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706429952|START|Creating in-memory project|",
      "[OPTRACE]|5625|168|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706438633|END|Creating in-memory project|",
      "[OPTRACE]|5625|169|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706438633|START|Adding files|",
      "[OPTRACE]|5625|170|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706439096|END|Adding files|",
      "[OPTRACE]|5625|171|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706439097|START|Configure IP Cache|",
      "[OPTRACE]|5625|172|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706439099|END|Configure IP Cache|",
      "[OPTRACE]|5625|173|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706439099|START|synth_design|",
      "[OPTRACE]|5625|222|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706716891|END|synth_design|",
      "[OPTRACE]|5625|223|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706716891|START|Write IP Cache|",
      "[OPTRACE]|5625|232|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706725332|END|Write IP Cache|",
      "[OPTRACE]|5625|233|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706725338|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5625|242|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706731334|END|write_checkpoint|",
      "[OPTRACE]|5625|243|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706731335|START|synth reports|REPORT",
      "[OPTRACE]|5625|244|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706731335|END|synth reports|",
      "[OPTRACE]|5625|247|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620706733801|END|cl_vdot_1_0_synth_1|",
      "[OPTRACE]|6231|190|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706569731|START|cl_axi_clk_metadata_ocl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6231|191|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706569736|START|Creating in-memory project|",
      "[OPTRACE]|6231|194|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706578708|END|Creating in-memory project|",
      "[OPTRACE]|6231|195|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706578708|START|Adding files|",
      "[OPTRACE]|6231|196|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706579423|END|Adding files|",
      "[OPTRACE]|6231|197|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706579425|START|Configure IP Cache|",
      "[OPTRACE]|6231|198|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706579426|END|Configure IP Cache|",
      "[OPTRACE]|6231|199|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706579426|START|synth_design|",
      "[OPTRACE]|6231|224|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706721697|END|synth_design|",
      "[OPTRACE]|6231|225|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706721698|START|Write IP Cache|",
      "[OPTRACE]|6231|226|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722204|END|Write IP Cache|",
      "[OPTRACE]|6231|227|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722205|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6231|228|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722417|END|write_checkpoint|",
      "[OPTRACE]|6231|229|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722418|START|synth reports|REPORT",
      "[OPTRACE]|6231|230|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722418|END|synth reports|",
      "[OPTRACE]|6231|231|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620706722694|END|cl_axi_clk_metadata_ocl_0_synth_1|",
      "[OPTRACE]|6518|192|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706575624|START|cl_regslice_profile_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6518|193|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706575627|START|Creating in-memory project|",
      "[OPTRACE]|6518|200|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584376|END|Creating in-memory project|",
      "[OPTRACE]|6518|201|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584376|START|Adding files|",
      "[OPTRACE]|6518|202|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584848|END|Adding files|",
      "[OPTRACE]|6518|203|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584849|START|Configure IP Cache|",
      "[OPTRACE]|6518|204|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584851|END|Configure IP Cache|",
      "[OPTRACE]|6518|205|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706584851|START|synth_design|",
      "[OPTRACE]|6518|234|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706728141|END|synth_design|",
      "[OPTRACE]|6518|235|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706728141|START|Write IP Cache|",
      "[OPTRACE]|6518|236|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706728793|END|Write IP Cache|",
      "[OPTRACE]|6518|237|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706728794|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6518|238|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706729052|END|write_checkpoint|",
      "[OPTRACE]|6518|239|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706729052|START|synth reports|REPORT",
      "[OPTRACE]|6518|240|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706729052|END|synth reports|",
      "[OPTRACE]|6518|241|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620706729318|END|cl_regslice_profile_null_0_synth_1|",
      "[OPTRACE]|6809|214|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706619181|START|cl_axi_clk_metadata_pcis_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6809|215|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706619186|START|Creating in-memory project|",
      "[OPTRACE]|6809|216|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628263|END|Creating in-memory project|",
      "[OPTRACE]|6809|217|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628263|START|Adding files|",
      "[OPTRACE]|6809|218|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628904|END|Adding files|",
      "[OPTRACE]|6809|219|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628905|START|Configure IP Cache|",
      "[OPTRACE]|6809|220|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628906|END|Configure IP Cache|",
      "[OPTRACE]|6809|221|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706628906|START|synth_design|",
      "[OPTRACE]|6809|270|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706771683|END|synth_design|",
      "[OPTRACE]|6809|271|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706771683|START|Write IP Cache|",
      "[OPTRACE]|6809|272|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772417|END|Write IP Cache|",
      "[OPTRACE]|6809|273|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772417|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6809|274|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772718|END|write_checkpoint|",
      "[OPTRACE]|6809|275|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772719|START|synth reports|REPORT",
      "[OPTRACE]|6809|276|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772719|END|synth reports|",
      "[OPTRACE]|6809|277|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620706772991|END|cl_axi_clk_metadata_pcis_0_synth_1|",
      "[OPTRACE]|7410|245|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706732303|START|bd_3329_vip_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7410|246|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706732306|START|Creating in-memory project|",
      "[OPTRACE]|7410|250|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706740872|END|Creating in-memory project|",
      "[OPTRACE]|7410|251|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706740872|START|Adding files|",
      "[OPTRACE]|7410|252|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706741298|END|Adding files|",
      "[OPTRACE]|7410|253|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706741299|START|Configure IP Cache|",
      "[OPTRACE]|7410|254|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706741301|END|Configure IP Cache|",
      "[OPTRACE]|7410|255|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706741301|START|synth_design|",
      "[OPTRACE]|7410|286|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706886904|END|synth_design|",
      "[OPTRACE]|7410|287|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706886904|START|Write IP Cache|",
      "[OPTRACE]|7410|288|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706887593|END|Write IP Cache|",
      "[OPTRACE]|7410|289|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706887593|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7410|290|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706887860|END|write_checkpoint|",
      "[OPTRACE]|7410|291|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706887860|START|synth reports|REPORT",
      "[OPTRACE]|7410|292|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706887860|END|synth reports|",
      "[OPTRACE]|7410|293|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620706888169|END|bd_3329_vip_S00_AXI_0_synth_1|",
      "[OPTRACE]|7722|248|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706738884|START|bd_3329_interconnect_s01_axi_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7722|249|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706738887|START|Creating in-memory project|",
      "[OPTRACE]|7722|258|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706747344|END|Creating in-memory project|",
      "[OPTRACE]|7722|259|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706747344|START|Adding files|",
      "[OPTRACE]|7722|260|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706749020|END|Adding files|",
      "[OPTRACE]|7722|261|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706749022|START|Configure IP Cache|",
      "[OPTRACE]|7722|262|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706749076|END|Configure IP Cache|",
      "[OPTRACE]|7722|263|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620706749076|START|synth_design|",
      "[OPTRACE]|7722|314|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707053790|END|synth_design|",
      "[OPTRACE]|7722|315|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707053790|START|Write IP Cache|",
      "[OPTRACE]|7722|327|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707068626|END|Write IP Cache|",
      "[OPTRACE]|7722|328|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707068640|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7722|330|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707078269|END|write_checkpoint|",
      "[OPTRACE]|7722|331|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707078269|START|synth reports|REPORT",
      "[OPTRACE]|7722|332|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707078269|END|synth reports|",
      "[OPTRACE]|7722|335|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620707083379|END|bd_3329_interconnect_s01_axi_0_synth_1|",
      "[OPTRACE]|7911|256|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706743530|START|bd_3329_interconnect_ddr4_mem02_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7911|257|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706743534|START|Creating in-memory project|",
      "[OPTRACE]|7911|264|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706752699|END|Creating in-memory project|",
      "[OPTRACE]|7911|265|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706752699|START|Adding files|",
      "[OPTRACE]|7911|266|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706754394|END|Adding files|",
      "[OPTRACE]|7911|267|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706754396|START|Configure IP Cache|",
      "[OPTRACE]|7911|268|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706754439|END|Configure IP Cache|",
      "[OPTRACE]|7911|269|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620706754439|START|synth_design|",
      "[OPTRACE]|7911|302|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707009723|END|synth_design|",
      "[OPTRACE]|7911|303|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707009723|START|Write IP Cache|",
      "[OPTRACE]|7911|304|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707023609|END|Write IP Cache|",
      "[OPTRACE]|7911|305|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707023619|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7911|306|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707032029|END|write_checkpoint|",
      "[OPTRACE]|7911|307|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707032029|START|synth reports|REPORT",
      "[OPTRACE]|7911|308|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707032029|END|synth reports|",
      "[OPTRACE]|7911|309|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620707036144|END|bd_3329_interconnect_ddr4_mem02_0_synth_1|",
      "[OPTRACE]|8202|278|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706782886|START|bd_3329_interconnect_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8202|279|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706782889|START|Creating in-memory project|",
      "[OPTRACE]|8202|280|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706791693|END|Creating in-memory project|",
      "[OPTRACE]|8202|281|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706791693|START|Adding files|",
      "[OPTRACE]|8202|282|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706793592|END|Adding files|",
      "[OPTRACE]|8202|283|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706793594|START|Configure IP Cache|",
      "[OPTRACE]|8202|284|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706793645|END|Configure IP Cache|",
      "[OPTRACE]|8202|285|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620706793646|START|synth_design|",
      "[OPTRACE]|8202|310|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707043509|END|synth_design|",
      "[OPTRACE]|8202|311|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707043510|START|Write IP Cache|",
      "[OPTRACE]|8202|322|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707057817|END|Write IP Cache|",
      "[OPTRACE]|8202|323|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707057826|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8202|324|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707067221|END|write_checkpoint|",
      "[OPTRACE]|8202|325|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707067221|START|synth reports|REPORT",
      "[OPTRACE]|8202|326|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707067221|END|synth reports|",
      "[OPTRACE]|8202|329|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620707071665|END|bd_3329_interconnect_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|8808|294|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706897433|START|bd_3329_interconnect_s00_axi_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8808|295|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706897437|START|Creating in-memory project|",
      "[OPTRACE]|8808|296|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706906023|END|Creating in-memory project|",
      "[OPTRACE]|8808|297|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706906024|START|Adding files|",
      "[OPTRACE]|8808|298|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706907772|END|Adding files|",
      "[OPTRACE]|8808|299|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706907774|START|Configure IP Cache|",
      "[OPTRACE]|8808|300|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706907815|END|Configure IP Cache|",
      "[OPTRACE]|8808|301|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620706907816|START|synth_design|",
      "[OPTRACE]|8808|366|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707223285|END|synth_design|",
      "[OPTRACE]|8808|367|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707223286|START|Write IP Cache|",
      "[OPTRACE]|8808|384|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707241205|END|Write IP Cache|",
      "[OPTRACE]|8808|385|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707241216|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8808|396|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707253167|END|write_checkpoint|",
      "[OPTRACE]|8808|397|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707253167|START|synth reports|REPORT",
      "[OPTRACE]|8808|398|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707253167|END|synth reports|",
      "[OPTRACE]|8808|407|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620707259692|END|bd_3329_interconnect_s00_axi_0_synth_1|",
      "[OPTRACE]|9178|312|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707046923|START|bd_3329_psr_aclk1_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9178|313|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707046926|START|Creating in-memory project|",
      "[OPTRACE]|9178|316|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055230|END|Creating in-memory project|",
      "[OPTRACE]|9178|317|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055230|START|Adding files|",
      "[OPTRACE]|9178|318|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055641|END|Adding files|",
      "[OPTRACE]|9178|319|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055642|START|Configure IP Cache|",
      "[OPTRACE]|9178|320|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055643|END|Configure IP Cache|",
      "[OPTRACE]|9178|321|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707055644|START|synth_design|",
      "[OPTRACE]|9178|350|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707199740|END|synth_design|",
      "[OPTRACE]|9178|351|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707199740|START|Write IP Cache|",
      "[OPTRACE]|9178|352|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200291|END|Write IP Cache|",
      "[OPTRACE]|9178|353|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200292|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9178|354|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200460|END|write_checkpoint|",
      "[OPTRACE]|9178|355|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200460|START|synth reports|REPORT",
      "[OPTRACE]|9178|356|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200460|END|synth reports|",
      "[OPTRACE]|9178|357|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620707200763|END|bd_3329_psr_aclk1_SLR1_0_synth_1|",
      "[OPTRACE]|9567|333|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707081225|START|bd_3329_psr_aclk_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9567|334|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707081228|START|Creating in-memory project|",
      "[OPTRACE]|9567|336|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707089853|END|Creating in-memory project|",
      "[OPTRACE]|9567|337|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707089853|START|Adding files|",
      "[OPTRACE]|9567|338|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707090298|END|Adding files|",
      "[OPTRACE]|9567|339|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707090299|START|Configure IP Cache|",
      "[OPTRACE]|9567|340|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707090301|END|Configure IP Cache|",
      "[OPTRACE]|9567|341|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707090301|START|synth_design|",
      "[OPTRACE]|9567|370|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707234377|END|synth_design|",
      "[OPTRACE]|9567|371|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707234377|START|Write IP Cache|",
      "[OPTRACE]|9567|372|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707234887|END|Write IP Cache|",
      "[OPTRACE]|9567|373|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707234887|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9567|374|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707235048|END|write_checkpoint|",
      "[OPTRACE]|9567|375|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707235048|START|synth reports|REPORT",
      "[OPTRACE]|9567|376|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707235048|END|synth reports|",
      "[OPTRACE]|9567|377|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620707235304|END|bd_3329_psr_aclk_SLR2_0_synth_1|",
      "[OPTRACE]|9756|342|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707093223|START|bd_3329_psr_aclk_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9756|343|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707093226|START|Creating in-memory project|",
      "[OPTRACE]|9756|344|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102225|END|Creating in-memory project|",
      "[OPTRACE]|9756|345|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102225|START|Adding files|",
      "[OPTRACE]|9756|346|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102622|END|Adding files|",
      "[OPTRACE]|9756|347|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102623|START|Configure IP Cache|",
      "[OPTRACE]|9756|348|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102626|END|Configure IP Cache|",
      "[OPTRACE]|9756|349|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707102626|START|synth_design|",
      "[OPTRACE]|9756|388|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246073|END|synth_design|",
      "[OPTRACE]|9756|389|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246073|START|Write IP Cache|",
      "[OPTRACE]|9756|390|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246672|END|Write IP Cache|",
      "[OPTRACE]|9756|391|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246673|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9756|392|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246867|END|write_checkpoint|",
      "[OPTRACE]|9756|393|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246867|START|synth reports|REPORT",
      "[OPTRACE]|9756|394|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707246867|END|synth reports|",
      "[OPTRACE]|9756|395|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620707247151|END|bd_3329_psr_aclk_SLR0_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM::SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

