Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: Counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Counter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Counter"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : Counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Desktop/session2/Counter.vhd" in Library work.
Entity <counter> compiled.
Entity <Counter> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Counter> in library <work> (Architecture <Behavioral>).
Entity <Counter> analyzed. Unit <Counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Counter>.
    Related source file is "/home/ise/Desktop/session2/Counter.vhd".
    Register <counterseg1sig> equivalent to <counterseg1> has been removed
    Register <counterseg2sig> equivalent to <counterseg2> has been removed
    Register <counterseg3sig> equivalent to <counterseg3> has been removed
    Register <counterseg4sig> equivalent to <counterseg4> has been removed
    Found 16x7-bit ROM for signal <seg_data_reg1>.
    Found 16x7-bit ROM for signal <seg_data_reg2>.
    Found 16x7-bit ROM for signal <seg_data_reg3>.
    Found 16x7-bit ROM for signal <seg_data_reg4>.
    Found 5-bit register for signal <seg_sel>.
    Found 7-bit register for signal <seg_data>.
    Found 1-bit register for signal <CLK10MS>.
    Found 17-bit comparator less for signal <CLK10MS$cmp_lt0000> created at line 49.
    Found 17-bit up counter for signal <count_div>.
    Found 24-bit up counter for signal <count_div0>.
    Found 4-bit register for signal <counterseg1>.
    Found 4-bit adder for signal <counterseg1$addsub0000> created at line 71.
    Found 4-bit register for signal <counterseg2>.
    Found 4-bit adder for signal <counterseg2$addsub0000> created at line 75.
    Found 4-bit register for signal <counterseg3>.
    Found 4-bit adder for signal <counterseg3$addsub0000> created at line 79.
    Found 4-bit register for signal <counterseg4>.
    Found 4-bit adder for signal <counterseg4$addsub0000> created at line 83.
    Found 24-bit comparator less for signal <counterseg4$cmp_lt0001> created at line 65.
    Found 4-bit comparator less for signal <counterseg4$cmp_lt0002> created at line 70.
    Found 4-bit comparator less for signal <counterseg4$cmp_lt0003> created at line 74.
    Found 4-bit comparator less for signal <counterseg4$cmp_lt0004> created at line 78.
    Found 4-bit comparator less for signal <counterseg4$cmp_lt0005> created at line 82.
    Found 3-bit register for signal <RefreshSEG>.
    Found 3-bit adder for signal <RefreshSEG$addsub0000> created at line 106.
    Found 3-bit comparator less for signal <RefreshSEG$cmp_lt0000> created at line 105.
    Found 1-bit register for signal <TIMER1S>.
    Summary:
	inferred   4 ROM(s).
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Counter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 4
# Counters                                             : 2
 17-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 6
 3-bit register                                        : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
# Comparators                                          : 7
 17-bit comparator less                                : 1
 24-bit comparator less                                : 1
 3-bit comparator less                                 : 1
 4-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_data_reg1> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_data_reg2> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_data_reg3> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_data_reg4> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 4
# Counters                                             : 2
 17-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 7
 17-bit comparator less                                : 1
 24-bit comparator less                                : 1
 3-bit comparator less                                 : 1
 4-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Counter, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Counter.ngr
Top Level Output File Name         : Counter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 242
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT3_L                      : 3
#      LUT4                        : 70
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 47
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 73
#      FD                          : 26
#      FDE                         : 1
#      FDR                         : 44
#      FDRS                        : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       75  out of   3584     2%  
 Number of Slice Flip Flops:             73  out of   7168     1%  
 Number of 4 input LUTs:                145  out of   7168     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    141     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gclk                               | BUFGP                  | 58    |
CLK10MS                            | NONE(seg_data_0)       | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.702ns (Maximum Frequency: 175.386MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gclk'
  Clock period: 5.702ns (frequency: 175.386MHz)
  Total number of paths / destination ports: 1414 / 100
-------------------------------------------------------------------------
Delay:               5.702ns (Levels of Logic = 4)
  Source:            counterseg2_3 (FF)
  Destination:       counterseg4_0 (FF)
  Source Clock:      gclk rising
  Destination Clock: gclk rising

  Data Path: counterseg2_3 to counterseg4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.626   1.245  counterseg2_3 (counterseg2_3)
     LUT4_D:I0->O          6   0.479   0.876  counterseg4_cmp_lt00031 (counterseg4_cmp_lt0003)
     LUT4:I3->O            1   0.479   0.740  counterseg4_mux0001<0>21_SW2_F (N53)
     LUT3_L:I2->LO         1   0.479   0.123  counterseg4_mux0001<0>21_SW21 (N31)
     LUT4:I3->O            1   0.479   0.000  counterseg4_mux0001<2> (counterseg4_mux0001<2>)
     FD:D                      0.176          counterseg4_2
    ----------------------------------------
    Total                      5.702ns (2.718ns logic, 2.984ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK10MS'
  Clock period: 4.533ns (frequency: 220.600MHz)
  Total number of paths / destination ports: 65 / 21
-------------------------------------------------------------------------
Delay:               4.533ns (Levels of Logic = 3)
  Source:            RefreshSEG_1 (FF)
  Destination:       seg_data_0 (FF)
  Source Clock:      CLK10MS rising
  Destination Clock: CLK10MS rising

  Data Path: RefreshSEG_1 to seg_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.626   1.483  RefreshSEG_1 (RefreshSEG_1)
     LUT4:I1->O            1   0.479   0.976  seg_data_mux0000<2>189 (seg_data_mux0000<2>189)
     LUT4:I0->O            1   0.479   0.000  seg_data_mux0000<2>1212_F (N57)
     MUXF5:I0->O           1   0.314   0.000  seg_data_mux0000<2>1212 (seg_data_mux0000<2>)
     FD:D                      0.176          seg_data_2
    ----------------------------------------
    Total                      4.533ns (2.074ns logic, 2.459ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK10MS'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            seg_sel_4 (FF)
  Destination:       seg_sel<4> (PAD)
  Source Clock:      CLK10MS rising

  Data Path: seg_sel_4 to seg_sel<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.626   0.745  seg_sel_4 (seg_sel_4)
     OBUF:I->O                 4.909          seg_sel_4_OBUF (seg_sel<4>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 1.16 secs
 
--> 


Total memory usage is 614316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

