<html><body>
<pre>
 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: Dff32b                              Date:  4- 1-2011,  3:28PM
Device Used: XA9572XL-15-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
32 /72  ( 44%) 32  /360  (  9%) 32 /216 ( 15%)   32 /72  ( 44%) 65 /72  ( 90%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           8/18        8/54        8/90      17/18
FB2           8/18        8/54        8/90      17/18
FB3           8/18        8/54        8/90      14/18
FB4           8/18        8/54        8/90      17/18
             -----       -----       -----      -----    
             32/72       32/216      32/360     65/72 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clock' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   32          32    |  I/O              :    59      66
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     65          65

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 32 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Q<12>               1     1     FB1_2   13   I/O     O       LOW  FAST RESET
Q<13>               1     1     FB1_4   20   I/O     O       LOW  FAST RESET
Q<14>               1     1     FB1_6   15   I/O     O       LOW  FAST RESET
Q<15>               1     1     FB1_8   17   I/O     O       LOW  FAST RESET
Q<16>               1     1     FB1_10  28   I/O     O       LOW  FAST RESET
Q<17>               1     1     FB1_13  36   I/O     O       LOW  FAST RESET
Q<18>               1     1     FB1_16  39   I/O     O       LOW  FAST RESET
Q<19>               1     1     FB1_18  40   I/O     O       LOW  FAST RESET
Q<22>               1     1     FB2_2   94   I/O     O       LOW  FAST RESET
Q<23>               1     1     FB2_4   93   I/O     O       LOW  FAST RESET
Q<24>               1     1     FB2_6   96   I/O     O       LOW  FAST RESET
Q<25>               1     1     FB2_8   97   I/O     O       LOW  FAST RESET
Q<26>               1     1     FB2_12  6    I/O     O       LOW  FAST RESET
Q<27>               1     1     FB2_14  9    I/O     O       LOW  FAST RESET
Q<28>               1     1     FB2_16  10   I/O     O       LOW  FAST RESET
Q<29>               1     1     FB2_18  92   I/O     O       LOW  FAST RESET
Q<31>               1     1     FB3_1   41   I/O     O       LOW  FAST RESET
Q<3>                1     1     FB3_4   50   I/O     O       LOW  FAST RESET
Q<4>                1     1     FB3_6   53   I/O     O       LOW  FAST RESET
Q<5>                1     1     FB3_8   37   I/O     O       LOW  FAST RESET
Q<6>                1     1     FB3_10  60   I/O     O       LOW  FAST RESET
Q<7>                1     1     FB3_12  61   I/O     O       LOW  FAST RESET
Q<8>                1     1     FB3_14  55   I/O     O       LOW  FAST RESET
Q<9>                1     1     FB3_16  64   I/O     O       LOW  FAST RESET
Q<0>                1     1     FB4_1   65   I/O     O       LOW  FAST RESET
Q<10>               1     1     FB4_4   72   I/O     O       LOW  FAST RESET
Q<11>               1     1     FB4_6   76   I/O     O       LOW  FAST RESET
Q<1>                1     1     FB4_8   70   I/O     O       LOW  FAST RESET
Q<20>               1     1     FB4_10  81   I/O     O       LOW  FAST RESET
Q<21>               1     1     FB4_12  82   I/O     O       LOW  FAST RESET
Q<2>                1     1     FB4_14  78   I/O     O       LOW  FAST RESET
Q<30>               1     1     FB4_16  86   I/O     O       LOW  FAST RESET

** 33 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
D<18>               FB1_1   16   I/O     I
D<3>                FB1_3   18   I/O     I
D<31>               FB1_5   14   I/O     I
D<24>               FB1_7   25   I/O     I
Clock               FB1_9   22~  GCK/I/O GCK
D<20>               FB1_11  23   GCK/I/O I
D<25>               FB1_14  27   GCK/I/O I
D<2>                FB1_15  29   I/O     I
D<7>                FB1_17  30   I/O     I
D<10>               FB2_1   87   I/O     I
D<21>               FB2_3   91   I/O     I
D<14>               FB2_5   95   I/O     I
D<30>               FB2_7   3    GTS/I/O I
D<11>               FB2_9   99   GSR/I/O I
D<22>               FB2_10  1    I/O     I
D<12>               FB2_11  4    GTS/I/O I
D<15>               FB2_13  8    I/O     I
D<16>               FB2_17  12   I/O     I
D<27>               FB3_7   54   I/O     I
D<5>                FB3_11  52   I/O     I
D<6>                FB3_13  63   I/O     I
D<23>               FB3_15  56   I/O     I
D<19>               FB3_17  58   I/O     I
D<4>                FB3_18  59   I/O     I
D<29>               FB4_2   67   I/O     I
D<1>                FB4_5   68   I/O     I
D<8>                FB4_7   77   I/O     I
D<17>               FB4_9   66   I/O     I
D<13>               FB4_11  74   I/O     I
D<26>               FB4_13  85   I/O     I
D<0>                FB4_15  89   I/O     I
D<9>                FB4_17  90   I/O     I
D<28>               FB4_18  79   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   16    I/O     I
Q<12>                 1       0     0   4     FB1_2   13    I/O     O
(unused)              0       0     0   5     FB1_3   18    I/O     I
Q<13>                 1       0     0   4     FB1_4   20    I/O     O
(unused)              0       0     0   5     FB1_5   14    I/O     I
Q<14>                 1       0     0   4     FB1_6   15    I/O     O
(unused)              0       0     0   5     FB1_7   25    I/O     I
Q<15>                 1       0     0   4     FB1_8   17    I/O     O
(unused)              0       0     0   5     FB1_9   22    GCK/I/O GCK
Q<16>                 1       0     0   4     FB1_10  28    I/O     O
(unused)              0       0     0   5     FB1_11  23    GCK/I/O I
(unused)              0       0     0   5     FB1_12  33    I/O     
Q<17>                 1       0     0   4     FB1_13  36    I/O     O
(unused)              0       0     0   5     FB1_14  27    GCK/I/O I
(unused)              0       0     0   5     FB1_15  29    I/O     I
Q<18>                 1       0     0   4     FB1_16  39    I/O     O
(unused)              0       0     0   5     FB1_17  30    I/O     I
Q<19>                 1       0     0   4     FB1_18  40    I/O     O

Signals Used by Logic in Function Block
  1: D<12>              4: D<15>              7: D<18> 
  2: D<13>              5: D<16>              8: D<19> 
  3: D<14>              6: D<17>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Q<12>                X....................................... 1
Q<13>                .X...................................... 1
Q<14>                ..X..................................... 1
Q<15>                ...X.................................... 1
Q<16>                ....X................................... 1
Q<17>                .....X.................................. 1
Q<18>                ......X................................. 1
Q<19>                .......X................................ 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   87    I/O     I
Q<22>                 1       0     0   4     FB2_2   94    I/O     O
(unused)              0       0     0   5     FB2_3   91    I/O     I
Q<23>                 1       0     0   4     FB2_4   93    I/O     O
(unused)              0       0     0   5     FB2_5   95    I/O     I
Q<24>                 1       0     0   4     FB2_6   96    I/O     O
(unused)              0       0     0   5     FB2_7   3     GTS/I/O I
Q<25>                 1       0     0   4     FB2_8   97    I/O     O
(unused)              0       0     0   5     FB2_9   99    GSR/I/O I
(unused)              0       0     0   5     FB2_10  1     I/O     I
(unused)              0       0     0   5     FB2_11  4     GTS/I/O I
Q<26>                 1       0     0   4     FB2_12  6     I/O     O
(unused)              0       0     0   5     FB2_13  8     I/O     I
Q<27>                 1       0     0   4     FB2_14  9     I/O     O
(unused)              0       0     0   5     FB2_15  11    I/O     
Q<28>                 1       0     0   4     FB2_16  10    I/O     O
(unused)              0       0     0   5     FB2_17  12    I/O     I
Q<29>                 1       0     0   4     FB2_18  92    I/O     O

Signals Used by Logic in Function Block
  1: D<22>              4: D<25>              7: D<28> 
  2: D<23>              5: D<26>              8: D<29> 
  3: D<24>              6: D<27>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Q<22>                X....................................... 1
Q<23>                .X...................................... 1
Q<24>                ..X..................................... 1
Q<25>                ...X.................................... 1
Q<26>                ....X................................... 1
Q<27>                .....X.................................. 1
Q<28>                ......X................................. 1
Q<29>                .......X................................ 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Q<31>                 1       0     0   4     FB3_1   41    I/O     O
(unused)              0       0     0   5     FB3_2   32    I/O     
(unused)              0       0     0   5     FB3_3   49    I/O     
Q<3>                  1       0     0   4     FB3_4   50    I/O     O
(unused)              0       0     0   5     FB3_5   35    I/O     
Q<4>                  1       0     0   4     FB3_6   53    I/O     O
(unused)              0       0     0   5     FB3_7   54    I/O     I
Q<5>                  1       0     0   4     FB3_8   37    I/O     O
(unused)              0       0     0   5     FB3_9   42    I/O     
Q<6>                  1       0     0   4     FB3_10  60    I/O     O
(unused)              0       0     0   5     FB3_11  52    I/O     I
Q<7>                  1       0     0   4     FB3_12  61    I/O     O
(unused)              0       0     0   5     FB3_13  63    I/O     I
Q<8>                  1       0     0   4     FB3_14  55    I/O     O
(unused)              0       0     0   5     FB3_15  56    I/O     I
Q<9>                  1       0     0   4     FB3_16  64    I/O     O
(unused)              0       0     0   5     FB3_17  58    I/O     I
(unused)              0       0     0   5     FB3_18  59    I/O     I

Signals Used by Logic in Function Block
  1: D<31>              4: D<5>               7: D<8> 
  2: D<3>               5: D<6>               8: D<9> 
  3: D<4>               6: D<7>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Q<31>                X....................................... 1
Q<3>                 .X...................................... 1
Q<4>                 ..X..................................... 1
Q<5>                 ...X.................................... 1
Q<6>                 ....X................................... 1
Q<7>                 .....X.................................. 1
Q<8>                 ......X................................. 1
Q<9>                 .......X................................ 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Q<0>                  1       0     0   4     FB4_1   65    I/O     O
(unused)              0       0     0   5     FB4_2   67    I/O     I
(unused)              0       0     0   5     FB4_3   71    I/O     
Q<10>                 1       0     0   4     FB4_4   72    I/O     O
(unused)              0       0     0   5     FB4_5   68    I/O     I
Q<11>                 1       0     0   4     FB4_6   76    I/O     O
(unused)              0       0     0   5     FB4_7   77    I/O     I
Q<1>                  1       0     0   4     FB4_8   70    I/O     O
(unused)              0       0     0   5     FB4_9   66    I/O     I
Q<20>                 1       0     0   4     FB4_10  81    I/O     O
(unused)              0       0     0   5     FB4_11  74    I/O     I
Q<21>                 1       0     0   4     FB4_12  82    I/O     O
(unused)              0       0     0   5     FB4_13  85    I/O     I
Q<2>                  1       0     0   4     FB4_14  78    I/O     O
(unused)              0       0     0   5     FB4_15  89    I/O     I
Q<30>                 1       0     0   4     FB4_16  86    I/O     O
(unused)              0       0     0   5     FB4_17  90    I/O     I
(unused)              0       0     0   5     FB4_18  79    I/O     I

Signals Used by Logic in Function Block
  1: D<0>               4: D<1>               7: D<2> 
  2: D<10>              5: D<20>              8: D<30> 
  3: D<11>              6: D<21>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Q<0>                 X....................................... 1
Q<10>                .X...................................... 1
Q<11>                ..X..................................... 1
Q<1>                 ...X.................................... 1
Q<20>                ....X................................... 1
Q<21>                .....X.................................. 1
Q<2>                 ......X................................. 1
Q<30>                .......X................................ 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_Q0: FDCPE port map (Q(0),D(0),Clock,'0','0');

FDCPE_Q1: FDCPE port map (Q(1),D(1),Clock,'0','0');

FDCPE_Q2: FDCPE port map (Q(2),D(2),Clock,'0','0');

FDCPE_Q3: FDCPE port map (Q(3),D(3),Clock,'0','0');

FDCPE_Q4: FDCPE port map (Q(4),D(4),Clock,'0','0');

FDCPE_Q5: FDCPE port map (Q(5),D(5),Clock,'0','0');

FDCPE_Q6: FDCPE port map (Q(6),D(6),Clock,'0','0');

FDCPE_Q7: FDCPE port map (Q(7),D(7),Clock,'0','0');

FDCPE_Q8: FDCPE port map (Q(8),D(8),Clock,'0','0');

FDCPE_Q9: FDCPE port map (Q(9),D(9),Clock,'0','0');

FDCPE_Q10: FDCPE port map (Q(10),D(10),Clock,'0','0');

FDCPE_Q11: FDCPE port map (Q(11),D(11),Clock,'0','0');

FDCPE_Q12: FDCPE port map (Q(12),D(12),Clock,'0','0');

FDCPE_Q13: FDCPE port map (Q(13),D(13),Clock,'0','0');

FDCPE_Q14: FDCPE port map (Q(14),D(14),Clock,'0','0');

FDCPE_Q15: FDCPE port map (Q(15),D(15),Clock,'0','0');

FDCPE_Q16: FDCPE port map (Q(16),D(16),Clock,'0','0');

FDCPE_Q17: FDCPE port map (Q(17),D(17),Clock,'0','0');

FDCPE_Q18: FDCPE port map (Q(18),D(18),Clock,'0','0');

FDCPE_Q19: FDCPE port map (Q(19),D(19),Clock,'0','0');

FDCPE_Q20: FDCPE port map (Q(20),D(20),Clock,'0','0');

FDCPE_Q21: FDCPE port map (Q(21),D(21),Clock,'0','0');

FDCPE_Q22: FDCPE port map (Q(22),D(22),Clock,'0','0');

FDCPE_Q23: FDCPE port map (Q(23),D(23),Clock,'0','0');

FDCPE_Q24: FDCPE port map (Q(24),D(24),Clock,'0','0');

FDCPE_Q25: FDCPE port map (Q(25),D(25),Clock,'0','0');

FDCPE_Q26: FDCPE port map (Q(26),D(26),Clock,'0','0');

FDCPE_Q27: FDCPE port map (Q(27),D(27),Clock,'0','0');

FDCPE_Q28: FDCPE port map (Q(28),D(28),Clock,'0','0');

FDCPE_Q29: FDCPE port map (Q(29),D(29),Clock,'0','0');

FDCPE_Q30: FDCPE port map (Q(30),D(30),Clock,'0','0');

FDCPE_Q31: FDCPE port map (Q(31),D(31),Clock,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9572XL-15-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13               XA9572XL-15-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 D<22>                            51 VCC                           
  2 NC                               52 D<5>                          
  3 D<30>                            53 Q<4>                          
  4 D<12>                            54 D<27>                         
  5 VCC                              55 Q<8>                          
  6 Q<26>                            56 D<23>                         
  7 NC                               57 VCC                           
  8 D<15>                            58 D<19>                         
  9 Q<27>                            59 D<4>                          
 10 Q<28>                            60 Q<6>                          
 11 KPR                              61 Q<7>                          
 12 D<16>                            62 GND                           
 13 Q<12>                            63 D<6>                          
 14 D<31>                            64 Q<9>                          
 15 Q<14>                            65 Q<0>                          
 16 D<18>                            66 D<17>                         
 17 Q<15>                            67 D<29>                         
 18 D<3>                             68 D<1>                          
 19 NC                               69 GND                           
 20 Q<13>                            70 Q<1>                          
 21 GND                              71 KPR                           
 22 Clock                            72 Q<10>                         
 23 D<20>                            73 NC                            
 24 NC                               74 D<13>                         
 25 D<24>                            75 GND                           
 26 VCC                              76 Q<11>                         
 27 D<25>                            77 D<8>                          
 28 Q<16>                            78 Q<2>                          
 29 D<2>                             79 D<28>                         
 30 D<7>                             80 NC                            
 31 GND                              81 Q<20>                         
 32 KPR                              82 Q<21>                         
 33 KPR                              83 TDO                           
 34 NC                               84 GND                           
 35 KPR                              85 D<26>                         
 36 Q<17>                            86 Q<30>                         
 37 Q<5>                             87 D<10>                         
 38 VCC                              88 VCC                           
 39 Q<18>                            89 D<0>                          
 40 Q<19>                            90 D<9>                          
 41 Q<31>                            91 D<21>                         
 42 KPR                              92 Q<29>                         
 43 NC                               93 Q<23>                         
 44 GND                              94 Q<22>                         
 45 TDI                              95 D<14>                         
 46 NC                               96 Q<24>                         
 47 TMS                              97 Q<25>                         
 48 TCK                              98 VCC                           
 49 KPR                              99 D<11>                         
 50 Q<3>                            100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
