/*
** ###################################################################
**     Processor:           MPC5775B_416
**     Reference manual:    MPC5777CRM Rev. 8, 11/2016
**     Version:             rev. 1.0, 2018-06-11
**     Build:               b181022
**
**     Abstract:
**         Peripheral Access Layer for MPC5775B
**
**     Copyright (c) 1997 - 2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2018 NXP
**     All rights reserved.
**
**     THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR
**     IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
**     OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
**     IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
**     INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
**     SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
**     HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
**     STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
**     IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
**     THE POSSIBILITY OF SUCH DAMAGE.
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2018-06-11) - Banciu Alexandru
**         Generated using MPC5777CRM Rev. 8, 11/2016.
**         Initial version.
**
** ###################################################################
*/

/*!
 * @file MPC5775B.h
 * @version 1.0
 * @date 2018-06-11
 * @brief Peripheral Access Layer for MPC5775B
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes BIG endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* ----------------------------------------------------------------------------
   -- MCU activation
   ---------------------------------------------------------------------------- */

/* Prevention from multiple including the same memory map */
#if !defined(MPC5775B_H_)  /* Check if memory map has not been already included */
#define MPC5775B_H_
#define MCU_MPC5775B

/* Check if another memory map has not been also included */
#if (defined(MCU_ACTIVE))
  #error MPC5775B memory map: There is already included another memory map. Only one memory map can be included.
#endif /* (defined(MCU_ACTIVE)) */
#define MCU_ACTIVE

#include <stdint.h>

/** Memory map major version (memory maps with equal major version number are
 * compatible) */
#define MCU_MEM_MAP_VERSION 0x0100u
/** Memory map minor version */
#define MCU_MEM_MAP_VERSION_MINOR 0x0000u

/* ----------------------------------------------------------------------------
   -- Generic macros
   ---------------------------------------------------------------------------- */

/* IO definitions (access restrictions to peripheral registers) */
/**
*   IO Type Qualifiers are used
*   \li to specify the access to peripheral variables.
*   \li for automatic generation of peripheral register debug information.
*/
#ifndef __IO
#ifdef __cplusplus
  #define   __I     volatile             /*!< Defines 'read only' permissions                 */
#else
  #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
#endif
#define     __O     volatile             /*!< Defines 'write only' permissions                */
#define     __IO    volatile             /*!< Defines 'read / write' permissions              */
#endif


/**
* @brief 32 bits memory read macro.
*/
#if !defined(REG_READ32)
  #define REG_READ32(address)               (*(volatile uint32_t*)(address))
#endif

/**
* @brief 32 bits memory write macro.
*/
#if !defined(REG_WRITE32)
  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))
#endif

/**
* @brief 32 bits bits setting macro.
*/
#if !defined(REG_BIT_SET32)
  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))
#endif

/**
* @brief 32 bits bits clearing macro.
*/
#if !defined(REG_BIT_CLEAR32)
  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&= ((uint32_t)~((uint32_t)(mask))))
#endif

/**
* @brief 32 bit clear bits and set with new value
* @note It is user's responsability to make sure that value has only "mask" bits set - (value&~mask)==0
*/
#if !defined(REG_RMW32)
  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)& ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))
#endif


/* ----------------------------------------------------------------------------
   -- Interrupt vector numbers for MPC5775B
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Interrupt_vector_numbers_MPC5775B Interrupt vector numbers for MPC5775B
 * @{
 */

/** Interrupt Number Definitions */
#define NUMBER_OF_INT_VECTORS 512u               /**< Number of interrupts in the Vector table */

/**
 * @brief Defines the Interrupt Numbers definitions
 *
 * This enumeration is used to configure the interrupts.
 *
 * Implements : IRQn_Type_Class
 */
typedef enum
{
  /* Auxiliary constants */
  NotAvail_IRQn                = -128,             /**< Not available device specific interrupt */

  /* Core interrupts */

  /* Device specific interrupts */
  SS0_IRQn                     = 0u,               /**< Software setable flag 0 SSCIR0[CLR0] */
  SS1_IRQn                     = 1u,               /**< Software setable flag 1 SSCIR0[CLR1] */
  SS2_IRQn                     = 2u,               /**< Software setable flag 2 SSCIR0[CLR2] */
  SS3_IRQn                     = 3u,               /**< Software setable flag 3 SSCIR0[CLR3] */
  SS4_IRQn                     = 4u,               /**< Software setable flag 4 SSCIR0[CLR4] */
  SS5_IRQn                     = 5u,               /**< Software setable flag 5 SSCIR0[CLR5] */
  SS6_IRQn                     = 6u,               /**< Software setable flag 6 SSCIR0[CLR6] */
  SS7_IRQn                     = 7u,               /**< Software setable flag 7 SSCIR0[CLR7] */
  SWT0_IRQn                    = 8u,               /**< Software Watchdog 0 Interrupt flag */
  FCCU_MISC_IRQn               = 9u,               /**< FCCU ALARM state entry | FCCU CONFIG state watchdog timeout */
  DMA0_ERR0_31_IRQn            = 10u,              /**< eDMA0 channel Error flags 0-31 */
  DMA0_0_IRQn                  = 11u,              /**< eDMA0 channel Interrupt 0 */
  DMA0_1_IRQn                  = 12u,              /**< eDMA0 channel Interrupt 1 */
  DMA0_2_IRQn                  = 13u,              /**< eDMA0 channel Interrupt 2 */
  DMA0_3_IRQn                  = 14u,              /**< eDMA0 channel Interrupt 3 */
  DMA0_4_IRQn                  = 15u,              /**< eDMA0 channel Interrupt 4 */
  DMA0_5_IRQn                  = 16u,              /**< eDMA0 channel Interrupt 5 */
  DMA0_6_IRQn                  = 17u,              /**< eDMA0 channel Interrupt 6 */
  DMA0_7_IRQn                  = 18u,              /**< eDMA0 channel Interrupt 7 */
  DMA0_8_IRQn                  = 19u,              /**< eDMA0 channel Interrupt 8 */
  DMA0_9_IRQn                  = 20u,              /**< eDMA0 channel Interrupt 9 */
  DMA0_10_IRQn                 = 21u,              /**< eDMA0 channel Interrupt 10 */
  DMA0_11_IRQn                 = 22u,              /**< eDMA0 channel Interrupt 11 */
  DMA0_12_IRQn                 = 23u,              /**< eDMA0 channel Interrupt 12 */
  DMA0_13_IRQn                 = 24u,              /**< eDMA0 channel Interrupt 13 */
  DMA0_14_IRQn                 = 25u,              /**< eDMA0 channel Interrupt 14 */
  DMA0_15_IRQn                 = 26u,              /**< eDMA0 channel Interrupt 15 */
  DMA0_16_IRQn                 = 27u,              /**< eDMA0 channel Interrupt 16 */
  DMA0_17_IRQn                 = 28u,              /**< eDMA0 channel Interrupt 17 */
  DMA0_18_IRQn                 = 29u,              /**< eDMA0 channel Interrupt 18 */
  DMA0_19_IRQn                 = 30u,              /**< eDMA0 channel Interrupt 19 */
  DMA0_20_IRQn                 = 31u,              /**< eDMA0 channel Interrupt 20 */
  DMA0_21_IRQn                 = 32u,              /**< eDMA0 channel Interrupt 21 */
  DMA0_22_IRQn                 = 33u,              /**< eDMA0 channel Interrupt 22 */
  DMA0_23_IRQn                 = 34u,              /**< eDMA0 channel Interrupt 23 */
  DMA0_24_IRQn                 = 35u,              /**< eDMA0 channel Interrupt 24 */
  DMA0_25_IRQn                 = 36u,              /**< eDMA0 channel Interrupt 25 */
  DMA0_26_IRQn                 = 37u,              /**< eDMA0 channel Interrupt 26 */
  DMA0_27_IRQn                 = 38u,              /**< eDMA0 channel Interrupt 27 */
  DMA0_28_IRQn                 = 39u,              /**< eDMA0 channel Interrupt 28 */
  DMA0_29_IRQn                 = 40u,              /**< eDMA0 channel Interrupt 29 */
  DMA0_30_IRQn                 = 41u,              /**< eDMA0 channel Interrupt 30 */
  DMA0_31_IRQn                 = 42u,              /**< eDMA0 channel Interrupt 31 */
  PCS_IRQn                     = 43u,              /**< Progressive Clock Switch Interrupt SIU_PCSIFR[PCSI] */
  PLL_IRQn                     = 44u,              /**< PLL Loss of Lock Flags PLL0_SR[LOLF] | PLL1_SR[LOLF] */
  SIU_OVF_IRQn                 = 45u,              /**< SIU combined overrun interrupt requests of the external interrupt Overrun Flags */
  SIU_0_IRQn                   = 46u,              /**< SIU External Interrupt Flag 0 SIU_EIISR[EIF0] */
  SIU_1_IRQn                   = 47u,              /**< SIU External Interrupt Flag 1 SIU_EIISR[EIF1] */
  SIU_2_IRQn                   = 48u,              /**< SIU External Interrupt Flag 2 SIU_EIISR[EIF2] */
  SIU_3_IRQn                   = 49u,              /**< SIU External Interrupt Flag 3 SIU_EIISR[EIF3] */
  SIU_4_15_IRQn                = 50u,              /**< SIU External Interrupt Flag 15-4 SIU_EIISR[EIF15:EIF4] */
  EMIOS0_F0_IRQn               = 51u,              /**< eMIOS_0 channel 0 Flag */
  EMIOS0_F1_IRQn               = 52u,              /**< eMIOS_0 channel 1 Flag */
  EMIOS0_F2_IRQn               = 53u,              /**< eMIOS_0 channel 2 Flag */
  EMIOS0_F3_IRQn               = 54u,              /**< eMIOS_0 channel 3 Flag */
  EMIOS0_F4_IRQn               = 55u,              /**< eMIOS_0 channel 4 Flag */
  EMIOS0_F5_IRQn               = 56u,              /**< eMIOS_0 channel 5 Flag */
  EMIOS0_F6_IRQn               = 57u,              /**< eMIOS_0 channel 6 Flag */
  EMIOS0_F7_IRQn               = 58u,              /**< eMIOS_0 channel 7 Flag */
  EMIOS1_F0_IRQn               = 59u,              /**< eMIOS_1 channel 0 Flag */
  EMIOS1_F1_IRQn               = 60u,              /**< eMIOS_1 channel 1 Flag */
  EMIOS1_F2_IRQn               = 61u,              /**< eMIOS_1 channel 2 Flag */
  EMIOS1_F3_IRQn               = 62u,              /**< eMIOS_1 channel 3 Flag */
  EMIOS1_F4_IRQn               = 63u,              /**< eMIOS_1 channel 4 Flag */
  EMIOS1_F5_IRQn               = 64u,              /**< eMIOS_1 channel 5 Flag */
  EMIOS1_F6_IRQn               = 65u,              /**< eMIOS_1 channel 6 Flag */
  EMIOS1_F7_IRQn               = 66u,              /**< eMIOS_1 channel 7 Flag */
  ETPU01_GE_IRQn               = 67u,              /**< eTPU Engine 0 and 1 Global Exception */
  ETPU0_CIS0_IRQn              = 68u,              /**< eTPU Engine 0 Channel 0 Interrupt Status */
  ETPU0_CIS1_IRQn              = 69u,              /**< eTPU Engine 0 Channel 1 Interrupt Status */
  ETPU0_CIS2_IRQn              = 70u,              /**< eTPU Engine 0 Channel 2 Interrupt Status */
  ETPU0_CIS3_IRQn              = 71u,              /**< eTPU Engine 0 Channel 3 Interrupt Status */
  ETPU0_CIS4_IRQn              = 72u,              /**< eTPU Engine 0 Channel 4 Interrupt Status */
  ETPU0_CIS5_IRQn              = 73u,              /**< eTPU Engine 0 Channel 5 Interrupt Status */
  ETPU0_CIS6_IRQn              = 74u,              /**< eTPU Engine 0 Channel 6 Interrupt Status */
  ETPU0_CIS7_IRQn              = 75u,              /**< eTPU Engine 0 Channel 7 Interrupt Status */
  ETPU0_CIS8_IRQn              = 76u,              /**< eTPU Engine 0 Channel 8 Interrupt Status */
  ETPU0_CIS9_IRQn              = 77u,              /**< eTPU Engine 0 Channel 9 Interrupt Status */
  ETPU0_CIS10_IRQn             = 78u,              /**< eTPU Engine 0 Channel 10 Interrupt Status */
  ETPU0_CIS11_IRQn             = 79u,              /**< eTPU Engine 0 Channel 11 Interrupt Status */
  ETPU0_CIS12_IRQn             = 80u,              /**< eTPU Engine 0 Channel 12 Interrupt Status */
  ETPU0_CIS13_IRQn             = 81u,              /**< eTPU Engine 0 Channel 13 Interrupt Status */
  ETPU0_CIS14_IRQn             = 82u,              /**< eTPU Engine 0 Channel 14 Interrupt Status */
  ETPU0_CIS15_IRQn             = 83u,              /**< eTPU Engine 0 Channel 15 Interrupt Status */
  ETPU0_CIS16_IRQn             = 84u,              /**< eTPU Engine 0 Channel 16 Interrupt Status */
  ETPU0_CIS17_IRQn             = 85u,              /**< eTPU Engine 0 Channel 17 Interrupt Status */
  ETPU0_CIS18_IRQn             = 86u,              /**< eTPU Engine 0 Channel 18 Interrupt Status */
  ETPU0_CIS19_IRQn             = 87u,              /**< eTPU Engine 0 Channel 19 Interrupt Status */
  ETPU0_CIS20_IRQn             = 88u,              /**< eTPU Engine 0 Channel 20 Interrupt Status */
  ETPU0_CIS21_IRQn             = 89u,              /**< eTPU Engine 0 Channel 21 Interrupt Status */
  ETPU0_CIS22_IRQn             = 90u,              /**< eTPU Engine 0 Channel 22 Interrupt Status */
  ETPU0_CIS23_IRQn             = 91u,              /**< eTPU Engine 0 Channel 23 Interrupt Status */
  ETPU0_CIS24_IRQn             = 92u,              /**< eTPU Engine 0 Channel 24 Interrupt Status */
  ETPU0_CIS25_IRQn             = 93u,              /**< eTPU Engine 0 Channel 25 Interrupt Status */
  ETPU0_CIS26_IRQn             = 94u,              /**< eTPU Engine 0 Channel 26 Interrupt Status */
  ETPU0_CIS27_IRQn             = 95u,              /**< eTPU Engine 0 Channel 27 Interrupt Status */
  ETPU0_CIS28_IRQn             = 96u,              /**< eTPU Engine 0 Channel 28 Interrupt Status */
  ETPU0_CIS29_IRQn             = 97u,              /**< eTPU Engine 0 Channel 29 Interrupt Status */
  ETPU0_CIS30_IRQn             = 98u,              /**< eTPU Engine 0 Channel 30 Interrupt Status */
  ETPU0_CIS31_IRQn             = 99u,              /**< eTPU Engine 0 Channel 31 Interrupt Status */
  EQADC0_OVRx_IRQn             = 100u,             /**< eQADC combined overrun interrupt requests from all of the FIFOs: Trigger Overrun, Receive FIFO Overflow and command FIFO Underflow */
  EQADC0_FIFO0_NCF_IRQn        = 101u,             /**< eQADC command FIFO 0 Non-Coherency Flag */
  EQADC0_FIFO0_PF_IRQn         = 102u,             /**< eQADC command FIFO 0 Pause Flag */
  EQADC0_FIFO0_EOQF_IRQn       = 103u,             /**< eQADC command FIFO 0 command queue End of Queue Flag */
  EQADC0_FIFO0_CFFF_IRQn       = 104u,             /**< eQADC Command FIFO 0 Fill Flag */
  EQADC0_FIFO0_RFDF_IRQn       = 105u,             /**< eQADC Receive FIFO 0 Drain Flag */
  EQADC0_FIFO1_NCF_IRQn        = 106u,             /**< eQADC command FIFO 1 Non-Coherency Flag */
  EQADC0_FIFO1_PF_IRQn         = 107u,             /**< eQADC command FIFO 1 Pause Flag */
  EQADC0_FIFO1_EOQF_IRQn       = 108u,             /**< eQADC command FIFO 1 command queue End of Queue Flag */
  EQADC0_FIFO1_CFFF_IRQn       = 109u,             /**< eQADC Command FIFO 1 Fill Flag */
  EQADC0_FIFO1_RFDF_IRQn       = 110u,             /**< eQADC Receive FIFO 1 Drain Flag */
  EQADC0_FIFO2_NCF_IRQn        = 111u,             /**< eQADC command FIFO 2 Non-Coherency Flag */
  EQADC0_FIFO2_PF_IRQn         = 112u,             /**< eQADC command FIFO 2 Pause Flag */
  EQADC0_FIFO2_EOQF_IRQn       = 113u,             /**< eQADC command FIFO 2 command queue End of Queue Flag */
  EQADC0_FIFO2_CFFF_IRQn       = 114u,             /**< eQADC Command FIFO 2 Fill Flag */
  EQADC0_FIFO2_RFDF_IRQn       = 115u,             /**< eQADC Receive FIFO 2 Drain Flag */
  EQADC0_FIFO3_NCF_IRQn        = 116u,             /**< eQADC command FIFO 3 Non-Coherency Flag */
  EQADC0_FIFO3_PF_IRQn         = 117u,             /**< eQADC command FIFO 3 Pause Flag */
  EQADC0_FIFO3_EOQF_IRQn       = 118u,             /**< eQADC command FIFO 3 command queue End of Queue Flag */
  EQADC0_FIFO3_CFFF_IRQn       = 119u,             /**< eQADC Command FIFO 3 Fill Flag */
  EQADC0_FIFO3_RFDF_IRQn       = 120u,             /**< eQADC Receive FIFO 3 Drain Flag */
  EQADC0_FIFO4_NCF_IRQn        = 121u,             /**< eQADC command FIFO 4 Non-Coherency Flag */
  EQADC0_FIFO4_PF_IRQn         = 122u,             /**< eQADC command FIFO 4 Pause Flag */
  EQADC0_FIFO4_EOQF_IRQn       = 123u,             /**< eQADC command FIFO 4 command queue End of Queue Flag */
  EQADC0_FIFO4_CFFF_IRQn       = 124u,             /**< eQADC Command FIFO 4 Fill Flag */
  EQADC0_FIFO4_RFDF_IRQn       = 125u,             /**< eQADC Receive FIFO 4 Drain Flag */
  EQADC0_FIFO5_NCF_IRQn        = 126u,             /**< eQADC command FIFO 5 Non-Coherency Flag */
  EQADC0_FIFO5_PF_IRQn         = 127u,             /**< eQADC command FIFO 5 Pause Flag */
  EQADC0_FIFO5_EOQF_IRQn       = 128u,             /**< eQADC command FIFO 5 command queue End of Queue Flag */
  EQADC0_FIFO5_CFFF_IRQn       = 129u,             /**< eQADC Command FIFO 5 Fill Flag */
  EQADC0_FIFO5_RFDF_IRQn       = 130u,             /**< eQADC Receive FIFO 5 Drain Flag */
  DSPI1_ERR_IRQn               = 131u,             /**< DSPI_1 combined overrun and parity error interrupt requests: Transmit FIFO Underflow/Receive FIFO Overflow SPI Parity Error/DSI Parity Error */
  DSPI1_TXFIFO_EOQF_IRQn       = 132u,             /**< DSPI_1 transmit FIFO End of Queue Flag */
  DSPI1_TXFIFO_TFFF_IRQn       = 133u,             /**< DSPI_1 Transmit FIFO Fill Flag */
  DSPI1_TCF_IRQn               = 134u,             /**< DSPI_1 Transfer Complete/DSI Data Match Flag */
  DSPI1_RXFIFO_RFDF_IRQn       = 135u,             /**< DSPI_1 Receive FIFO Drain Flag */
  DSPI2_ERR_IRQn               = 136u,             /**< DSPI_2 combined overrun and parity error interrupt requests: Transmit FIFO Underflow/Receive FIFO Overflow SPI Parity Error/DSI Parity Error */
  DSPI2_TXFIFO_EOQF_IRQn       = 137u,             /**< DSPI_2 transmit FIFO End of Queue Flag */
  DSPI2_TXFIFO_TFFF_IRQn       = 138u,             /**< DSPI_2 Transmit FIFO Fill Flag */
  DSPI2_TCF_IRQn               = 139u,             /**< DSPI_2 Transfer Complete/DSI Data Match Flag */
  DSPI2_RXFIFO_RFDF_IRQn       = 140u,             /**< DSPI_2 Receive FIFO Drain Flag */
  DSPI3_ERR_IRQn               = 141u,             /**< DSPI_3 combined overrun and parity error interrupt requests: Transmit FIFO Underflow/Receive FIFO Overflow SPI Parity Error/DSI Parity Error */
  DSPI3_TXFIFO_EOQF_IRQn       = 142u,             /**< DSPI_3 transmit FIFO End of Queue Flag */
  DSPI3_TXFIFO_TFFF_IRQn       = 143u,             /**< DSPI_3 Transmit FIFO Fill Flag */
  DSPI3_TCF_IRQn               = 144u,             /**< DSPI_3 Transfer Complete/DSI Data Match Flag */
  DSPI3_RXFIFO_RFDF_IRQn       = 145u,             /**< DSPI_3 Receive FIFO Drain Flag */
  ESCI0_CIR_IRQn               = 146u,             /**< Combined Interrupt Requests of ESCI Module 0 */
  PCU_MASTER0_IRQn             = 147u,             /**< PCU_IR0[OIF] | PCU_IR0[EIF] */
  PCU_MASTER1_IRQn             = 148u,             /**< PCU_IR1[OIF] | PCU_IR1[EIF] */
  ESCI1_CIR_IRQn               = 149u,             /**< Combined Interrupt Requests of ESCI Module 1 */
  PSI50_SDOE_IRQn              = 150u,             /**< PSI5_0 DMA Status, New data, OverWrite, Error interrupts */
  PSI51_SDOE_IRQn              = 151u,             /**< PSI5_1 DMA Status, New data, OverWrite, Error interrupts */
  CAN0_ESR1_IRQn               = 152u,             /**< FlexCAN_0 Bus Off, Transmit Warning, Receive Warning */
  CAN0_ESR2_IRQn               = 153u,             /**< FlexCAN_0 Error, FlexCAN_0 ECC Correctable Error, FlexCAN_0 ECC Host Access Non-Correctable Error, FlexCAN_0 ECC CAN Access Non-Correctable Error */
  CAN0_BUF0_IRQn               = 155u,             /**< FlexCAN_0 Buffer 0 Interrupt */
  CAN0_BUF1_IRQn               = 156u,             /**< FlexCAN_0 Buffer 1 Interrupt */
  CAN0_BUF2_IRQn               = 157u,             /**< FlexCAN_0 Buffer 2 Interrupt */
  CAN0_BUF3_IRQn               = 158u,             /**< FlexCAN_0 Buffer 3 Interrupt */
  CAN0_BUF4_IRQn               = 159u,             /**< FlexCAN_0 Buffer 4 Interrupt */
  CAN0_BUF5_IRQn               = 160u,             /**< FlexCAN_0 Buffer 5 Interrupt */
  CAN0_BUF6_IRQn               = 161u,             /**< FlexCAN_0 Buffer 6 Interrupt */
  CAN0_BUF7_IRQn               = 162u,             /**< FlexCAN_0 Buffer 7 Interrupt */
  CAN0_BUF8_IRQn               = 163u,             /**< FlexCAN_0 Buffer 8 Interrupt */
  CAN0_BUF9_IRQn               = 164u,             /**< FlexCAN_0 Buffer 9 Interrupt */
  CAN0_BUF10_IRQn              = 165u,             /**< FlexCAN_0 Buffer 10 Interrupt */
  CAN0_BUF11_IRQn              = 166u,             /**< FlexCAN_0 Buffer 11 Interrupt */
  CAN0_BUF12_IRQn              = 167u,             /**< FlexCAN_0 Buffer 12 Interrupt */
  CAN0_BUF13_IRQn              = 168u,             /**< FlexCAN_0 Buffer 13 Interrupt */
  CAN0_BUF14_IRQn              = 169u,             /**< FlexCAN_0 Buffer 14 Interrupt */
  CAN0_BUF15_IRQn              = 170u,             /**< FlexCAN_0 Buffer 15 Interrupt */
  CAN0_BUF16_31_IRQn           = 171u,             /**< FlexCAN_0 Buffers 31-16 Interrupts */
  CAN0_BUF32_63_IRQn           = 172u,             /**< FlexCAN_0 Buffers 63-32 Interrupts */
  CAN2_ESR1_IRQn               = 173u,             /**< FlexCAN_2 Bus Off, Transmit Warning, Receive Warning */
  CAN2_ESR2_IRQn               = 174u,             /**< FlexCAN_2 Error, FlexCAN_2 ECC Correctable Error, FlexCAN_2 ECC Host Access Non-Correctable Error, FlexCAN_2 ECC CAN Access Non-Correctable Error */
  CAN2_BUF0_IRQn               = 176u,             /**< FlexCAN_2 Buffer 0 Interrupt */
  CAN2_BUF1_IRQn               = 177u,             /**< FlexCAN_2 Buffer 1 Interrupt */
  CAN2_BUF2_IRQn               = 178u,             /**< FlexCAN_2 Buffer 2 Interrupt */
  CAN2_BUF3_IRQn               = 179u,             /**< FlexCAN_2 Buffer 3 Interrupt */
  CAN2_BUF4_IRQn               = 180u,             /**< FlexCAN_2 Buffer 4 Interrupt */
  CAN2_BUF5_IRQn               = 181u,             /**< FlexCAN_2 Buffer 5 Interrupt */
  CAN2_BUF6_IRQn               = 182u,             /**< FlexCAN_2 Buffer 6 Interrupt */
  CAN2_BUF7_IRQn               = 183u,             /**< FlexCAN_2 Buffer 7 Interrupt */
  CAN2_BUF8_IRQn               = 184u,             /**< FlexCAN_2 Buffer 8 Interrupt */
  CAN2_BUF9_IRQn               = 185u,             /**< FlexCAN_2 Buffer 9 Interrupt */
  CAN2_BUF10_IRQn              = 186u,             /**< FlexCAN_2 Buffer 10 Interrupt */
  CAN2_BUF11_IRQn              = 187u,             /**< FlexCAN_2 Buffer 11 Interrupt */
  CAN2_BUF12_IRQn              = 188u,             /**< FlexCAN_2 Buffer 12 Interrupt */
  CAN2_BUF13_IRQn              = 189u,             /**< FlexCAN_2 Buffer 13 Interrupt */
  CAN2_BUF14_IRQn              = 190u,             /**< FlexCAN_2 Buffer 14 Interrupt */
  CAN2_BUF15_IRQn              = 191u,             /**< FlexCAN_2 Buffer 15 Interrupt */
  CAN2_BUF16_31_IRQn           = 192u,             /**< FlexCAN_2 Buffers 31-16 Interrupts */
  CAN2_BUF32_63_IRQn           = 193u,             /**< FlexCAN_2 Buffers 63-32 Interrupts */
  FEC_TXF_IRQn                 = 194u,             /**< FEC Transmit Frame flag */
  FEC_RXF_IRQn                 = 195u,             /**< FEC Receive Frame flag */
  FEC_ERR_IRQn                 = 196u,             /**< Combined Interrupt Requests of the FEC Ethernet Interrupt Event Register */
  DEC0_IDF_IRQn                = 197u,             /**< Decimation 0 Input (Fill) */
  DEC0_OD_SD_IRQn              = 198u,             /**< Decimation 0 Output/Integ (Drain/Integ) */
  DEC0_ERR_IRQn                = 199u,             /**< Decimation 0 Error */
  STM_Ch0_IRQn                 = 200u,             /**< System Timer Module Interrupt 0 */
  STM_Ch123_IRQn               = 201u,             /**< System Timer Module Interrupts 1, 2, 3 */
  EMIOS0_CH16_IRQn             = 202u,             /**< eMIOS_0 channel 16 Flag */
  EMIOS0_CH17_IRQn             = 203u,             /**< eMIOS_0 channel 17 Flag */
  EMIOS0_CH18_IRQn             = 204u,             /**< eMIOS_0 channel 18 Flag */
  EMIOS0_CH19_IRQn             = 205u,             /**< eMIOS_0 channel 19 Flag */
  EMIOS0_CH20_IRQn             = 206u,             /**< eMIOS_0 channel 20 Flag */
  EMIOS0_CH21_IRQn             = 207u,             /**< eMIOS_0 channel 21 Flag */
  EMIOS0_CH22_IRQn             = 208u,             /**< eMIOS_0 channel 22 Flag */
  EMIOS0_CH23_IRQn             = 209u,             /**< eMIOS_0 channel 23 Flag */
  DMA0_ERR32_63_IRQn           = 210u,             /**< eDMA0 channel Error flags 32-63 */
  DMA0_32_IRQn                 = 211u,             /**< eDMA0 channel Interrupt 32 */
  DMA0_33_IRQn                 = 212u,             /**< eDMA0 channel Interrupt 33 */
  DMA0_34_IRQn                 = 213u,             /**< eDMA0 channel Interrupt 34 */
  DMA0_35_IRQn                 = 214u,             /**< eDMA0 channel Interrupt 35 */
  DMA0_36_IRQn                 = 215u,             /**< eDMA0 channel Interrupt 36 */
  DMA0_37_IRQn                 = 216u,             /**< eDMA0 channel Interrupt 37 */
  DMA0_38_IRQn                 = 217u,             /**< eDMA0 channel Interrupt 38 */
  DMA0_39_IRQn                 = 218u,             /**< eDMA0 channel Interrupt 39 */
  DMA0_40_IRQn                 = 219u,             /**< eDMA0 channel Interrupt 40 */
  DMA0_41_IRQn                 = 220u,             /**< eDMA0 channel Interrupt 41 */
  DMA0_42_IRQn                 = 221u,             /**< eDMA0 channel Interrupt 42 */
  DMA0_43_IRQn                 = 222u,             /**< eDMA0 channel Interrupt 43 */
  DMA0_44_IRQn                 = 223u,             /**< eDMA0 channel Interrupt 44 */
  DMA0_45_IRQn                 = 224u,             /**< eDMA0 channel Interrupt 45 */
  DMA0_46_IRQn                 = 225u,             /**< eDMA0 channel Interrupt 46 */
  DMA0_47_IRQn                 = 226u,             /**< eDMA0 channel Interrupt 47 */
  DMA0_48_IRQn                 = 227u,             /**< eDMA0 channel Interrupt 48 */
  DMA0_49_IRQn                 = 228u,             /**< eDMA0 channel Interrupt 49 */
  DMA0_50_IRQn                 = 229u,             /**< eDMA0 channel Interrupt 50 */
  DMA0_51_IRQn                 = 230u,             /**< eDMA0 channel Interrupt 51 */
  DMA0_52_IRQn                 = 231u,             /**< eDMA0 channel Interrupt 52 */
  DMA0_53_IRQn                 = 232u,             /**< eDMA0 channel Interrupt 53 */
  DMA0_54_IRQn                 = 233u,             /**< eDMA0 channel Interrupt 54 */
  DMA0_55_IRQn                 = 234u,             /**< eDMA0 channel Interrupt 55 */
  DMA0_56_IRQn                 = 235u,             /**< eDMA0 channel Interrupt 56 */
  DMA0_57_IRQn                 = 236u,             /**< eDMA0 channel Interrupt 57 */
  DMA0_58_IRQn                 = 237u,             /**< eDMA0 channel Interrupt 58 */
  DMA0_59_IRQn                 = 238u,             /**< eDMA0 channel Interrupt 59 */
  DMA0_60_IRQn                 = 239u,             /**< eDMA0 channel Interrupt 60 */
  DMA0_61_IRQn                 = 240u,             /**< eDMA0 channel Interrupt 61 */
  DMA0_62_IRQn                 = 241u,             /**< eDMA0 channel Interrupt 62 */
  DMA0_63_IRQn                 = 242u,             /**< eDMA0 channel Interrupt 63 */
  ETPU1_CIS0_IRQn              = 243u,             /**< eTPU Engine 1 Channel 0 Interrupt Status */
  ETPU1_CIS1_IRQn              = 244u,             /**< eTPU Engine 1 Channel 1 Interrupt Status */
  ETPU1_CIS2_IRQn              = 245u,             /**< eTPU Engine 1 Channel 2 Interrupt Status */
  ETPU1_CIS3_IRQn              = 246u,             /**< eTPU Engine 1 Channel 3 Interrupt Status */
  ETPU1_CIS4_IRQn              = 247u,             /**< eTPU Engine 1 Channel 4 Interrupt Status */
  ETPU1_CIS5_IRQn              = 248u,             /**< eTPU Engine 1 Channel 5 Interrupt Status */
  ETPU1_CIS6_IRQn              = 249u,             /**< eTPU Engine 1 Channel 6 Interrupt Status */
  ETPU1_CIS7_IRQn              = 250u,             /**< eTPU Engine 1 Channel 7 Interrupt Status */
  ETPU1_CIS8_IRQn              = 251u,             /**< eTPU Engine 1 Channel 8 Interrupt Status */
  ETPU1_CIS9_IRQn              = 252u,             /**< eTPU Engine 1 Channel 9 Interrupt Status */
  ETPU1_CIS10_IRQn             = 253u,             /**< eTPU Engine 1 Channel 10 Interrupt Status */
  ETPU1_CIS11_IRQn             = 254u,             /**< eTPU Engine 1 Channel 11 Interrupt Status */
  ETPU1_CIS12_IRQn             = 255u,             /**< eTPU Engine 1 Channel 12 Interrupt Status */
  ETPU1_CIS13_IRQn             = 256u,             /**< eTPU Engine 1 Channel 13 Interrupt Status */
  ETPU1_CIS14_IRQn             = 257u,             /**< eTPU Engine 1 Channel 14 Interrupt Status */
  ETPU1_CIS15_IRQn             = 258u,             /**< eTPU Engine 1 Channel 15 Interrupt Status */
  ETPU1_CIS16_IRQn             = 259u,             /**< eTPU Engine 1 Channel 16 Interrupt Status */
  ETPU1_CIS17_IRQn             = 260u,             /**< eTPU Engine 1 Channel 17 Interrupt Status */
  ETPU1_CIS18_IRQn             = 261u,             /**< eTPU Engine 1 Channel 18 Interrupt Status */
  ETPU1_CIS19_IRQn             = 262u,             /**< eTPU Engine 1 Channel 19 Interrupt Status */
  ETPU1_CIS20_IRQn             = 263u,             /**< eTPU Engine 1 Channel 20 Interrupt Status */
  ETPU1_CIS21_IRQn             = 264u,             /**< eTPU Engine 1 Channel 21 Interrupt Status */
  ETPU1_CIS22_IRQn             = 265u,             /**< eTPU Engine 1 Channel 22 Interrupt Status */
  ETPU1_CIS23_IRQn             = 266u,             /**< eTPU Engine 1 Channel 23 Interrupt Status */
  ETPU1_CIS24_IRQn             = 267u,             /**< eTPU Engine 1 Channel 24 Interrupt Status */
  ETPU1_CIS25_IRQn             = 268u,             /**< eTPU Engine 1 Channel 25 Interrupt Status */
  ETPU1_CIS26_IRQn             = 269u,             /**< eTPU Engine 1 Channel 26 Interrupt Status */
  ETPU1_CIS27_IRQn             = 270u,             /**< eTPU Engine 1 Channel 27 Interrupt Status */
  ETPU1_CIS28_IRQn             = 271u,             /**< eTPU Engine 1 Channel 28 Interrupt Status */
  ETPU1_CIS29_IRQn             = 272u,             /**< eTPU Engine 1 Channel 29 Interrupt Status */
  ETPU1_CIS30_IRQn             = 273u,             /**< eTPU Engine 1 Channel 30 Interrupt Status */
  ETPU1_CIS31_IRQn             = 274u,             /**< eTPU Engine 1 Channel 31 Interrupt Status */
  DSPI0_ERR_IRQn               = 275u,             /**< DSPI_0 combined overrun and parity error interrupt requests: Transmit FIFO Underflow/Receive FIFO Overflow SPI Parity Error/DSI Parity Error */
  DSPI0_TXFIFO_EOQF_IRQn       = 276u,             /**< DSPI_0 transmit FIFO End of Queue Flag */
  DSPI0_TXFIFO_TFFF_IRQn       = 277u,             /**< DSPI_0 Transmit FIFO Fill Flag */
  DSPI0_TCF_IRQn               = 278u,             /**< DSPI_0 Transfer Complete/DSI Data Match Flag */
  DSPI0_RXFIFO_RFDF_IRQn       = 279u,             /**< DSPI_0 Receive FIFO Drain Flag */
  CAN1_ESR1_IRQn               = 280u,             /**< FlexCAN_1 Bus Off, Transmit Warning, Receive Warning */
  CAN1_ESR2_IRQn               = 281u,             /**< FlexCAN_1 Error, FlexCAN_1 ECC Correctable Error, FlexCAN_1 ECC Host Access Non-Correctable Error, FlexCAN_1 ECC CAN Access Non-Correctable Error */
  CAN1_BUF0_IRQn               = 283u,             /**< FlexCAN_1 Buffer 0 Interrupt */
  CAN1_BUF1_IRQn               = 284u,             /**< FlexCAN_1 Buffer 1 Interrupt */
  CAN1_BUF2_IRQn               = 285u,             /**< FlexCAN_1 Buffer 2 Interrupt */
  CAN1_BUF3_IRQn               = 286u,             /**< FlexCAN_1 Buffer 3 Interrupt */
  CAN1_BUF4_IRQn               = 287u,             /**< FlexCAN_1 Buffer 4 Interrupt */
  CAN1_BUF5_IRQn               = 288u,             /**< FlexCAN_1 Buffer 5 Interrupt */
  CAN1_BUF6_IRQn               = 289u,             /**< FlexCAN_1 Buffer 6 Interrupt */
  CAN1_BUF7_IRQn               = 290u,             /**< FlexCAN_1 Buffer 7 Interrupt */
  CAN1_BUF8_IRQn               = 291u,             /**< FlexCAN_1 Buffer 8 Interrupt */
  CAN1_BUF9_IRQn               = 292u,             /**< FlexCAN_1 Buffer 9 Interrupt */
  CAN1_BUF10_IRQn              = 293u,             /**< FlexCAN_1 Buffer 10 Interrupt */
  CAN1_BUF11_IRQn              = 294u,             /**< FlexCAN_1 Buffer 11 Interrupt */
  CAN1_BUF12_IRQn              = 295u,             /**< FlexCAN_1 Buffer 12 Interrupt */
  CAN1_BUF13_IRQn              = 296u,             /**< FlexCAN_1 Buffer 13 Interrupt */
  CAN1_BUF14_IRQn              = 297u,             /**< FlexCAN_1 Buffer 14 Interrupt */
  CAN1_BUF15_IRQn              = 298u,             /**< FlexCAN_1 Buffer 15 Interrupt */
  CAN1_BUF16_31_IRQn           = 299u,             /**< FlexCAN_1 Buffers 31-16 Interrupts */
  CAN1_BUF32_63_IRQn           = 300u,             /**< FlexCAN_1 Buffers 63-32 Interrupts */
  PIT_RTI0_IRQn                = 301u,             /**< Periodic Interrupt Timer Interrupt 0 */
  PIT_RTI1_IRQn                = 302u,             /**< Periodic Interrupt Timer Interrupt 1 */
  PIT_RTI2_IRQn                = 303u,             /**< Periodic Interrupt Timer Interrupt 2 */
  PIT_RTI3_IRQn                = 304u,             /**< Periodic Interrupt Timer Interrupt 3 */
  PIT_RTIINT_IRQn              = 305u,             /**< Real Time Interrupt Interrupt */
  FMC_Done_IRQn                = 307u,             /**< Flash memory program/erase complete */
  CAN3_ESR1_IRQn               = 308u,             /**< FlexCAN_3 Bus Off, Transmit Warning, Receive Warning */
  CAN3_ESR2_IRQn               = 309u,             /**< FlexCAN_3 Error, FlexCAN_3 ECC Correctable Error, FlexCAN_3 ECC Host Access Non-Correctable Error, FlexCAN_3 ECC CAN Access Non-Correctable Error */
  CAN3_BUF0_IRQn               = 311u,             /**< FlexCAN_3 Buffer 0 Interrupt */
  CAN3_BUF1_IRQn               = 312u,             /**< FlexCAN_3 Buffer 1 Interrupt */
  CAN3_BUF2_IRQn               = 313u,             /**< FlexCAN_3 Buffer 2 Interrupt */
  CAN3_BUF3_IRQn               = 314u,             /**< FlexCAN_3 Buffer 3 Interrupt */
  CAN3_BUF4_IRQn               = 315u,             /**< FlexCAN_3 Buffer 4 Interrupt */
  CAN3_BUF5_IRQn               = 316u,             /**< FlexCAN_3 Buffer 5 Interrupt */
  CAN3_BUF6_IRQn               = 317u,             /**< FlexCAN_3 Buffer 6 Interrupt */
  CAN3_BUF7_IRQn               = 318u,             /**< FlexCAN_3 Buffer 7 Interrupt */
  CAN3_BUF8_IRQn               = 319u,             /**< FlexCAN_3 Buffer 8 Interrupt */
  CAN3_BUF9_IRQn               = 320u,             /**< FlexCAN_3 Buffer 9 Interrupt */
  CAN3_BUF10_IRQn              = 321u,             /**< FlexCAN_3 Buffer 10 Interrupt */
  CAN3_BUF11_IRQn              = 322u,             /**< FlexCAN_3 Buffer 11 Interrupt */
  CAN3_BUF12_IRQn              = 323u,             /**< FlexCAN_3 Buffer 12 Interrupt */
  CAN3_BUF13_IRQn              = 324u,             /**< FlexCAN_3 Buffer 13 Interrupt */
  CAN3_BUF14_IRQn              = 325u,             /**< FlexCAN_3 Buffer 14 Interrupt */
  CAN3_BUF15_IRQn              = 326u,             /**< FlexCAN_3 Buffer 15 Interrupt */
  CAN3_BUF16_31_IRQn           = 327u,             /**< FlexCAN_3 Buffers 31-16 Interrupts */
  CAN3_BUF32_63_IRQn           = 328u,             /**< FlexCAN_3 Buffers 63-32 Interrupts */
  SRX0_GBL_STATUS_IRQn         = 329u,             /**< SENT_0 Module Interrupts */
  SRX0_CH0_IRQn                = 330u,             /**< SENT_0_CH0 Interrupts */
  SRX0_CH1_IRQn                = 331u,             /**< SENT_0_CH1 Interrupts */
  SRX0_CH2_IRQn                = 332u,             /**< SENT_0_CH2 Interrupts */
  SRX0_CH3_IRQn                = 333u,             /**< SENT_0_CH3 Interrupts */
  SRX0_CH4_IRQn                = 334u,             /**< SENT_0_CH4 Interrupts */
  SRX0_CH5_IRQn                = 335u,             /**< SENT_0_CH5 Interrupts */
  SRX1_GBL_STATUS_IRQn         = 336u,             /**< SENT_1 Module Interrupts */
  SRX1_CH0_IRQn                = 337u,             /**< SENT_1_CH0 Interrupts */
  SRX1_CH1_IRQn                = 338u,             /**< SENT_1_CH1 Interrupts */
  SRX1_CH2_IRQn                = 339u,             /**< SENT_1_CH2 Interrupts */
  SRX1_CH3_IRQn                = 340u,             /**< SENT_1_CH3 Interrupts */
  SRX1_CH4_IRQn                = 341u,             /**< SENT_1_CH4 Interrupts */
  SRX1_CH5_IRQn                = 342u,             /**< SENT_1_CH5 Interrupts */
  PMC_IRQn                     = 343u,             /**< Power Management Controller Interrupts */
  PMC_TEMP_IRQn                = 344u,             /**< Temperature Sensor Interrupts: TEMP0_0, TEMP0_2, TEMP0_3, TEMP1_0, TEMP1_2, TEMP1_3 of PMC_ESR_TD */
  JDC_IRQn                     = 345u,             /**< JDC Interrupts: JDC_MSR[JIN_INT] | JDC_MSR[JOUT_INT] */
  SIPI0_IRQn                   = 346u,             /**< SIPI Combined Interrupts: SIPI_ERR | SIPI_SR | SIPI_CSR0 */
  LFAST_IRQn                   = 347u,             /**< LFAST Combined Interrupts */
  MCAN_IRQn                    = 348u,             /**< M_CAN0_0, M_CAN0_1, M_CAN1_0, M_CAN1_1 Combined Interrupts */
  ERM_IRQn                     = 349u,             /**< ERM Combined Interrupts: Single bit Correction | Multi bit Detection */
  CMU01_IRQn                   = 350u,             /**< CMU_0, CMU_1 Clock Error Interrupts */
  CMU23_IRQn                   = 351u,             /**< CMU_2, CMU_3 Clock Error Interrupts */
  CMU45_IRQn                   = 352u,             /**< CMU_4, CMU_5 Clock Error Interrupts */
  CMU67_IRQn                   = 353u,             /**< CMU_6, CMU_7 Clock Error Interrupts */
  CMU8_IRQn                    = 354u,             /**< CMU_8 Clock Error Interrupts */
  CMU_RSV0_IRQn                = 355u,             /**< CMU_RSV0 */
  CMU_RSV1_IRQn                = 356u,             /**< CMU_RSV1 */
  CMU_RSV2_IRQn                = 357u,             /**< CMU_RSV2 */
  REACM_GBL_IRQn               = 358u,             /**< Reaction Module Global Interrupt: REACM_GEFR[OVR|EF7:0] */
  REACM_CH01_IRQn              = 359u,             /**< Reaction Channel 0 and Reaction Channel 1 Combined Interrupts */
  REACM_CH23_IRQn              = 360u,             /**< Reaction Channel 2 and Reaction Channel 3 Combined Interrupts */
  REACM_CH45_IRQn              = 361u,             /**< Reaction Channel 4 and Reaction Channel 5 Combined Interrupts */
  REACM_CH67_IRQn              = 362u,             /**< Reaction Channel 6 and Reaction Channel 7 Combined Interrupts */
  REACM_CH89_IRQn              = 363u,             /**< Reaction Channel 8 and Reaction Channel 9 Combined Interrupts */
  REACM_RSV0_IRQn              = 364u,             /**< REACM_RSV0 */
  REACM_RSV1_IRQn              = 365u,             /**< REACM_RSV1 */
  DEC1_IDF_IRQn                = 366u,             /**< Decimation 1 Input (Fill) */
  DEC1_OD_SD_IRQn              = 367u,             /**< Decimation 1 Output/Integ (Drain/Integ) */
  DEC1_ERR_IRQn                = 368u,             /**< Decimation 1 Error */
  ETPU2_GE_IRQn                = 369u,             /**< eTPU Engine 2 and 1 Global Exception */
  ETPU2_CIS0_IRQn              = 370u,             /**< eTPU Engine 2 Channel 0 Interrupt Status */
  ETPU2_CIS1_IRQn              = 371u,             /**< eTPU Engine 2 Channel 1 Interrupt Status */
  ETPU2_CIS2_IRQn              = 372u,             /**< eTPU Engine 2 Channel 2 Interrupt Status */
  ETPU2_CIS3_IRQn              = 373u,             /**< eTPU Engine 2 Channel 3 Interrupt Status */
  ETPU2_CIS4_IRQn              = 374u,             /**< eTPU Engine 2 Channel 4 Interrupt Status */
  ETPU2_CIS5_IRQn              = 375u,             /**< eTPU Engine 2 Channel 5 Interrupt Status */
  ETPU2_CIS6_IRQn              = 376u,             /**< eTPU Engine 2 Channel 6 Interrupt Status */
  ETPU2_CIS7_IRQn              = 377u,             /**< eTPU Engine 2 Channel 7 Interrupt Status */
  ETPU2_CIS8_IRQn              = 378u,             /**< eTPU Engine 2 Channel 8 Interrupt Status */
  ETPU2_CIS9_IRQn              = 379u,             /**< eTPU Engine 2 Channel 9 Interrupt Status */
  ETPU2_CIS10_IRQn             = 380u,             /**< eTPU Engine 2 Channel 10 Interrupt Status */
  ETPU2_CIS11_IRQn             = 381u,             /**< eTPU Engine 2 Channel 11 Interrupt Status */
  ETPU2_CIS12_IRQn             = 382u,             /**< eTPU Engine 2 Channel 12 Interrupt Status */
  ETPU2_CIS13_IRQn             = 383u,             /**< eTPU Engine 2 Channel 13 Interrupt Status */
  ETPU2_CIS14_IRQn             = 384u,             /**< eTPU Engine 2 Channel 14 Interrupt Status */
  ETPU2_CIS15_IRQn             = 385u,             /**< eTPU Engine 2 Channel 15 Interrupt Status */
  ETPU2_CIS16_IRQn             = 386u,             /**< eTPU Engine 2 Channel 16 Interrupt Status */
  ETPU2_CIS17_IRQn             = 387u,             /**< eTPU Engine 2 Channel 17 Interrupt Status */
  ETPU2_CIS18_IRQn             = 388u,             /**< eTPU Engine 2 Channel 18 Interrupt Status */
  ETPU2_CIS19_IRQn             = 389u,             /**< eTPU Engine 2 Channel 19 Interrupt Status */
  ETPU2_CIS20_IRQn             = 390u,             /**< eTPU Engine 2 Channel 20 Interrupt Status */
  ETPU2_CIS21_IRQn             = 391u,             /**< eTPU Engine 2 Channel 21 Interrupt Status */
  ETPU2_CIS22_IRQn             = 392u,             /**< eTPU Engine 2 Channel 22 Interrupt Status */
  ETPU2_CIS23_IRQn             = 393u,             /**< eTPU Engine 2 Channel 23 Interrupt Status */
  EQADC1_OVRx_IRQn             = 394u,             /**< eQADC combined overrun interrupt requests from all of the FIFOs: Trigger Overrun, Receive FIFO Overflow and command FIFO Underflow */
  EQADC1_FIFO0_NCF_IRQn        = 395u,             /**< eQADC command FIFO 0 Non-Coherency Flag */
  EQADC1_FIFO0_PF_IRQn         = 396u,             /**< eQADC command FIFO 0 Pause Flag */
  EQADC1_FIFO0_EOQF_IRQn       = 397u,             /**< eQADC command FIFO 0 command queue End of Queue Flag */
  EQADC1_FIFO0_CFFF_IRQn       = 398u,             /**< eQADC Command FIFO 0 Fill Flag */
  EQADC1_FIFO0_RFDF_IRQn       = 399u,             /**< eQADC Receive FIFO 0 Drain Flag */
  EQADC1_FIFO1_NCF_IRQn        = 400u,             /**< eQADC command FIFO 1 Non-Coherency Flag */
  EQADC1_FIFO1_PF_IRQn         = 401u,             /**< eQADC command FIFO 1 Pause Flag */
  EQADC1_FIFO1_EOQF_IRQn       = 402u,             /**< eQADC command FIFO 1 command queue End of Queue Flag */
  EQADC1_FIFO1_CFFF_IRQn       = 403u,             /**< eQADC Command FIFO 1 Fill Flag */
  EQADC1_FIFO1_RFDF_IRQn       = 404u,             /**< eQADC Receive FIFO 1 Drain Flag */
  EQADC1_FIFO2_NCF_IRQn        = 405u,             /**< eQADC command FIFO 2 Non-Coherency Flag */
  EQADC1_FIFO2_PF_IRQn         = 406u,             /**< eQADC command FIFO 2 Pause Flag */
  EQADC1_FIFO2_EOQF_IRQn       = 407u,             /**< eQADC command FIFO 2 command queue End of Queue Flag */
  EQADC1_FIFO2_CFFF_IRQn       = 408u,             /**< eQADC Command FIFO 2 Fill Flag */
  EQADC1_FIFO2_RFDF_IRQn       = 409u,             /**< eQADC Receive FIFO 2 Drain Flag */
  EQADC1_FIFO3_NCF_IRQn        = 410u,             /**< eQADC command FIFO 3 Non-Coherency Flag */
  EQADC1_FIFO3_PF_IRQn         = 411u,             /**< eQADC command FIFO 3 Pause Flag */
  EQADC1_FIFO3_EOQF_IRQn       = 412u,             /**< eQADC command FIFO 3 command queue End of Queue Flag */
  EQADC1_FIFO3_CFFF_IRQn       = 413u,             /**< eQADC Command FIFO 3 Fill Flag */
  EQADC1_FIFO3_RFDF_IRQn       = 414u,             /**< eQADC Receive FIFO 3 Drain Flag */
  EQADC1_FIFO4_NCF_IRQn        = 415u,             /**< eQADC command FIFO 4 Non-Coherency Flag */
  EQADC1_FIFO4_PF_IRQn         = 416u,             /**< eQADC command FIFO 4 Pause Flag */
  EQADC1_FIFO4_EOQF_IRQn       = 417u,             /**< eQADC command FIFO 4 command queue End of Queue Flag */
  EQADC1_FIFO4_CFFF_IRQn       = 418u,             /**< eQADC Command FIFO 4 Fill Flag */
  EQADC1_FIFO4_RFDF_IRQn       = 419u,             /**< eQADC Receive FIFO 4 Drain Flag */
  EQADC1_FIFO5_NCF_IRQn        = 420u,             /**< eQADC command FIFO 5 Non-Coherency Flag */
  EQADC1_FIFO5_PF_IRQn         = 421u,             /**< eQADC command FIFO 5 Pause Flag */
  EQADC1_FIFO5_EOQF_IRQn       = 422u,             /**< eQADC command FIFO 5 command queue End of Queue Flag */
  EQADC1_FIFO5_CFFF_IRQn       = 423u,             /**< eQADC Command FIFO 5 Fill Flag */
  EQADC1_FIFO5_RFDF_IRQn       = 424u,             /**< eQADC Receive FIFO 5 Drain Flag */
  DMA1_ERR0_31_IRQn            = 425u,             /**< eDMA1 channel Error flags 0-31 */
  DMA1_0_IRQn                  = 426u,             /**< eDMA1 channel Interrupt 0 */
  DMA1_1_IRQn                  = 427u,             /**< eDMA1 channel Interrupt 1 */
  DMA1_2_IRQn                  = 428u,             /**< eDMA1 channel Interrupt 2 */
  DMA1_3_IRQn                  = 429u,             /**< eDMA1 channel Interrupt 3 */
  DMA1_4_IRQn                  = 430u,             /**< eDMA1 channel Interrupt 4 */
  DMA1_5_IRQn                  = 431u,             /**< eDMA1 channel Interrupt 5 */
  DMA1_6_IRQn                  = 432u,             /**< eDMA1 channel Interrupt 6 */
  DMA1_7_IRQn                  = 433u,             /**< eDMA1 channel Interrupt 7 */
  DMA1_8_IRQn                  = 434u,             /**< eDMA1 channel Interrupt 8 */
  DMA1_9_IRQn                  = 435u,             /**< eDMA1 channel Interrupt 9 */
  DMA1_10_IRQn                 = 436u,             /**< eDMA1 channel Interrupt 10 */
  DMA1_11_IRQn                 = 437u,             /**< eDMA1 channel Interrupt 11 */
  DMA1_12_IRQn                 = 438u,             /**< eDMA1 channel Interrupt 12 */
  DMA1_13_IRQn                 = 439u,             /**< eDMA1 channel Interrupt 13 */
  DMA1_14_IRQn                 = 440u,             /**< eDMA1 channel Interrupt 14 */
  DMA1_15_IRQn                 = 441u,             /**< eDMA1 channel Interrupt 15 */
  DMA1_16_IRQn                 = 442u,             /**< eDMA1 channel Interrupt 16 */
  DMA1_17_IRQn                 = 443u,             /**< eDMA1 channel Interrupt 17 */
  DMA1_18_IRQn                 = 444u,             /**< eDMA1 channel Interrupt 18 */
  DMA1_19_IRQn                 = 445u,             /**< eDMA1 channel Interrupt 19 */
  DMA1_20_IRQn                 = 446u,             /**< eDMA1 channel Interrupt 20 */
  DMA1_21_IRQn                 = 447u,             /**< eDMA1 channel Interrupt 21 */
  DMA1_22_IRQn                 = 448u,             /**< eDMA1 channel Interrupt 22 */
  DMA1_23_IRQn                 = 449u,             /**< eDMA1 channel Interrupt 23 */
  DMA1_24_IRQn                 = 450u,             /**< eDMA1 channel Interrupt 24 */
  DMA1_25_IRQn                 = 451u,             /**< eDMA1 channel Interrupt 25 */
  DMA1_26_IRQn                 = 452u,             /**< eDMA1 channel Interrupt 26 */
  DMA1_27_IRQn                 = 453u,             /**< eDMA1 channel Interrupt 27 */
  DMA1_28_IRQn                 = 454u,             /**< eDMA1 channel Interrupt 28 */
  DMA1_29_IRQn                 = 455u,             /**< eDMA1 channel Interrupt 29 */
  DMA1_30_IRQn                 = 456u,             /**< eDMA1 channel Interrupt 30 */
  DMA1_31_IRQn                 = 457u,             /**< eDMA1 channel Interrupt 31 */
  SDADC1234_IRQn               = 458u,             /**< SDADC1 to SDADC4 Interrupts */
  EMIOS1_CH16_IRQn             = 459u,             /**< eMIOS_1 channel 16 Flag */
  EMIOS1_CH17_IRQn             = 460u,             /**< eMIOS_1 channel 17 Flag */
  EMIOS1_CH18_IRQn             = 461u,             /**< eMIOS_1 channel 18 Flag */
  EMIOS1_CH19_IRQn             = 462u,             /**< eMIOS_1 channel 19 Flag */
  EMIOS1_CH20_IRQn             = 463u,             /**< eMIOS_1 channel 20 Flag */
  EMIOS1_CH21_IRQn             = 464u,             /**< eMIOS_1 channel 21 Flag */
  EMIOS1_CH22_IRQn             = 465u,             /**< eMIOS_1 channel 22 Flag */
  EMIOS1_CH23_IRQn             = 466u,             /**< eMIOS_1 channel 23 Flag */
  DEC2_IDF_IRQn                = 467u,             /**< Decimation 2 Input (Fill) */
  DEC2_OD_SD_IRQn              = 468u,             /**< Decimation 2 Output/Integ (Drain/Integ) */
  DEC2_ERR_IRQn                = 469u,             /**< Decimation 2 Error */
  DEC3_IDF_IRQn                = 470u,             /**< Decimation 3 Input (Fill) */
  DEC3_OD_SD_IRQn              = 471u,             /**< Decimation 3 Output/Integ (Drain/Integ) */
  DEC3_ERR_IRQn                = 472u,             /**< Decimation 3 Error */
  ESCI2_CIR_IRQn               = 473u,             /**< Combined Interrupt Requests of ESCI Module 2 */
  ESCI3_CIR_IRQn               = 474u,             /**< Combined Interrupt Requests of ESCI Module 3 */
  ESCI4_CIR_IRQn               = 475u,             /**< Combined Interrupt Requests of ESCI Module 4 */
  DECFILTER4_IRQn              = 476u,             /**< Decimation Filter 4 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER5_IRQn              = 477u,             /**< Decimation Filter 5 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER6_IRQn              = 478u,             /**< Decimation Filter 6 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER7_IRQn              = 479u,             /**< Decimation Filter 7 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER8_IRQn              = 480u,             /**< Decimation Filter 8 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER9_IRQn              = 481u,             /**< Decimation Filter 9 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER10_IRQn             = 482u,             /**< Decimation Filter 10 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DECFILTER11_IRQn             = 483u,             /**< Decimation Filter 11 Input/Output/Err/Intg (Fill/Drain/Error/Intg) */
  DMA1_ERR32_63_IRQn           = 488u,             /**< eDMA1 channel Error flags 32-63 */
  DMA1_32_39_IRQn              = 489u,             /**< eDMA1 channel Interrupts 32-39 */
  DMA1_40_47_IRQn              = 490u,             /**< eDMA1 channel Interrupts 40-47 */
  DMA1_48_55_IRQn              = 491u,             /**< eDMA1 channel Interrupts 48-55 */
  DMA1_56_63_IRQn              = 492u,             /**< eDMA1 channel Interrupts 56-63 */
  ETPU2_CIS24_IRQn             = 493u,             /**< eTPU Engine 2 Channel 24 Interrupt Status */
  ETPU2_CIS25_IRQn             = 494u,             /**< eTPU Engine 2 Channel 25 Interrupt Status */
  ETPU2_CIS26_IRQn             = 495u,             /**< eTPU Engine 2 Channel 26 Interrupt Status */
  ETPU2_CIS27_IRQn             = 496u,             /**< eTPU Engine 2 Channel 27 Interrupt Status */
  ETPU2_CIS28_IRQn             = 497u,             /**< eTPU Engine 2 Channel 28 Interrupt Status */
  ETPU2_CIS29_IRQn             = 498u,             /**< eTPU Engine 2 Channel 29 Interrupt Status */
  ETPU2_CIS30_IRQn             = 499u,             /**< eTPU Engine 2 Channel 30 Interrupt Status */
  ETPU2_CIS31_IRQn             = 500u,             /**< eTPU Engine 2 Channel 31 Interrupt Status */
  SWT1_IRQn                    = 501u,             /**< Software Watchdog 1 Interrupt flag */
  SEMA4_CORE0_IRQn             = 502u,             /**< Core 0 requested semaphore has unlocked */
  SEMA4_CORE1_IRQn             = 503u,             /**< Core 1 requested semaphore has unlocked */
  CSE_IRQ_IRQn                 = 504u,             /**< CSE Interrupt */
  ESCI5_CIR_IRQn               = 505u,             /**< Combined Interrupt Requests of ESCI Module 5 */
  DSPI4_ERR_IRQn               = 506u,             /**< DSPI_4 combined overrun and parity error interrupt requests: Transmit FIFO Underflow/Receive FIFO Overflow SPI Parity Error/DSI Parity Error */
  DSPI4_TXFIFO_EOQF_IRQn       = 507u,             /**< DSPI_4 transmit FIFO End of Queue Flag */
  DSPI4_TXFIFO_TFFF_IRQn       = 508u,             /**< DSPI_4 Transmit FIFO Fill Flag */
  DSPI4_TCF_IRQn               = 509u,             /**< DSPI_4 Transfer Complete/DSI Data Match Flag */
  DSPI4_RXFIFO_RFDF_IRQn       = 510u,             /**< DSPI_4 Receive FIFO Drain Flag */
  STCU_IRQn                    = 511u              /**< MBIST interrupt */
} IRQn_Type;

/*!
 * @}
 */ /* end of group Interrupt_vector_numbers_MPC5775B */


/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer for MPC5775B
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer_MPC5775B Device Peripheral Access Layer for MPC5775B
 * @{
 */

/* @brief This module covers memory mapped registers available on SoC */

/* ----------------------------------------------------------------------------
   -- AIPS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer
 * @{
 */


/** AIPS - Size of Registers Arrays */
#define AIPS_PACR_COUNT                          4u
#define AIPS_OPACR_COUNT                         8u

/** AIPS - Register Layout Typedef */
typedef struct {
  __IO uint32_t MPRA;                              /**< Master Privilege Register A, offset: 0x0 */
  __IO uint32_t MPRB;                              /**< Master Privilege Register B, offset: 0x4 */
       uint8_t RESERVED_0[24];
  __IO uint32_t PACR[AIPS_PACR_COUNT];             /**< Peripheral Access Control Register, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_1[16];
  __IO uint32_t OPACR[AIPS_OPACR_COUNT];           /**< Off-Platform Peripheral Access Control Register, array offset: 0x40, array step: 0x4 */
} AIPS_Type, *AIPS_MemMapPtr;

 /** Number of instances of the AIPS module. */
#define AIPS_INSTANCE_COUNT                      (2u)


/* AIPS - Peripheral instance base addresses */
/** Peripheral AIPS_0 base address */
#define AIPS_0_BASE                              (0xFFF00000u)
/** Peripheral AIPS_0 base pointer */
#define AIPS_0                                   ((AIPS_Type *)AIPS_0_BASE)
/** Peripheral AIPS_1 base address */
#define AIPS_1_BASE                              (0xC3F00000u)
/** Peripheral AIPS_1 base pointer */
#define AIPS_1                                   ((AIPS_Type *)AIPS_1_BASE)
/** Array initializer of AIPS peripheral base addresses */
#define AIPS_BASE_ADDRS                          { AIPS_0_BASE, AIPS_1_BASE }
/** Array initializer of AIPS peripheral base pointers */
#define AIPS_BASE_PTRS                           { AIPS_0, AIPS_1 }

/* ----------------------------------------------------------------------------
   -- AIPS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AIPS_Register_Masks AIPS Register Masks
 * @{
 */

/* MPRA Bit Fields */
#define AIPS_MPRA_MPL6_MASK                      0x10u
#define AIPS_MPRA_MPL6_SHIFT                     4u
#define AIPS_MPRA_MPL6_WIDTH                     1u
#define AIPS_MPRA_MPL6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL6_SHIFT))&AIPS_MPRA_MPL6_MASK)
#define AIPS_MPRA_MTW6_MASK                      0x20u
#define AIPS_MPRA_MTW6_SHIFT                     5u
#define AIPS_MPRA_MTW6_WIDTH                     1u
#define AIPS_MPRA_MTW6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW6_SHIFT))&AIPS_MPRA_MTW6_MASK)
#define AIPS_MPRA_MTR6_MASK                      0x40u
#define AIPS_MPRA_MTR6_SHIFT                     6u
#define AIPS_MPRA_MTR6_WIDTH                     1u
#define AIPS_MPRA_MTR6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR6_SHIFT))&AIPS_MPRA_MTR6_MASK)
#define AIPS_MPRA_MPL5_MASK                      0x100u
#define AIPS_MPRA_MPL5_SHIFT                     8u
#define AIPS_MPRA_MPL5_WIDTH                     1u
#define AIPS_MPRA_MPL5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL5_SHIFT))&AIPS_MPRA_MPL5_MASK)
#define AIPS_MPRA_MTW5_MASK                      0x200u
#define AIPS_MPRA_MTW5_SHIFT                     9u
#define AIPS_MPRA_MTW5_WIDTH                     1u
#define AIPS_MPRA_MTW5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW5_SHIFT))&AIPS_MPRA_MTW5_MASK)
#define AIPS_MPRA_MTR5_MASK                      0x400u
#define AIPS_MPRA_MTR5_SHIFT                     10u
#define AIPS_MPRA_MTR5_WIDTH                     1u
#define AIPS_MPRA_MTR5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR5_SHIFT))&AIPS_MPRA_MTR5_MASK)
#define AIPS_MPRA_MPL4_MASK                      0x1000u
#define AIPS_MPRA_MPL4_SHIFT                     12u
#define AIPS_MPRA_MPL4_WIDTH                     1u
#define AIPS_MPRA_MPL4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL4_SHIFT))&AIPS_MPRA_MPL4_MASK)
#define AIPS_MPRA_MTW4_MASK                      0x2000u
#define AIPS_MPRA_MTW4_SHIFT                     13u
#define AIPS_MPRA_MTW4_WIDTH                     1u
#define AIPS_MPRA_MTW4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW4_SHIFT))&AIPS_MPRA_MTW4_MASK)
#define AIPS_MPRA_MTR4_MASK                      0x4000u
#define AIPS_MPRA_MTR4_SHIFT                     14u
#define AIPS_MPRA_MTR4_WIDTH                     1u
#define AIPS_MPRA_MTR4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR4_SHIFT))&AIPS_MPRA_MTR4_MASK)
#define AIPS_MPRA_MPL3_MASK                      0x10000u
#define AIPS_MPRA_MPL3_SHIFT                     16u
#define AIPS_MPRA_MPL3_WIDTH                     1u
#define AIPS_MPRA_MPL3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL3_SHIFT))&AIPS_MPRA_MPL3_MASK)
#define AIPS_MPRA_MTW3_MASK                      0x20000u
#define AIPS_MPRA_MTW3_SHIFT                     17u
#define AIPS_MPRA_MTW3_WIDTH                     1u
#define AIPS_MPRA_MTW3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW3_SHIFT))&AIPS_MPRA_MTW3_MASK)
#define AIPS_MPRA_MTR3_MASK                      0x40000u
#define AIPS_MPRA_MTR3_SHIFT                     18u
#define AIPS_MPRA_MTR3_WIDTH                     1u
#define AIPS_MPRA_MTR3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR3_SHIFT))&AIPS_MPRA_MTR3_MASK)
#define AIPS_MPRA_MPL2_MASK                      0x100000u
#define AIPS_MPRA_MPL2_SHIFT                     20u
#define AIPS_MPRA_MPL2_WIDTH                     1u
#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL2_SHIFT))&AIPS_MPRA_MPL2_MASK)
#define AIPS_MPRA_MTW2_MASK                      0x200000u
#define AIPS_MPRA_MTW2_SHIFT                     21u
#define AIPS_MPRA_MTW2_WIDTH                     1u
#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW2_SHIFT))&AIPS_MPRA_MTW2_MASK)
#define AIPS_MPRA_MTR2_MASK                      0x400000u
#define AIPS_MPRA_MTR2_SHIFT                     22u
#define AIPS_MPRA_MTR2_WIDTH                     1u
#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR2_SHIFT))&AIPS_MPRA_MTR2_MASK)
#define AIPS_MPRA_MPL1_MASK                      0x1000000u
#define AIPS_MPRA_MPL1_SHIFT                     24u
#define AIPS_MPRA_MPL1_WIDTH                     1u
#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL1_SHIFT))&AIPS_MPRA_MPL1_MASK)
#define AIPS_MPRA_MTW1_MASK                      0x2000000u
#define AIPS_MPRA_MTW1_SHIFT                     25u
#define AIPS_MPRA_MTW1_WIDTH                     1u
#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW1_SHIFT))&AIPS_MPRA_MTW1_MASK)
#define AIPS_MPRA_MTR1_MASK                      0x4000000u
#define AIPS_MPRA_MTR1_SHIFT                     26u
#define AIPS_MPRA_MTR1_WIDTH                     1u
#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR1_SHIFT))&AIPS_MPRA_MTR1_MASK)
#define AIPS_MPRA_MPL0_MASK                      0x10000000u
#define AIPS_MPRA_MPL0_SHIFT                     28u
#define AIPS_MPRA_MPL0_WIDTH                     1u
#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MPL0_SHIFT))&AIPS_MPRA_MPL0_MASK)
#define AIPS_MPRA_MTW0_MASK                      0x20000000u
#define AIPS_MPRA_MTW0_SHIFT                     29u
#define AIPS_MPRA_MTW0_WIDTH                     1u
#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTW0_SHIFT))&AIPS_MPRA_MTW0_MASK)
#define AIPS_MPRA_MTR0_MASK                      0x40000000u
#define AIPS_MPRA_MTR0_SHIFT                     30u
#define AIPS_MPRA_MTR0_WIDTH                     1u
#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRA_MTR0_SHIFT))&AIPS_MPRA_MTR0_MASK)
/* MPRB Bit Fields */
#define AIPS_MPRB_MPL9_MASK                      0x1000000u
#define AIPS_MPRB_MPL9_SHIFT                     24u
#define AIPS_MPRB_MPL9_WIDTH                     1u
#define AIPS_MPRB_MPL9(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MPL9_SHIFT))&AIPS_MPRB_MPL9_MASK)
#define AIPS_MPRB_MTW9_MASK                      0x2000000u
#define AIPS_MPRB_MTW9_SHIFT                     25u
#define AIPS_MPRB_MTW9_WIDTH                     1u
#define AIPS_MPRB_MTW9(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MTW9_SHIFT))&AIPS_MPRB_MTW9_MASK)
#define AIPS_MPRB_MTR9_MASK                      0x4000000u
#define AIPS_MPRB_MTR9_SHIFT                     26u
#define AIPS_MPRB_MTR9_WIDTH                     1u
#define AIPS_MPRB_MTR9(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MTR9_SHIFT))&AIPS_MPRB_MTR9_MASK)
#define AIPS_MPRB_MPL8_MASK                      0x10000000u
#define AIPS_MPRB_MPL8_SHIFT                     28u
#define AIPS_MPRB_MPL8_WIDTH                     1u
#define AIPS_MPRB_MPL8(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MPL8_SHIFT))&AIPS_MPRB_MPL8_MASK)
#define AIPS_MPRB_MTW8_MASK                      0x20000000u
#define AIPS_MPRB_MTW8_SHIFT                     29u
#define AIPS_MPRB_MTW8_WIDTH                     1u
#define AIPS_MPRB_MTW8(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MTW8_SHIFT))&AIPS_MPRB_MTW8_MASK)
#define AIPS_MPRB_MTR8_MASK                      0x40000000u
#define AIPS_MPRB_MTR8_SHIFT                     30u
#define AIPS_MPRB_MTR8_WIDTH                     1u
#define AIPS_MPRB_MTR8(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_MPRB_MTR8_SHIFT))&AIPS_MPRB_MTR8_MASK)
/* PACR Bit Fields */
#define AIPS_PACR_TP7_MASK                       0x1u
#define AIPS_PACR_TP7_SHIFT                      0u
#define AIPS_PACR_TP7_WIDTH                      1u
#define AIPS_PACR_TP7(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP7_SHIFT))&AIPS_PACR_TP7_MASK)
#define AIPS_PACR_WP7_MASK                       0x2u
#define AIPS_PACR_WP7_SHIFT                      1u
#define AIPS_PACR_WP7_WIDTH                      1u
#define AIPS_PACR_WP7(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP7_SHIFT))&AIPS_PACR_WP7_MASK)
#define AIPS_PACR_SP7_MASK                       0x4u
#define AIPS_PACR_SP7_SHIFT                      2u
#define AIPS_PACR_SP7_WIDTH                      1u
#define AIPS_PACR_SP7(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP7_SHIFT))&AIPS_PACR_SP7_MASK)
#define AIPS_PACR_TP6_MASK                       0x10u
#define AIPS_PACR_TP6_SHIFT                      4u
#define AIPS_PACR_TP6_WIDTH                      1u
#define AIPS_PACR_TP6(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP6_SHIFT))&AIPS_PACR_TP6_MASK)
#define AIPS_PACR_WP6_MASK                       0x20u
#define AIPS_PACR_WP6_SHIFT                      5u
#define AIPS_PACR_WP6_WIDTH                      1u
#define AIPS_PACR_WP6(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP6_SHIFT))&AIPS_PACR_WP6_MASK)
#define AIPS_PACR_SP6_MASK                       0x40u
#define AIPS_PACR_SP6_SHIFT                      6u
#define AIPS_PACR_SP6_WIDTH                      1u
#define AIPS_PACR_SP6(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP6_SHIFT))&AIPS_PACR_SP6_MASK)
#define AIPS_PACR_TP5_MASK                       0x100u
#define AIPS_PACR_TP5_SHIFT                      8u
#define AIPS_PACR_TP5_WIDTH                      1u
#define AIPS_PACR_TP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP5_SHIFT))&AIPS_PACR_TP5_MASK)
#define AIPS_PACR_WP5_MASK                       0x200u
#define AIPS_PACR_WP5_SHIFT                      9u
#define AIPS_PACR_WP5_WIDTH                      1u
#define AIPS_PACR_WP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP5_SHIFT))&AIPS_PACR_WP5_MASK)
#define AIPS_PACR_SP5_MASK                       0x400u
#define AIPS_PACR_SP5_SHIFT                      10u
#define AIPS_PACR_SP5_WIDTH                      1u
#define AIPS_PACR_SP5(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP5_SHIFT))&AIPS_PACR_SP5_MASK)
#define AIPS_PACR_TP4_MASK                       0x1000u
#define AIPS_PACR_TP4_SHIFT                      12u
#define AIPS_PACR_TP4_WIDTH                      1u
#define AIPS_PACR_TP4(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP4_SHIFT))&AIPS_PACR_TP4_MASK)
#define AIPS_PACR_WP4_MASK                       0x2000u
#define AIPS_PACR_WP4_SHIFT                      13u
#define AIPS_PACR_WP4_WIDTH                      1u
#define AIPS_PACR_WP4(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP4_SHIFT))&AIPS_PACR_WP4_MASK)
#define AIPS_PACR_SP4_MASK                       0x4000u
#define AIPS_PACR_SP4_SHIFT                      14u
#define AIPS_PACR_SP4_WIDTH                      1u
#define AIPS_PACR_SP4(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP4_SHIFT))&AIPS_PACR_SP4_MASK)
#define AIPS_PACR_TP3_MASK                       0x10000u
#define AIPS_PACR_TP3_SHIFT                      16u
#define AIPS_PACR_TP3_WIDTH                      1u
#define AIPS_PACR_TP3(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP3_SHIFT))&AIPS_PACR_TP3_MASK)
#define AIPS_PACR_WP3_MASK                       0x20000u
#define AIPS_PACR_WP3_SHIFT                      17u
#define AIPS_PACR_WP3_WIDTH                      1u
#define AIPS_PACR_WP3(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP3_SHIFT))&AIPS_PACR_WP3_MASK)
#define AIPS_PACR_SP3_MASK                       0x40000u
#define AIPS_PACR_SP3_SHIFT                      18u
#define AIPS_PACR_SP3_WIDTH                      1u
#define AIPS_PACR_SP3(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP3_SHIFT))&AIPS_PACR_SP3_MASK)
#define AIPS_PACR_TP2_MASK                       0x100000u
#define AIPS_PACR_TP2_SHIFT                      20u
#define AIPS_PACR_TP2_WIDTH                      1u
#define AIPS_PACR_TP2(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP2_SHIFT))&AIPS_PACR_TP2_MASK)
#define AIPS_PACR_WP2_MASK                       0x200000u
#define AIPS_PACR_WP2_SHIFT                      21u
#define AIPS_PACR_WP2_WIDTH                      1u
#define AIPS_PACR_WP2(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP2_SHIFT))&AIPS_PACR_WP2_MASK)
#define AIPS_PACR_SP2_MASK                       0x400000u
#define AIPS_PACR_SP2_SHIFT                      22u
#define AIPS_PACR_SP2_WIDTH                      1u
#define AIPS_PACR_SP2(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP2_SHIFT))&AIPS_PACR_SP2_MASK)
#define AIPS_PACR_TP1_MASK                       0x1000000u
#define AIPS_PACR_TP1_SHIFT                      24u
#define AIPS_PACR_TP1_WIDTH                      1u
#define AIPS_PACR_TP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP1_SHIFT))&AIPS_PACR_TP1_MASK)
#define AIPS_PACR_WP1_MASK                       0x2000000u
#define AIPS_PACR_WP1_SHIFT                      25u
#define AIPS_PACR_WP1_WIDTH                      1u
#define AIPS_PACR_WP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP1_SHIFT))&AIPS_PACR_WP1_MASK)
#define AIPS_PACR_SP1_MASK                       0x4000000u
#define AIPS_PACR_SP1_SHIFT                      26u
#define AIPS_PACR_SP1_WIDTH                      1u
#define AIPS_PACR_SP1(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP1_SHIFT))&AIPS_PACR_SP1_MASK)
#define AIPS_PACR_TP0_MASK                       0x10000000u
#define AIPS_PACR_TP0_SHIFT                      28u
#define AIPS_PACR_TP0_WIDTH                      1u
#define AIPS_PACR_TP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_TP0_SHIFT))&AIPS_PACR_TP0_MASK)
#define AIPS_PACR_WP0_MASK                       0x20000000u
#define AIPS_PACR_WP0_SHIFT                      29u
#define AIPS_PACR_WP0_WIDTH                      1u
#define AIPS_PACR_WP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_WP0_SHIFT))&AIPS_PACR_WP0_MASK)
#define AIPS_PACR_SP0_MASK                       0x40000000u
#define AIPS_PACR_SP0_SHIFT                      30u
#define AIPS_PACR_SP0_WIDTH                      1u
#define AIPS_PACR_SP0(x)                         (((uint32_t)(((uint32_t)(x))<<AIPS_PACR_SP0_SHIFT))&AIPS_PACR_SP0_MASK)
/* OPACR Bit Fields */
#define AIPS_OPACR_TP7_MASK                      0x1u
#define AIPS_OPACR_TP7_SHIFT                     0u
#define AIPS_OPACR_TP7_WIDTH                     1u
#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP7_SHIFT))&AIPS_OPACR_TP7_MASK)
#define AIPS_OPACR_WP7_MASK                      0x2u
#define AIPS_OPACR_WP7_SHIFT                     1u
#define AIPS_OPACR_WP7_WIDTH                     1u
#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP7_SHIFT))&AIPS_OPACR_WP7_MASK)
#define AIPS_OPACR_SP7_MASK                      0x4u
#define AIPS_OPACR_SP7_SHIFT                     2u
#define AIPS_OPACR_SP7_WIDTH                     1u
#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP7_SHIFT))&AIPS_OPACR_SP7_MASK)
#define AIPS_OPACR_TP6_MASK                      0x10u
#define AIPS_OPACR_TP6_SHIFT                     4u
#define AIPS_OPACR_TP6_WIDTH                     1u
#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP6_SHIFT))&AIPS_OPACR_TP6_MASK)
#define AIPS_OPACR_WP6_MASK                      0x20u
#define AIPS_OPACR_WP6_SHIFT                     5u
#define AIPS_OPACR_WP6_WIDTH                     1u
#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP6_SHIFT))&AIPS_OPACR_WP6_MASK)
#define AIPS_OPACR_SP6_MASK                      0x40u
#define AIPS_OPACR_SP6_SHIFT                     6u
#define AIPS_OPACR_SP6_WIDTH                     1u
#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP6_SHIFT))&AIPS_OPACR_SP6_MASK)
#define AIPS_OPACR_TP5_MASK                      0x100u
#define AIPS_OPACR_TP5_SHIFT                     8u
#define AIPS_OPACR_TP5_WIDTH                     1u
#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP5_SHIFT))&AIPS_OPACR_TP5_MASK)
#define AIPS_OPACR_WP5_MASK                      0x200u
#define AIPS_OPACR_WP5_SHIFT                     9u
#define AIPS_OPACR_WP5_WIDTH                     1u
#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP5_SHIFT))&AIPS_OPACR_WP5_MASK)
#define AIPS_OPACR_SP5_MASK                      0x400u
#define AIPS_OPACR_SP5_SHIFT                     10u
#define AIPS_OPACR_SP5_WIDTH                     1u
#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP5_SHIFT))&AIPS_OPACR_SP5_MASK)
#define AIPS_OPACR_TP4_MASK                      0x1000u
#define AIPS_OPACR_TP4_SHIFT                     12u
#define AIPS_OPACR_TP4_WIDTH                     1u
#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP4_SHIFT))&AIPS_OPACR_TP4_MASK)
#define AIPS_OPACR_WP4_MASK                      0x2000u
#define AIPS_OPACR_WP4_SHIFT                     13u
#define AIPS_OPACR_WP4_WIDTH                     1u
#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP4_SHIFT))&AIPS_OPACR_WP4_MASK)
#define AIPS_OPACR_SP4_MASK                      0x4000u
#define AIPS_OPACR_SP4_SHIFT                     14u
#define AIPS_OPACR_SP4_WIDTH                     1u
#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP4_SHIFT))&AIPS_OPACR_SP4_MASK)
#define AIPS_OPACR_TP3_MASK                      0x10000u
#define AIPS_OPACR_TP3_SHIFT                     16u
#define AIPS_OPACR_TP3_WIDTH                     1u
#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP3_SHIFT))&AIPS_OPACR_TP3_MASK)
#define AIPS_OPACR_WP3_MASK                      0x20000u
#define AIPS_OPACR_WP3_SHIFT                     17u
#define AIPS_OPACR_WP3_WIDTH                     1u
#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP3_SHIFT))&AIPS_OPACR_WP3_MASK)
#define AIPS_OPACR_SP3_MASK                      0x40000u
#define AIPS_OPACR_SP3_SHIFT                     18u
#define AIPS_OPACR_SP3_WIDTH                     1u
#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP3_SHIFT))&AIPS_OPACR_SP3_MASK)
#define AIPS_OPACR_TP2_MASK                      0x100000u
#define AIPS_OPACR_TP2_SHIFT                     20u
#define AIPS_OPACR_TP2_WIDTH                     1u
#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP2_SHIFT))&AIPS_OPACR_TP2_MASK)
#define AIPS_OPACR_WP2_MASK                      0x200000u
#define AIPS_OPACR_WP2_SHIFT                     21u
#define AIPS_OPACR_WP2_WIDTH                     1u
#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP2_SHIFT))&AIPS_OPACR_WP2_MASK)
#define AIPS_OPACR_SP2_MASK                      0x400000u
#define AIPS_OPACR_SP2_SHIFT                     22u
#define AIPS_OPACR_SP2_WIDTH                     1u
#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP2_SHIFT))&AIPS_OPACR_SP2_MASK)
#define AIPS_OPACR_TP1_MASK                      0x1000000u
#define AIPS_OPACR_TP1_SHIFT                     24u
#define AIPS_OPACR_TP1_WIDTH                     1u
#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP1_SHIFT))&AIPS_OPACR_TP1_MASK)
#define AIPS_OPACR_WP1_MASK                      0x2000000u
#define AIPS_OPACR_WP1_SHIFT                     25u
#define AIPS_OPACR_WP1_WIDTH                     1u
#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP1_SHIFT))&AIPS_OPACR_WP1_MASK)
#define AIPS_OPACR_SP1_MASK                      0x4000000u
#define AIPS_OPACR_SP1_SHIFT                     26u
#define AIPS_OPACR_SP1_WIDTH                     1u
#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP1_SHIFT))&AIPS_OPACR_SP1_MASK)
#define AIPS_OPACR_TP0_MASK                      0x10000000u
#define AIPS_OPACR_TP0_SHIFT                     28u
#define AIPS_OPACR_TP0_WIDTH                     1u
#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_TP0_SHIFT))&AIPS_OPACR_TP0_MASK)
#define AIPS_OPACR_WP0_MASK                      0x20000000u
#define AIPS_OPACR_WP0_SHIFT                     29u
#define AIPS_OPACR_WP0_WIDTH                     1u
#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_WP0_SHIFT))&AIPS_OPACR_WP0_MASK)
#define AIPS_OPACR_SP0_MASK                      0x40000000u
#define AIPS_OPACR_SP0_SHIFT                     30u
#define AIPS_OPACR_SP0_WIDTH                     1u
#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x))<<AIPS_OPACR_SP0_SHIFT))&AIPS_OPACR_SP0_MASK)

/*!
 * @}
 */ /* end of group AIPS_Register_Masks */


/*!
 * @}
 */ /* end of group AIPS_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- C55FMC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup C55FMC_Peripheral_Access_Layer C55FMC Peripheral Access Layer
 * @{
 */


/** C55FMC - Size of Registers Arrays */
#define C55FMC_UM_COUNT                          9u

/** C55FMC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __I  uint32_t MCRE;                              /**< Extended Module Configuration Register, offset: 0x8 */
       uint8_t RESERVED_1[4];
  __IO uint32_t LOCK0;                             /**< Lock 0 register, offset: 0x10 */
  __IO uint32_t LOCK1;                             /**< Lock 1 register, offset: 0x14 */
  __IO uint32_t LOCK2;                             /**< Lock 2 register, offset: 0x18 */
  __IO uint32_t LOCK3;                             /**< Lock 3 register, offset: 0x1C */
       uint8_t RESERVED_2[24];
  __IO uint32_t SEL0;                              /**< Select 0 register, offset: 0x38 */
  __IO uint32_t SEL1;                              /**< Select 1 register, offset: 0x3C */
  __IO uint32_t SEL2;                              /**< Select 2 register, offset: 0x40 */
  __IO uint32_t SEL3;                              /**< Select 3 register, offset: 0x44 */
       uint8_t RESERVED_3[8];
  __I  uint32_t ADR;                               /**< Address register, offset: 0x50 */
  __IO uint32_t UT0;                               /**< UTest 0 register, offset: 0x54 */
  __IO uint32_t UM[C55FMC_UM_COUNT];               /**< UMISR register, array offset: 0x58, array step: 0x4 */
  __IO uint32_t UM9;                               /**< UMISR register, offset: 0x7C */
  __I  uint32_t OPP0;                              /**< Over-Program Protection 0 register, offset: 0x80 */
  __I  uint32_t OPP1;                              /**< Over-Program Protection 1 register, offset: 0x84 */
  __I  uint32_t OPP2;                              /**< Over-Program Protection 2 register, offset: 0x88 */
  __I  uint32_t OPP3;                              /**< Over-Program Protection 3 register, offset: 0x8C */
  __IO uint32_t TMD;                               /**< Test Mode Disable Password Check register, offset: 0x90 */
} C55FMC_Type, *C55FMC_MemMapPtr;

 /** Number of instances of the C55FMC module. */
#define C55FMC_INSTANCE_COUNT                    (1u)


/* C55FMC - Peripheral instance base addresses */
/** Peripheral C55FMC base address */
#define C55FMC_BASE                              (0xFFFE8000u)
/** Peripheral C55FMC base pointer */
#define C55FMC                                   ((C55FMC_Type *)C55FMC_BASE)
/** Array initializer of C55FMC peripheral base addresses */
#define C55FMC_BASE_ADDRS                        { C55FMC_BASE }
/** Array initializer of C55FMC peripheral base pointers */
#define C55FMC_BASE_PTRS                         { C55FMC }

/* ----------------------------------------------------------------------------
   -- C55FMC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup C55FMC_Register_Masks C55FMC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define C55FMC_MCR_EHV_MASK                      0x1u
#define C55FMC_MCR_EHV_SHIFT                     0u
#define C55FMC_MCR_EHV_WIDTH                     1u
#define C55FMC_MCR_EHV(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_EHV_SHIFT))&C55FMC_MCR_EHV_MASK)
#define C55FMC_MCR_ESUS_MASK                     0x2u
#define C55FMC_MCR_ESUS_SHIFT                    1u
#define C55FMC_MCR_ESUS_WIDTH                    1u
#define C55FMC_MCR_ESUS(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_ESUS_SHIFT))&C55FMC_MCR_ESUS_MASK)
#define C55FMC_MCR_ERS_MASK                      0x4u
#define C55FMC_MCR_ERS_SHIFT                     2u
#define C55FMC_MCR_ERS_WIDTH                     1u
#define C55FMC_MCR_ERS(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_ERS_SHIFT))&C55FMC_MCR_ERS_MASK)
#define C55FMC_MCR_PSUS_MASK                     0x8u
#define C55FMC_MCR_PSUS_SHIFT                    3u
#define C55FMC_MCR_PSUS_WIDTH                    1u
#define C55FMC_MCR_PSUS(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_PSUS_SHIFT))&C55FMC_MCR_PSUS_MASK)
#define C55FMC_MCR_PGM_MASK                      0x10u
#define C55FMC_MCR_PGM_SHIFT                     4u
#define C55FMC_MCR_PGM_WIDTH                     1u
#define C55FMC_MCR_PGM(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_PGM_SHIFT))&C55FMC_MCR_PGM_MASK)
#define C55FMC_MCR_PECIE_MASK                    0x100u
#define C55FMC_MCR_PECIE_SHIFT                   8u
#define C55FMC_MCR_PECIE_WIDTH                   1u
#define C55FMC_MCR_PECIE(x)                      (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_PECIE_SHIFT))&C55FMC_MCR_PECIE_MASK)
#define C55FMC_MCR_PEG_MASK                      0x200u
#define C55FMC_MCR_PEG_SHIFT                     9u
#define C55FMC_MCR_PEG_WIDTH                     1u
#define C55FMC_MCR_PEG(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_PEG_SHIFT))&C55FMC_MCR_PEG_MASK)
#define C55FMC_MCR_DONE_MASK                     0x400u
#define C55FMC_MCR_DONE_SHIFT                    10u
#define C55FMC_MCR_DONE_WIDTH                    1u
#define C55FMC_MCR_DONE(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_DONE_SHIFT))&C55FMC_MCR_DONE_MASK)
#define C55FMC_MCR_PEAS_MASK                     0x800u
#define C55FMC_MCR_PEAS_SHIFT                    11u
#define C55FMC_MCR_PEAS_WIDTH                    1u
#define C55FMC_MCR_PEAS(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_PEAS_SHIFT))&C55FMC_MCR_PEAS_MASK)
#define C55FMC_MCR_SBC_MASK                      0x2000u
#define C55FMC_MCR_SBC_SHIFT                     13u
#define C55FMC_MCR_SBC_WIDTH                     1u
#define C55FMC_MCR_SBC(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_SBC_SHIFT))&C55FMC_MCR_SBC_MASK)
#define C55FMC_MCR_RWE_MASK                      0x4000u
#define C55FMC_MCR_RWE_SHIFT                     14u
#define C55FMC_MCR_RWE_WIDTH                     1u
#define C55FMC_MCR_RWE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_RWE_SHIFT))&C55FMC_MCR_RWE_MASK)
#define C55FMC_MCR_EER_MASK                      0x8000u
#define C55FMC_MCR_EER_SHIFT                     15u
#define C55FMC_MCR_EER_WIDTH                     1u
#define C55FMC_MCR_EER(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_EER_SHIFT))&C55FMC_MCR_EER_MASK)
#define C55FMC_MCR_EEE_MASK                      0x10000000u
#define C55FMC_MCR_EEE_SHIFT                     28u
#define C55FMC_MCR_EEE_WIDTH                     1u
#define C55FMC_MCR_EEE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_EEE_SHIFT))&C55FMC_MCR_EEE_MASK)
#define C55FMC_MCR_AEE_MASK                      0x20000000u
#define C55FMC_MCR_AEE_SHIFT                     29u
#define C55FMC_MCR_AEE_WIDTH                     1u
#define C55FMC_MCR_AEE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_AEE_SHIFT))&C55FMC_MCR_AEE_MASK)
#define C55FMC_MCR_RRE_MASK                      0x40000000u
#define C55FMC_MCR_RRE_SHIFT                     30u
#define C55FMC_MCR_RRE_WIDTH                     1u
#define C55FMC_MCR_RRE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_RRE_SHIFT))&C55FMC_MCR_RRE_MASK)
#define C55FMC_MCR_RVE_MASK                      0x80000000u
#define C55FMC_MCR_RVE_SHIFT                     31u
#define C55FMC_MCR_RVE_WIDTH                     1u
#define C55FMC_MCR_RVE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCR_RVE_SHIFT))&C55FMC_MCR_RVE_MASK)
/* MCRE Bit Fields */
#define C55FMC_MCRE_n16Kl_MASK                   0x7u
#define C55FMC_MCRE_n16Kl_SHIFT                  0u
#define C55FMC_MCRE_n16Kl_WIDTH                  3u
#define C55FMC_MCRE_n16Kl(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n16Kl_SHIFT))&C55FMC_MCRE_n16Kl_MASK)
#define C55FMC_MCRE_n32Kl_MASK                   0x18u
#define C55FMC_MCRE_n32Kl_SHIFT                  3u
#define C55FMC_MCRE_n32Kl_WIDTH                  2u
#define C55FMC_MCRE_n32Kl(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n32Kl_SHIFT))&C55FMC_MCRE_n32Kl_MASK)
#define C55FMC_MCRE_n64Kl_MASK                   0xE0u
#define C55FMC_MCRE_n64Kl_SHIFT                  5u
#define C55FMC_MCRE_n64Kl_WIDTH                  3u
#define C55FMC_MCRE_n64Kl(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n64Kl_SHIFT))&C55FMC_MCRE_n64Kl_MASK)
#define C55FMC_MCRE_n16Km_MASK                   0x700u
#define C55FMC_MCRE_n16Km_SHIFT                  8u
#define C55FMC_MCRE_n16Km_WIDTH                  3u
#define C55FMC_MCRE_n16Km(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n16Km_SHIFT))&C55FMC_MCRE_n16Km_MASK)
#define C55FMC_MCRE_n32Km_MASK                   0x1800u
#define C55FMC_MCRE_n32Km_SHIFT                  11u
#define C55FMC_MCRE_n32Km_WIDTH                  2u
#define C55FMC_MCRE_n32Km(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n32Km_SHIFT))&C55FMC_MCRE_n32Km_MASK)
#define C55FMC_MCRE_n64Km_MASK                   0xE000u
#define C55FMC_MCRE_n64Km_SHIFT                  13u
#define C55FMC_MCRE_n64Km_WIDTH                  3u
#define C55FMC_MCRE_n64Km(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n64Km_SHIFT))&C55FMC_MCRE_n64Km_MASK)
#define C55FMC_MCRE_n16Kh_MASK                   0x70000u
#define C55FMC_MCRE_n16Kh_SHIFT                  16u
#define C55FMC_MCRE_n16Kh_WIDTH                  3u
#define C55FMC_MCRE_n16Kh(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n16Kh_SHIFT))&C55FMC_MCRE_n16Kh_MASK)
#define C55FMC_MCRE_n32Kh_MASK                   0x180000u
#define C55FMC_MCRE_n32Kh_SHIFT                  19u
#define C55FMC_MCRE_n32Kh_WIDTH                  2u
#define C55FMC_MCRE_n32Kh(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n32Kh_SHIFT))&C55FMC_MCRE_n32Kh_MASK)
#define C55FMC_MCRE_n64Kh_MASK                   0xE00000u
#define C55FMC_MCRE_n64Kh_SHIFT                  21u
#define C55FMC_MCRE_n64Kh_WIDTH                  3u
#define C55FMC_MCRE_n64Kh(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n64Kh_SHIFT))&C55FMC_MCRE_n64Kh_MASK)
#define C55FMC_MCRE_n256K_MASK                   0x1F000000u
#define C55FMC_MCRE_n256K_SHIFT                  24u
#define C55FMC_MCRE_n256K_WIDTH                  5u
#define C55FMC_MCRE_n256K(x)                     (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_n256K_SHIFT))&C55FMC_MCRE_n256K_MASK)
#define C55FMC_MCRE_HT_MASK                      0x80000000u
#define C55FMC_MCRE_HT_SHIFT                     31u
#define C55FMC_MCRE_HT_WIDTH                     1u
#define C55FMC_MCRE_HT(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_MCRE_HT_SHIFT))&C55FMC_MCRE_HT_MASK)
/* LOCK0 Bit Fields */
#define C55FMC_LOCK0_MIDLOCK_MASK                0xFFFFu
#define C55FMC_LOCK0_MIDLOCK_SHIFT               0u
#define C55FMC_LOCK0_MIDLOCK_WIDTH               16u
#define C55FMC_LOCK0_MIDLOCK(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK0_MIDLOCK_SHIFT))&C55FMC_LOCK0_MIDLOCK_MASK)
#define C55FMC_LOCK0_LOWLOCK_MASK                0x3FFF0000u
#define C55FMC_LOCK0_LOWLOCK_SHIFT               16u
#define C55FMC_LOCK0_LOWLOCK_WIDTH               14u
#define C55FMC_LOCK0_LOWLOCK(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK0_LOWLOCK_SHIFT))&C55FMC_LOCK0_LOWLOCK_MASK)
#define C55FMC_LOCK0_TSLOCK_MASK                 0x80000000u
#define C55FMC_LOCK0_TSLOCK_SHIFT                31u
#define C55FMC_LOCK0_TSLOCK_WIDTH                1u
#define C55FMC_LOCK0_TSLOCK(x)                   (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK0_TSLOCK_SHIFT))&C55FMC_LOCK0_TSLOCK_MASK)
/* LOCK1 Bit Fields */
#define C55FMC_LOCK1_HIGHLOCK_MASK               0xFFFFu
#define C55FMC_LOCK1_HIGHLOCK_SHIFT              0u
#define C55FMC_LOCK1_HIGHLOCK_WIDTH              16u
#define C55FMC_LOCK1_HIGHLOCK(x)                 (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK1_HIGHLOCK_SHIFT))&C55FMC_LOCK1_HIGHLOCK_MASK)
/* LOCK2 Bit Fields */
#define C55FMC_LOCK2_A256KLOCK_MASK              0xFFFFFFFFu
#define C55FMC_LOCK2_A256KLOCK_SHIFT             0u
#define C55FMC_LOCK2_A256KLOCK_WIDTH             32u
#define C55FMC_LOCK2_A256KLOCK(x)                (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK2_A256KLOCK_SHIFT))&C55FMC_LOCK2_A256KLOCK_MASK)
/* LOCK3 Bit Fields */
#define C55FMC_LOCK3_A256KLOCK_MASK              0xFFFFu
#define C55FMC_LOCK3_A256KLOCK_SHIFT             0u
#define C55FMC_LOCK3_A256KLOCK_WIDTH             16u
#define C55FMC_LOCK3_A256KLOCK(x)                (((uint32_t)(((uint32_t)(x))<<C55FMC_LOCK3_A256KLOCK_SHIFT))&C55FMC_LOCK3_A256KLOCK_MASK)
/* SEL0 Bit Fields */
#define C55FMC_SEL0_MIDSEL_MASK                  0xFFFFu
#define C55FMC_SEL0_MIDSEL_SHIFT                 0u
#define C55FMC_SEL0_MIDSEL_WIDTH                 16u
#define C55FMC_SEL0_MIDSEL(x)                    (((uint32_t)(((uint32_t)(x))<<C55FMC_SEL0_MIDSEL_SHIFT))&C55FMC_SEL0_MIDSEL_MASK)
#define C55FMC_SEL0_LOWSEL_MASK                  0x3FFF0000u
#define C55FMC_SEL0_LOWSEL_SHIFT                 16u
#define C55FMC_SEL0_LOWSEL_WIDTH                 14u
#define C55FMC_SEL0_LOWSEL(x)                    (((uint32_t)(((uint32_t)(x))<<C55FMC_SEL0_LOWSEL_SHIFT))&C55FMC_SEL0_LOWSEL_MASK)
/* SEL1 Bit Fields */
#define C55FMC_SEL1_HIGHSEL_MASK                 0xFFFFu
#define C55FMC_SEL1_HIGHSEL_SHIFT                0u
#define C55FMC_SEL1_HIGHSEL_WIDTH                16u
#define C55FMC_SEL1_HIGHSEL(x)                   (((uint32_t)(((uint32_t)(x))<<C55FMC_SEL1_HIGHSEL_SHIFT))&C55FMC_SEL1_HIGHSEL_MASK)
/* SEL2 Bit Fields */
#define C55FMC_SEL2_A256KSEL_MASK                0xFFFFFFFFu
#define C55FMC_SEL2_A256KSEL_SHIFT               0u
#define C55FMC_SEL2_A256KSEL_WIDTH               32u
#define C55FMC_SEL2_A256KSEL(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_SEL2_A256KSEL_SHIFT))&C55FMC_SEL2_A256KSEL_MASK)
/* SEL3 Bit Fields */
#define C55FMC_SEL3_A256KSEL_MASK                0xFFFFu
#define C55FMC_SEL3_A256KSEL_SHIFT               0u
#define C55FMC_SEL3_A256KSEL_WIDTH               16u
#define C55FMC_SEL3_A256KSEL(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_SEL3_A256KSEL_SHIFT))&C55FMC_SEL3_A256KSEL_MASK)
/* ADR Bit Fields */
#define C55FMC_ADR_ADDR_MASK                     0xFFFFF8u
#define C55FMC_ADR_ADDR_SHIFT                    3u
#define C55FMC_ADR_ADDR_WIDTH                    21u
#define C55FMC_ADR_ADDR(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_ADDR_SHIFT))&C55FMC_ADR_ADDR_MASK)
#define C55FMC_ADR_a16k_MASK                     0x1000000u
#define C55FMC_ADR_a16k_SHIFT                    24u
#define C55FMC_ADR_a16k_WIDTH                    1u
#define C55FMC_ADR_a16k(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_a16k_SHIFT))&C55FMC_ADR_a16k_MASK)
#define C55FMC_ADR_a32k_MASK                     0x2000000u
#define C55FMC_ADR_a32k_SHIFT                    25u
#define C55FMC_ADR_a32k_WIDTH                    1u
#define C55FMC_ADR_a32k(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_a32k_SHIFT))&C55FMC_ADR_a32k_MASK)
#define C55FMC_ADR_a64k_MASK                     0x4000000u
#define C55FMC_ADR_a64k_SHIFT                    26u
#define C55FMC_ADR_a64k_WIDTH                    1u
#define C55FMC_ADR_a64k(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_a64k_SHIFT))&C55FMC_ADR_a64k_MASK)
#define C55FMC_ADR_a256k_MASK                    0x8000000u
#define C55FMC_ADR_a256k_SHIFT                   27u
#define C55FMC_ADR_a256k_WIDTH                   1u
#define C55FMC_ADR_a256k(x)                      (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_a256k_SHIFT))&C55FMC_ADR_a256k_MASK)
#define C55FMC_ADR_aL_MASK                       0x10000000u
#define C55FMC_ADR_aL_SHIFT                      28u
#define C55FMC_ADR_aL_WIDTH                      1u
#define C55FMC_ADR_aL(x)                         (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_aL_SHIFT))&C55FMC_ADR_aL_MASK)
#define C55FMC_ADR_aM_MASK                       0x20000000u
#define C55FMC_ADR_aM_SHIFT                      29u
#define C55FMC_ADR_aM_WIDTH                      1u
#define C55FMC_ADR_aM(x)                         (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_aM_SHIFT))&C55FMC_ADR_aM_MASK)
#define C55FMC_ADR_aH_MASK                       0x40000000u
#define C55FMC_ADR_aH_SHIFT                      30u
#define C55FMC_ADR_aH_WIDTH                      1u
#define C55FMC_ADR_aH(x)                         (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_aH_SHIFT))&C55FMC_ADR_aH_MASK)
#define C55FMC_ADR_SAD_MASK                      0x80000000u
#define C55FMC_ADR_SAD_SHIFT                     31u
#define C55FMC_ADR_SAD_WIDTH                     1u
#define C55FMC_ADR_SAD(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_ADR_SAD_SHIFT))&C55FMC_ADR_SAD_MASK)
/* UT0 Bit Fields */
#define C55FMC_UT0_AID_MASK                      0x1u
#define C55FMC_UT0_AID_SHIFT                     0u
#define C55FMC_UT0_AID_WIDTH                     1u
#define C55FMC_UT0_AID(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_AID_SHIFT))&C55FMC_UT0_AID_MASK)
#define C55FMC_UT0_AIE_MASK                      0x2u
#define C55FMC_UT0_AIE_SHIFT                     1u
#define C55FMC_UT0_AIE_WIDTH                     1u
#define C55FMC_UT0_AIE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_AIE_SHIFT))&C55FMC_UT0_AIE_MASK)
#define C55FMC_UT0_AIS_MASK                      0x4u
#define C55FMC_UT0_AIS_SHIFT                     2u
#define C55FMC_UT0_AIS_WIDTH                     1u
#define C55FMC_UT0_AIS(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_AIS_SHIFT))&C55FMC_UT0_AIS_MASK)
#define C55FMC_UT0_MRV_MASK                      0x10u
#define C55FMC_UT0_MRV_SHIFT                     4u
#define C55FMC_UT0_MRV_WIDTH                     1u
#define C55FMC_UT0_MRV(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_MRV_SHIFT))&C55FMC_UT0_MRV_MASK)
#define C55FMC_UT0_MRE_MASK                      0x20u
#define C55FMC_UT0_MRE_SHIFT                     5u
#define C55FMC_UT0_MRE_WIDTH                     1u
#define C55FMC_UT0_MRE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_MRE_SHIFT))&C55FMC_UT0_MRE_MASK)
#define C55FMC_UT0_AISUS_MASK                    0x40u
#define C55FMC_UT0_AISUS_SHIFT                   6u
#define C55FMC_UT0_AISUS_WIDTH                   1u
#define C55FMC_UT0_AISUS(x)                      (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_AISUS_SHIFT))&C55FMC_UT0_AISUS_MASK)
#define C55FMC_UT0_AIBPE_MASK                    0x100u
#define C55FMC_UT0_AIBPE_SHIFT                   8u
#define C55FMC_UT0_AIBPE_WIDTH                   1u
#define C55FMC_UT0_AIBPE(x)                      (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_AIBPE_SHIFT))&C55FMC_UT0_AIBPE_MASK)
#define C55FMC_UT0_NAIBP_MASK                    0x200u
#define C55FMC_UT0_NAIBP_SHIFT                   9u
#define C55FMC_UT0_NAIBP_WIDTH                   1u
#define C55FMC_UT0_NAIBP(x)                      (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_NAIBP_SHIFT))&C55FMC_UT0_NAIBP_MASK)
#define C55FMC_UT0_CPE_MASK                      0x10000u
#define C55FMC_UT0_CPE_SHIFT                     16u
#define C55FMC_UT0_CPE_WIDTH                     1u
#define C55FMC_UT0_CPE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_CPE_SHIFT))&C55FMC_UT0_CPE_MASK)
#define C55FMC_UT0_CPA_MASK                      0x20000u
#define C55FMC_UT0_CPA_SHIFT                     17u
#define C55FMC_UT0_CPA_WIDTH                     1u
#define C55FMC_UT0_CPA(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_CPA_SHIFT))&C55FMC_UT0_CPA_MASK)
#define C55FMC_UT0_CPR_MASK                      0x40000u
#define C55FMC_UT0_CPR_SHIFT                     18u
#define C55FMC_UT0_CPR_WIDTH                     1u
#define C55FMC_UT0_CPR(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_CPR_SHIFT))&C55FMC_UT0_CPR_MASK)
#define C55FMC_UT0_SBCE_MASK                     0x40000000u
#define C55FMC_UT0_SBCE_SHIFT                    30u
#define C55FMC_UT0_SBCE_WIDTH                    1u
#define C55FMC_UT0_SBCE(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_SBCE_SHIFT))&C55FMC_UT0_SBCE_MASK)
#define C55FMC_UT0_UTE_MASK                      0x80000000u
#define C55FMC_UT0_UTE_SHIFT                     31u
#define C55FMC_UT0_UTE_WIDTH                     1u
#define C55FMC_UT0_UTE(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UT0_UTE_SHIFT))&C55FMC_UT0_UTE_MASK)
/* UM Bit Fields */
#define C55FMC_UM_MISR_MASK                      0xFFFFFFFFu
#define C55FMC_UM_MISR_SHIFT                     0u
#define C55FMC_UM_MISR_WIDTH                     32u
#define C55FMC_UM_MISR(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_UM_MISR_SHIFT))&C55FMC_UM_MISR_MASK)
/* UM9 Bit Fields */
#define C55FMC_UM9_MISR_MASK                     0x1u
#define C55FMC_UM9_MISR_SHIFT                    0u
#define C55FMC_UM9_MISR_WIDTH                    1u
#define C55FMC_UM9_MISR(x)                       (((uint32_t)(((uint32_t)(x))<<C55FMC_UM9_MISR_SHIFT))&C55FMC_UM9_MISR_MASK)
/* OPP0 Bit Fields */
#define C55FMC_OPP0_MIDOPP_MASK                  0xFFFFu
#define C55FMC_OPP0_MIDOPP_SHIFT                 0u
#define C55FMC_OPP0_MIDOPP_WIDTH                 16u
#define C55FMC_OPP0_MIDOPP(x)                    (((uint32_t)(((uint32_t)(x))<<C55FMC_OPP0_MIDOPP_SHIFT))&C55FMC_OPP0_MIDOPP_MASK)
#define C55FMC_OPP0_LOWOPP_MASK                  0x3FFF0000u
#define C55FMC_OPP0_LOWOPP_SHIFT                 16u
#define C55FMC_OPP0_LOWOPP_WIDTH                 14u
#define C55FMC_OPP0_LOWOPP(x)                    (((uint32_t)(((uint32_t)(x))<<C55FMC_OPP0_LOWOPP_SHIFT))&C55FMC_OPP0_LOWOPP_MASK)
/* OPP1 Bit Fields */
#define C55FMC_OPP1_HIGHOPP_MASK                 0xFFFFu
#define C55FMC_OPP1_HIGHOPP_SHIFT                0u
#define C55FMC_OPP1_HIGHOPP_WIDTH                16u
#define C55FMC_OPP1_HIGHOPP(x)                   (((uint32_t)(((uint32_t)(x))<<C55FMC_OPP1_HIGHOPP_SHIFT))&C55FMC_OPP1_HIGHOPP_MASK)
/* OPP2 Bit Fields */
#define C55FMC_OPP2_A256KOPP_MASK                0xFFFFFFFFu
#define C55FMC_OPP2_A256KOPP_SHIFT               0u
#define C55FMC_OPP2_A256KOPP_WIDTH               32u
#define C55FMC_OPP2_A256KOPP(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_OPP2_A256KOPP_SHIFT))&C55FMC_OPP2_A256KOPP_MASK)
/* OPP3 Bit Fields */
#define C55FMC_OPP3_A256KOPP_MASK                0xFFFFu
#define C55FMC_OPP3_A256KOPP_SHIFT               0u
#define C55FMC_OPP3_A256KOPP_WIDTH               16u
#define C55FMC_OPP3_A256KOPP(x)                  (((uint32_t)(((uint32_t)(x))<<C55FMC_OPP3_A256KOPP_SHIFT))&C55FMC_OPP3_A256KOPP_MASK)
/* TMD Bit Fields */
#define C55FMC_TMD_PWD_MASK                      0xFFFFFFFFu
#define C55FMC_TMD_PWD_SHIFT                     0u
#define C55FMC_TMD_PWD_WIDTH                     32u
#define C55FMC_TMD_PWD(x)                        (((uint32_t)(((uint32_t)(x))<<C55FMC_TMD_PWD_SHIFT))&C55FMC_TMD_PWD_MASK)

/*!
 * @}
 */ /* end of group C55FMC_Register_Masks */


/*!
 * @}
 */ /* end of group C55FMC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CAN Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer
 * @{
 */


/** CAN - Size of Registers Arrays */
#define CAN_RAMn_COUNT                           384u
#define CAN_RXIMR_COUNT                          64u

/** CAN - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
  __IO uint32_t CTRL1;                             /**< Control 1 register, offset: 0x4 */
  __IO uint32_t TIMER;                             /**< Free Running Timer, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t RXMGMASK;                          /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
  __IO uint32_t RX14MASK;                          /**< Rx 14 Mask register, offset: 0x14 */
  __IO uint32_t RX15MASK;                          /**< Rx 15 Mask register, offset: 0x18 */
  __IO uint32_t ECR;                               /**< Error Counter, offset: 0x1C */
  __IO uint32_t ESR1;                              /**< Error and Status 1 register, offset: 0x20 */
  __IO uint32_t IMASK2;                            /**< Interrupt Masks 2 register, offset: 0x24 */
  __IO uint32_t IMASK1;                            /**< Interrupt Masks 1 register, offset: 0x28 */
  __IO uint32_t IFLAG2;                            /**< Interrupt Flags 2 register, offset: 0x2C */
  __IO uint32_t IFLAG1;                            /**< Interrupt Flags 1 register, offset: 0x30 */
  __IO uint32_t CTRL2;                             /**< Control 2 register, offset: 0x34 */
  __I  uint32_t ESR2;                              /**< Error and Status 2 register, offset: 0x38 */
       uint8_t RESERVED_1[8];
  __I  uint32_t CRCR;                              /**< CRC Register, offset: 0x44 */
  __IO uint32_t RXFGMASK;                          /**< Rx FIFO Global Mask register, offset: 0x48 */
  __I  uint32_t RXFIR;                             /**< Rx FIFO Information Register, offset: 0x4C */
       uint8_t RESERVED_2[48];
  __IO uint32_t RAMn[CAN_RAMn_COUNT];              /**< Embedded RAM, array offset: 0x80, array step: 0x4 */
       uint8_t RESERVED_3[512];
  __IO uint32_t RXIMR[CAN_RXIMR_COUNT];            /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
       uint8_t RESERVED_4[352];
  __IO uint32_t MECR;                              /**< Memory Error Control Register, offset: 0xAE0 */
  __IO uint32_t ERRIAR;                            /**< Error Injection Address Register, offset: 0xAE4 */
  __IO uint32_t ERRIDPR;                           /**< Error Injection Data Pattern Register, offset: 0xAE8 */
  __IO uint32_t ERRIPPR;                           /**< Error Injection Parity Pattern Register, offset: 0xAEC */
  __I  uint32_t RERRAR;                            /**< Error Report Address Register, offset: 0xAF0 */
  __I  uint32_t RERRDR;                            /**< Error Report Data Register, offset: 0xAF4 */
  __I  uint32_t RERRSYNR;                          /**< Error Report Syndrome Register, offset: 0xAF8 */
  __IO uint32_t ERRSR;                             /**< Error Status Register, offset: 0xAFC */
} CAN_Type, *CAN_MemMapPtr;

 /** Number of instances of the CAN module. */
#define CAN_INSTANCE_COUNT                       (4u)


/* CAN - Peripheral instance base addresses */
/** Peripheral CAN_0 base address */
#define CAN_0_BASE                               (0xFFFC0000u)
/** Peripheral CAN_0 base pointer */
#define CAN_0                                    ((CAN_Type *)CAN_0_BASE)
/** Peripheral CAN_1 base address */
#define CAN_1_BASE                               (0xFFFC4000u)
/** Peripheral CAN_1 base pointer */
#define CAN_1                                    ((CAN_Type *)CAN_1_BASE)
/** Peripheral CAN_2 base address */
#define CAN_2_BASE                               (0xC3E60000u)
/** Peripheral CAN_2 base pointer */
#define CAN_2                                    ((CAN_Type *)CAN_2_BASE)
/** Peripheral CAN_3 base address */
#define CAN_3_BASE                               (0xC3E64000u)
/** Peripheral CAN_3 base pointer */
#define CAN_3                                    ((CAN_Type *)CAN_3_BASE)
/** Array initializer of CAN peripheral base addresses */
#define CAN_BASE_ADDRS                           { CAN_0_BASE, CAN_1_BASE, CAN_2_BASE, CAN_3_BASE }
/** Array initializer of CAN peripheral base pointers */
#define CAN_BASE_PTRS                            { CAN_0, CAN_1, CAN_2, CAN_3 }

/** Interrupt vectors for the CAN peripheral type */
#define CAN_Rx_Warning_IRQS                      { CAN0_ESR1_IRQn, CAN1_ESR1_IRQn,\
                                                   CAN2_ESR1_IRQn, CAN3_ESR1_IRQn }

#define CAN_Tx_Warning_IRQS                      { CAN0_ESR1_IRQn, CAN1_ESR1_IRQn,\
                                                   CAN2_ESR1_IRQn, CAN3_ESR1_IRQn }

#define CAN_Error_IRQS                           { CAN0_ESR2_IRQn, CAN1_ESR2_IRQn,\
                                                   CAN2_ESR2_IRQn, CAN3_ESR2_IRQn }

#define CAN_Bus_Off_IRQS                         { CAN0_ESR1_IRQn, CAN1_ESR1_IRQn,\
                                                   CAN2_ESR1_IRQn, CAN3_ESR1_IRQn }

#define CAN_ORed_00_MB_IRQS                   { CAN0_BUF0_IRQn, \
                                                CAN1_BUF0_IRQn, \
                                                CAN2_BUF0_IRQn, \
                                                CAN3_BUF0_IRQn  }

#define CAN_ORed_01_MB_IRQS                   { CAN0_BUF1_IRQn, \
                                                CAN1_BUF1_IRQn, \
                                                CAN2_BUF1_IRQn, \
                                                CAN3_BUF1_IRQn  }

#define CAN_ORed_02_MB_IRQS                   { CAN0_BUF2_IRQn, \
                                                CAN1_BUF2_IRQn, \
                                                CAN2_BUF2_IRQn, \
                                                CAN3_BUF2_IRQn  }

#define CAN_ORed_03_MB_IRQS                   { CAN0_BUF3_IRQn, \
                                                CAN1_BUF3_IRQn, \
                                                CAN2_BUF3_IRQn, \
                                                CAN3_BUF3_IRQn  }

#define CAN_ORed_04_MB_IRQS                   { CAN0_BUF4_IRQn, \
                                                CAN1_BUF4_IRQn, \
                                                CAN2_BUF4_IRQn, \
                                                CAN3_BUF4_IRQn  }

#define CAN_ORed_05_MB_IRQS                   { CAN0_BUF5_IRQn, \
                                                CAN1_BUF5_IRQn, \
                                                CAN2_BUF5_IRQn, \
                                                CAN3_BUF5_IRQn  }

#define CAN_ORed_06_MB_IRQS                   { CAN0_BUF6_IRQn, \
                                                CAN1_BUF6_IRQn, \
                                                CAN2_BUF6_IRQn, \
                                                CAN3_BUF6_IRQn  }

#define CAN_ORed_07_MB_IRQS                   { CAN0_BUF7_IRQn, \
                                                CAN1_BUF7_IRQn, \
                                                CAN2_BUF7_IRQn, \
                                                CAN3_BUF7_IRQn  }

#define CAN_ORed_08_MB_IRQS                   { CAN0_BUF8_IRQn, \
                                                CAN1_BUF8_IRQn, \
                                                CAN2_BUF8_IRQn, \
                                                CAN3_BUF8_IRQn  }

#define CAN_ORed_09_MB_IRQS                   { CAN0_BUF9_IRQn, \
                                                CAN1_BUF9_IRQn, \
                                                CAN2_BUF9_IRQn, \
                                                CAN3_BUF9_IRQn  }

#define CAN_ORed_10_MB_IRQS                   { CAN0_BUF10_IRQn, \
                                                CAN1_BUF10_IRQn, \
                                                CAN2_BUF10_IRQn, \
                                                CAN3_BUF10_IRQn  }

#define CAN_ORed_11_MB_IRQS                   { CAN0_BUF11_IRQn, \
                                                CAN1_BUF11_IRQn, \
                                                CAN2_BUF11_IRQn, \
                                                CAN3_BUF11_IRQn  }

#define CAN_ORed_12_MB_IRQS                   { CAN0_BUF12_IRQn, \
                                                CAN1_BUF12_IRQn, \
                                                CAN2_BUF12_IRQn, \
                                                CAN3_BUF12_IRQn  }

#define CAN_ORed_13_MB_IRQS                   { CAN0_BUF13_IRQn, \
                                                CAN1_BUF13_IRQn, \
                                                CAN2_BUF13_IRQn, \
                                                CAN3_BUF13_IRQn  }

#define CAN_ORed_14_MB_IRQS                   { CAN0_BUF14_IRQn, \
                                                CAN1_BUF14_IRQn, \
                                                CAN2_BUF14_IRQn, \
                                                CAN3_BUF14_IRQn  }

#define CAN_ORed_15_MB_IRQS                   { CAN0_BUF15_IRQn, \
                                                CAN1_BUF15_IRQn, \
                                                CAN2_BUF15_IRQn, \
                                                CAN3_BUF15_IRQn  }

#define CAN_ORed_16_31_MB_IRQS                   { CAN0_BUF16_31_IRQn, \
                                                   CAN1_BUF16_31_IRQn, \
                                                   CAN2_BUF16_31_IRQn, \
                                                   CAN3_BUF16_31_IRQn  }

#define CAN_ORed_32_63_MB_IRQS                   { CAN0_BUF32_63_IRQn, \
                                                   CAN1_BUF32_63_IRQn, \
                                                   CAN2_BUF32_63_IRQn, \
                                                   CAN3_BUF32_63_IRQn  }

/* ----------------------------------------------------------------------------
   -- CAN Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAN_Register_Masks CAN Register Masks
 * @{
 */

/* MCR Bit Fields */
#define CAN_MCR_MAXMB_MASK                       0x7Fu
#define CAN_MCR_MAXMB_SHIFT                      0u
#define CAN_MCR_MAXMB_WIDTH                      7u
#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MAXMB_SHIFT))&CAN_MCR_MAXMB_MASK)
#define CAN_MCR_IDAM_MASK                        0x300u
#define CAN_MCR_IDAM_SHIFT                       8u
#define CAN_MCR_IDAM_WIDTH                       2u
#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IDAM_SHIFT))&CAN_MCR_IDAM_MASK)
#define CAN_MCR_AEN_MASK                         0x1000u
#define CAN_MCR_AEN_SHIFT                        12u
#define CAN_MCR_AEN_WIDTH                        1u
#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_MCR_AEN_SHIFT))&CAN_MCR_AEN_MASK)
#define CAN_MCR_LPRIOEN_MASK                     0x2000u
#define CAN_MCR_LPRIOEN_SHIFT                    13u
#define CAN_MCR_LPRIOEN_WIDTH                    1u
#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MCR_LPRIOEN_SHIFT))&CAN_MCR_LPRIOEN_MASK)
#define CAN_MCR_IRMQ_MASK                        0x10000u
#define CAN_MCR_IRMQ_SHIFT                       16u
#define CAN_MCR_IRMQ_WIDTH                       1u
#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_IRMQ_SHIFT))&CAN_MCR_IRMQ_MASK)
#define CAN_MCR_SRXDIS_MASK                      0x20000u
#define CAN_MCR_SRXDIS_SHIFT                     17u
#define CAN_MCR_SRXDIS_WIDTH                     1u
#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SRXDIS_SHIFT))&CAN_MCR_SRXDIS_MASK)
#define CAN_MCR_DOZE_MASK                        0x40000u
#define CAN_MCR_DOZE_SHIFT                       18u
#define CAN_MCR_DOZE_WIDTH                       1u
#define CAN_MCR_DOZE(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_DOZE_SHIFT))&CAN_MCR_DOZE_MASK)
#define CAN_MCR_LPMACK_MASK                      0x100000u
#define CAN_MCR_LPMACK_SHIFT                     20u
#define CAN_MCR_LPMACK_WIDTH                     1u
#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_LPMACK_SHIFT))&CAN_MCR_LPMACK_MASK)
#define CAN_MCR_WRNEN_MASK                       0x200000u
#define CAN_MCR_WRNEN_SHIFT                      21u
#define CAN_MCR_WRNEN_WIDTH                      1u
#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_MCR_WRNEN_SHIFT))&CAN_MCR_WRNEN_MASK)
#define CAN_MCR_SUPV_MASK                        0x800000u
#define CAN_MCR_SUPV_SHIFT                       23u
#define CAN_MCR_SUPV_WIDTH                       1u
#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SUPV_SHIFT))&CAN_MCR_SUPV_MASK)
#define CAN_MCR_FRZACK_MASK                      0x1000000u
#define CAN_MCR_FRZACK_SHIFT                     24u
#define CAN_MCR_FRZACK_WIDTH                     1u
#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_FRZACK_SHIFT))&CAN_MCR_FRZACK_MASK)
#define CAN_MCR_SOFTRST_MASK                     0x2000000u
#define CAN_MCR_SOFTRST_SHIFT                    25u
#define CAN_MCR_SOFTRST_WIDTH                    1u
#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MCR_SOFTRST_SHIFT))&CAN_MCR_SOFTRST_MASK)
#define CAN_MCR_NOTRDY_MASK                      0x8000000u
#define CAN_MCR_NOTRDY_SHIFT                     27u
#define CAN_MCR_NOTRDY_WIDTH                     1u
#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_MCR_NOTRDY_SHIFT))&CAN_MCR_NOTRDY_MASK)
#define CAN_MCR_HALT_MASK                        0x10000000u
#define CAN_MCR_HALT_SHIFT                       28u
#define CAN_MCR_HALT_WIDTH                       1u
#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_HALT_SHIFT))&CAN_MCR_HALT_MASK)
#define CAN_MCR_RFEN_MASK                        0x20000000u
#define CAN_MCR_RFEN_SHIFT                       29u
#define CAN_MCR_RFEN_WIDTH                       1u
#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_RFEN_SHIFT))&CAN_MCR_RFEN_MASK)
#define CAN_MCR_FRZ_MASK                         0x40000000u
#define CAN_MCR_FRZ_SHIFT                        30u
#define CAN_MCR_FRZ_WIDTH                        1u
#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_MCR_FRZ_SHIFT))&CAN_MCR_FRZ_MASK)
#define CAN_MCR_MDIS_MASK                        0x80000000u
#define CAN_MCR_MDIS_SHIFT                       31u
#define CAN_MCR_MDIS_WIDTH                       1u
#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_MCR_MDIS_SHIFT))&CAN_MCR_MDIS_MASK)
/* CTRL1 Bit Fields */
#define CAN_CTRL1_PROPSEG_MASK                   0x7u
#define CAN_CTRL1_PROPSEG_SHIFT                  0u
#define CAN_CTRL1_PROPSEG_WIDTH                  3u
#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PROPSEG_SHIFT))&CAN_CTRL1_PROPSEG_MASK)
#define CAN_CTRL1_LOM_MASK                       0x8u
#define CAN_CTRL1_LOM_SHIFT                      3u
#define CAN_CTRL1_LOM_WIDTH                      1u
#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LOM_SHIFT))&CAN_CTRL1_LOM_MASK)
#define CAN_CTRL1_LBUF_MASK                      0x10u
#define CAN_CTRL1_LBUF_SHIFT                     4u
#define CAN_CTRL1_LBUF_WIDTH                     1u
#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LBUF_SHIFT))&CAN_CTRL1_LBUF_MASK)
#define CAN_CTRL1_TSYN_MASK                      0x20u
#define CAN_CTRL1_TSYN_SHIFT                     5u
#define CAN_CTRL1_TSYN_WIDTH                     1u
#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_TSYN_SHIFT))&CAN_CTRL1_TSYN_MASK)
#define CAN_CTRL1_BOFFREC_MASK                   0x40u
#define CAN_CTRL1_BOFFREC_SHIFT                  6u
#define CAN_CTRL1_BOFFREC_WIDTH                  1u
#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_BOFFREC_SHIFT))&CAN_CTRL1_BOFFREC_MASK)
#define CAN_CTRL1_SMP_MASK                       0x80u
#define CAN_CTRL1_SMP_SHIFT                      7u
#define CAN_CTRL1_SMP_WIDTH                      1u
#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_SMP_SHIFT))&CAN_CTRL1_SMP_MASK)
#define CAN_CTRL1_RWRNMSK_MASK                   0x400u
#define CAN_CTRL1_RWRNMSK_SHIFT                  10u
#define CAN_CTRL1_RWRNMSK_WIDTH                  1u
#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RWRNMSK_SHIFT))&CAN_CTRL1_RWRNMSK_MASK)
#define CAN_CTRL1_TWRNMSK_MASK                   0x800u
#define CAN_CTRL1_TWRNMSK_SHIFT                  11u
#define CAN_CTRL1_TWRNMSK_WIDTH                  1u
#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_TWRNMSK_SHIFT))&CAN_CTRL1_TWRNMSK_MASK)
#define CAN_CTRL1_LPB_MASK                       0x1000u
#define CAN_CTRL1_LPB_SHIFT                      12u
#define CAN_CTRL1_LPB_WIDTH                      1u
#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_LPB_SHIFT))&CAN_CTRL1_LPB_MASK)
#define CAN_CTRL1_CLKSRC_MASK                    0x2000u
#define CAN_CTRL1_CLKSRC_SHIFT                   13u
#define CAN_CTRL1_CLKSRC_WIDTH                   1u
#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_CLKSRC_SHIFT))&CAN_CTRL1_CLKSRC_MASK)
#define CAN_CTRL1_ERRMSK_MASK                    0x4000u
#define CAN_CTRL1_ERRMSK_SHIFT                   14u
#define CAN_CTRL1_ERRMSK_WIDTH                   1u
#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_ERRMSK_SHIFT))&CAN_CTRL1_ERRMSK_MASK)
#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u
#define CAN_CTRL1_BOFFMSK_SHIFT                  15u
#define CAN_CTRL1_BOFFMSK_WIDTH                  1u
#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_BOFFMSK_SHIFT))&CAN_CTRL1_BOFFMSK_MASK)
#define CAN_CTRL1_PSEG2_MASK                     0x70000u
#define CAN_CTRL1_PSEG2_SHIFT                    16u
#define CAN_CTRL1_PSEG2_WIDTH                    3u
#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG2_SHIFT))&CAN_CTRL1_PSEG2_MASK)
#define CAN_CTRL1_PSEG1_MASK                     0x380000u
#define CAN_CTRL1_PSEG1_SHIFT                    19u
#define CAN_CTRL1_PSEG1_WIDTH                    3u
#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PSEG1_SHIFT))&CAN_CTRL1_PSEG1_MASK)
#define CAN_CTRL1_RJW_MASK                       0xC00000u
#define CAN_CTRL1_RJW_SHIFT                      22u
#define CAN_CTRL1_RJW_WIDTH                      2u
#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_RJW_SHIFT))&CAN_CTRL1_RJW_MASK)
#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u
#define CAN_CTRL1_PRESDIV_SHIFT                  24u
#define CAN_CTRL1_PRESDIV_WIDTH                  8u
#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_CTRL1_PRESDIV_SHIFT))&CAN_CTRL1_PRESDIV_MASK)
/* TIMER Bit Fields */
#define CAN_TIMER_TIMER_MASK                     0xFFFFu
#define CAN_TIMER_TIMER_SHIFT                    0u
#define CAN_TIMER_TIMER_WIDTH                    16u
#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_TIMER_TIMER_SHIFT))&CAN_TIMER_TIMER_MASK)
/* RXMGMASK Bit Fields */
#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu
#define CAN_RXMGMASK_MG_SHIFT                    0u
#define CAN_RXMGMASK_MG_WIDTH                    32u
#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_RXMGMASK_MG_SHIFT))&CAN_RXMGMASK_MG_MASK)
/* RX14MASK Bit Fields */
#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu
#define CAN_RX14MASK_RX14M_SHIFT                 0u
#define CAN_RX14MASK_RX14M_WIDTH                 32u
#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RX14MASK_RX14M_SHIFT))&CAN_RX14MASK_RX14M_MASK)
/* RX15MASK Bit Fields */
#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu
#define CAN_RX15MASK_RX15M_SHIFT                 0u
#define CAN_RX15MASK_RX15M_WIDTH                 32u
#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RX15MASK_RX15M_SHIFT))&CAN_RX15MASK_RX15M_MASK)
/* ECR Bit Fields */
#define CAN_ECR_TXERRCNT_MASK                    0xFFu
#define CAN_ECR_TXERRCNT_SHIFT                   0u
#define CAN_ECR_TXERRCNT_WIDTH                   8u
#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ECR_TXERRCNT_SHIFT))&CAN_ECR_TXERRCNT_MASK)
#define CAN_ECR_RXERRCNT_MASK                    0xFF00u
#define CAN_ECR_RXERRCNT_SHIFT                   8u
#define CAN_ECR_RXERRCNT_WIDTH                   8u
#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ECR_RXERRCNT_SHIFT))&CAN_ECR_RXERRCNT_MASK)
/* ESR1 Bit Fields */
#define CAN_ESR1_ERRINT_MASK                     0x2u
#define CAN_ESR1_ERRINT_SHIFT                    1u
#define CAN_ESR1_ERRINT_WIDTH                    1u
#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ERRINT_SHIFT))&CAN_ESR1_ERRINT_MASK)
#define CAN_ESR1_BOFFINT_MASK                    0x4u
#define CAN_ESR1_BOFFINT_SHIFT                   2u
#define CAN_ESR1_BOFFINT_WIDTH                   1u
#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BOFFINT_SHIFT))&CAN_ESR1_BOFFINT_MASK)
#define CAN_ESR1_RX_MASK                         0x8u
#define CAN_ESR1_RX_SHIFT                        3u
#define CAN_ESR1_RX_WIDTH                        1u
#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RX_SHIFT))&CAN_ESR1_RX_MASK)
#define CAN_ESR1_FLTCONF_MASK                    0x30u
#define CAN_ESR1_FLTCONF_SHIFT                   4u
#define CAN_ESR1_FLTCONF_WIDTH                   2u
#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FLTCONF_SHIFT))&CAN_ESR1_FLTCONF_MASK)
#define CAN_ESR1_TX_MASK                         0x40u
#define CAN_ESR1_TX_SHIFT                        6u
#define CAN_ESR1_TX_WIDTH                        1u
#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TX_SHIFT))&CAN_ESR1_TX_MASK)
#define CAN_ESR1_IDLE_MASK                       0x80u
#define CAN_ESR1_IDLE_SHIFT                      7u
#define CAN_ESR1_IDLE_WIDTH                      1u
#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_IDLE_SHIFT))&CAN_ESR1_IDLE_MASK)
#define CAN_ESR1_RXWRN_MASK                      0x100u
#define CAN_ESR1_RXWRN_SHIFT                     8u
#define CAN_ESR1_RXWRN_WIDTH                     1u
#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RXWRN_SHIFT))&CAN_ESR1_RXWRN_MASK)
#define CAN_ESR1_TXWRN_MASK                      0x200u
#define CAN_ESR1_TXWRN_SHIFT                     9u
#define CAN_ESR1_TXWRN_WIDTH                     1u
#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TXWRN_SHIFT))&CAN_ESR1_TXWRN_MASK)
#define CAN_ESR1_STFERR_MASK                     0x400u
#define CAN_ESR1_STFERR_SHIFT                    10u
#define CAN_ESR1_STFERR_WIDTH                    1u
#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_STFERR_SHIFT))&CAN_ESR1_STFERR_MASK)
#define CAN_ESR1_FRMERR_MASK                     0x800u
#define CAN_ESR1_FRMERR_SHIFT                    11u
#define CAN_ESR1_FRMERR_WIDTH                    1u
#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_FRMERR_SHIFT))&CAN_ESR1_FRMERR_MASK)
#define CAN_ESR1_CRCERR_MASK                     0x1000u
#define CAN_ESR1_CRCERR_SHIFT                    12u
#define CAN_ESR1_CRCERR_WIDTH                    1u
#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_CRCERR_SHIFT))&CAN_ESR1_CRCERR_MASK)
#define CAN_ESR1_ACKERR_MASK                     0x2000u
#define CAN_ESR1_ACKERR_SHIFT                    13u
#define CAN_ESR1_ACKERR_WIDTH                    1u
#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_ACKERR_SHIFT))&CAN_ESR1_ACKERR_MASK)
#define CAN_ESR1_BIT0ERR_MASK                    0x4000u
#define CAN_ESR1_BIT0ERR_SHIFT                   14u
#define CAN_ESR1_BIT0ERR_WIDTH                   1u
#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT0ERR_SHIFT))&CAN_ESR1_BIT0ERR_MASK)
#define CAN_ESR1_BIT1ERR_MASK                    0x8000u
#define CAN_ESR1_BIT1ERR_SHIFT                   15u
#define CAN_ESR1_BIT1ERR_WIDTH                   1u
#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_BIT1ERR_SHIFT))&CAN_ESR1_BIT1ERR_MASK)
#define CAN_ESR1_RWRNINT_MASK                    0x10000u
#define CAN_ESR1_RWRNINT_SHIFT                   16u
#define CAN_ESR1_RWRNINT_WIDTH                   1u
#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_RWRNINT_SHIFT))&CAN_ESR1_RWRNINT_MASK)
#define CAN_ESR1_TWRNINT_MASK                    0x20000u
#define CAN_ESR1_TWRNINT_SHIFT                   17u
#define CAN_ESR1_TWRNINT_WIDTH                   1u
#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_TWRNINT_SHIFT))&CAN_ESR1_TWRNINT_MASK)
#define CAN_ESR1_SYNCH_MASK                      0x40000u
#define CAN_ESR1_SYNCH_SHIFT                     18u
#define CAN_ESR1_SYNCH_WIDTH                     1u
#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ESR1_SYNCH_SHIFT))&CAN_ESR1_SYNCH_MASK)
/* IMASK2 Bit Fields */
#define CAN_IMASK2_BUFHM_MASK                    0xFFFFFFFFu
#define CAN_IMASK2_BUFHM_SHIFT                   0u
#define CAN_IMASK2_BUFHM_WIDTH                   32u
#define CAN_IMASK2_BUFHM(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IMASK2_BUFHM_SHIFT))&CAN_IMASK2_BUFHM_MASK)
/* IMASK1 Bit Fields */
#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu
#define CAN_IMASK1_BUFLM_SHIFT                   0u
#define CAN_IMASK1_BUFLM_WIDTH                   32u
#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IMASK1_BUFLM_SHIFT))&CAN_IMASK1_BUFLM_MASK)
/* IFLAG2 Bit Fields */
#define CAN_IFLAG2_BUFHI_MASK                    0xFFFFFFFFu
#define CAN_IFLAG2_BUFHI_SHIFT                   0u
#define CAN_IFLAG2_BUFHI_WIDTH                   32u
#define CAN_IFLAG2_BUFHI(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG2_BUFHI_SHIFT))&CAN_IFLAG2_BUFHI_MASK)
/* IFLAG1 Bit Fields */
#define CAN_IFLAG1_BUF0I_MASK                    0x1u
#define CAN_IFLAG1_BUF0I_SHIFT                   0u
#define CAN_IFLAG1_BUF0I_WIDTH                   1u
#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF0I_SHIFT))&CAN_IFLAG1_BUF0I_MASK)
#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu
#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u
#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u
#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF4TO1I_SHIFT))&CAN_IFLAG1_BUF4TO1I_MASK)
#define CAN_IFLAG1_BUF5I_MASK                    0x20u
#define CAN_IFLAG1_BUF5I_SHIFT                   5u
#define CAN_IFLAG1_BUF5I_WIDTH                   1u
#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF5I_SHIFT))&CAN_IFLAG1_BUF5I_MASK)
#define CAN_IFLAG1_BUF6I_MASK                    0x40u
#define CAN_IFLAG1_BUF6I_SHIFT                   6u
#define CAN_IFLAG1_BUF6I_WIDTH                   1u
#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF6I_SHIFT))&CAN_IFLAG1_BUF6I_MASK)
#define CAN_IFLAG1_BUF7I_MASK                    0x80u
#define CAN_IFLAG1_BUF7I_SHIFT                   7u
#define CAN_IFLAG1_BUF7I_WIDTH                   1u
#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF7I_SHIFT))&CAN_IFLAG1_BUF7I_MASK)
#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u
#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u
#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u
#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_IFLAG1_BUF31TO8I_SHIFT))&CAN_IFLAG1_BUF31TO8I_MASK)
/* CTRL2 Bit Fields */
#define CAN_CTRL2_EACEN_MASK                     0x10000u
#define CAN_CTRL2_EACEN_SHIFT                    16u
#define CAN_CTRL2_EACEN_WIDTH                    1u
#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_EACEN_SHIFT))&CAN_CTRL2_EACEN_MASK)
#define CAN_CTRL2_RRS_MASK                       0x20000u
#define CAN_CTRL2_RRS_SHIFT                      17u
#define CAN_CTRL2_RRS_WIDTH                      1u
#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RRS_SHIFT))&CAN_CTRL2_RRS_MASK)
#define CAN_CTRL2_MRP_MASK                       0x40000u
#define CAN_CTRL2_MRP_SHIFT                      18u
#define CAN_CTRL2_MRP_WIDTH                      1u
#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_MRP_SHIFT))&CAN_CTRL2_MRP_MASK)
#define CAN_CTRL2_TASD_MASK                      0xF80000u
#define CAN_CTRL2_TASD_SHIFT                     19u
#define CAN_CTRL2_TASD_WIDTH                     5u
#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_TASD_SHIFT))&CAN_CTRL2_TASD_MASK)
#define CAN_CTRL2_RFFN_MASK                      0xF000000u
#define CAN_CTRL2_RFFN_SHIFT                     24u
#define CAN_CTRL2_RFFN_WIDTH                     4u
#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_RFFN_SHIFT))&CAN_CTRL2_RFFN_MASK)
#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u
#define CAN_CTRL2_WRMFRZ_SHIFT                   28u
#define CAN_CTRL2_WRMFRZ_WIDTH                   1u
#define CAN_CTRL2_WRMFRZ(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_WRMFRZ_SHIFT))&CAN_CTRL2_WRMFRZ_MASK)
#define CAN_CTRL2_ECRWRE_MASK                    0x20000000u
#define CAN_CTRL2_ECRWRE_SHIFT                   29u
#define CAN_CTRL2_ECRWRE_WIDTH                   1u
#define CAN_CTRL2_ECRWRE(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_CTRL2_ECRWRE_SHIFT))&CAN_CTRL2_ECRWRE_MASK)
/* ESR2 Bit Fields */
#define CAN_ESR2_IMB_MASK                        0x2000u
#define CAN_ESR2_IMB_SHIFT                       13u
#define CAN_ESR2_IMB_WIDTH                       1u
#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_IMB_SHIFT))&CAN_ESR2_IMB_MASK)
#define CAN_ESR2_VPS_MASK                        0x4000u
#define CAN_ESR2_VPS_SHIFT                       14u
#define CAN_ESR2_VPS_WIDTH                       1u
#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_VPS_SHIFT))&CAN_ESR2_VPS_MASK)
#define CAN_ESR2_LPTM_MASK                       0x7F0000u
#define CAN_ESR2_LPTM_SHIFT                      16u
#define CAN_ESR2_LPTM_WIDTH                      7u
#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))<<CAN_ESR2_LPTM_SHIFT))&CAN_ESR2_LPTM_MASK)
/* CRCR Bit Fields */
#define CAN_CRCR_TXCRC_MASK                      0x7FFFu
#define CAN_CRCR_TXCRC_SHIFT                     0u
#define CAN_CRCR_TXCRC_WIDTH                     15u
#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_TXCRC_SHIFT))&CAN_CRCR_TXCRC_MASK)
#define CAN_CRCR_MBCRC_MASK                      0x7F0000u
#define CAN_CRCR_MBCRC_SHIFT                     16u
#define CAN_CRCR_MBCRC_WIDTH                     7u
#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_CRCR_MBCRC_SHIFT))&CAN_CRCR_MBCRC_MASK)
/* RXFGMASK Bit Fields */
#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu
#define CAN_RXFGMASK_FGM_SHIFT                   0u
#define CAN_RXFGMASK_FGM_WIDTH                   32u
#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RXFGMASK_FGM_SHIFT))&CAN_RXFGMASK_FGM_MASK)
/* RXFIR Bit Fields */
#define CAN_RXFIR_IDHIT_MASK                     0x1FFu
#define CAN_RXFIR_IDHIT_SHIFT                    0u
#define CAN_RXFIR_IDHIT_WIDTH                    9u
#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_RXFIR_IDHIT_SHIFT))&CAN_RXFIR_IDHIT_MASK)
/* RAMn Bit Fields */
#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu
#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u
#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u
#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_3_SHIFT))&CAN_RAMn_DATA_BYTE_3_MASK)
#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u
#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u
#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u
#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_2_SHIFT))&CAN_RAMn_DATA_BYTE_2_MASK)
#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u
#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u
#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u
#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_1_SHIFT))&CAN_RAMn_DATA_BYTE_1_MASK)
#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u
#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u
#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u
#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))<<CAN_RAMn_DATA_BYTE_0_SHIFT))&CAN_RAMn_DATA_BYTE_0_MASK)
/* RXIMR Bit Fields */
#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu
#define CAN_RXIMR_MI_SHIFT                       0u
#define CAN_RXIMR_MI_WIDTH                       32u
#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))<<CAN_RXIMR_MI_SHIFT))&CAN_RXIMR_MI_MASK)
/* MECR Bit Fields */
#define CAN_MECR_NCEFAFRZ_MASK                   0x80u
#define CAN_MECR_NCEFAFRZ_SHIFT                  7u
#define CAN_MECR_NCEFAFRZ_WIDTH                  1u
#define CAN_MECR_NCEFAFRZ(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_MECR_NCEFAFRZ_SHIFT))&CAN_MECR_NCEFAFRZ_MASK)
#define CAN_MECR_ECCDIS_MASK                     0x100u
#define CAN_MECR_ECCDIS_SHIFT                    8u
#define CAN_MECR_ECCDIS_WIDTH                    1u
#define CAN_MECR_ECCDIS(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_MECR_ECCDIS_SHIFT))&CAN_MECR_ECCDIS_MASK)
#define CAN_MECR_RERRDIS_MASK                    0x200u
#define CAN_MECR_RERRDIS_SHIFT                   9u
#define CAN_MECR_RERRDIS_WIDTH                   1u
#define CAN_MECR_RERRDIS(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_MECR_RERRDIS_SHIFT))&CAN_MECR_RERRDIS_MASK)
#define CAN_MECR_EXTERRIE_MASK                   0x2000u
#define CAN_MECR_EXTERRIE_SHIFT                  13u
#define CAN_MECR_EXTERRIE_WIDTH                  1u
#define CAN_MECR_EXTERRIE(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_MECR_EXTERRIE_SHIFT))&CAN_MECR_EXTERRIE_MASK)
#define CAN_MECR_FAERRIE_MASK                    0x4000u
#define CAN_MECR_FAERRIE_SHIFT                   14u
#define CAN_MECR_FAERRIE_WIDTH                   1u
#define CAN_MECR_FAERRIE(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_MECR_FAERRIE_SHIFT))&CAN_MECR_FAERRIE_MASK)
#define CAN_MECR_HAERRIE_MASK                    0x8000u
#define CAN_MECR_HAERRIE_SHIFT                   15u
#define CAN_MECR_HAERRIE_WIDTH                   1u
#define CAN_MECR_HAERRIE(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_MECR_HAERRIE_SHIFT))&CAN_MECR_HAERRIE_MASK)
#define CAN_MECR_CEI_MSK_MASK                    0x10000u
#define CAN_MECR_CEI_MSK_SHIFT                   16u
#define CAN_MECR_CEI_MSK_WIDTH                   1u
#define CAN_MECR_CEI_MSK(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_MECR_CEI_MSK_SHIFT))&CAN_MECR_CEI_MSK_MASK)
#define CAN_MECR_FANCEI_MSK_MASK                 0x40000u
#define CAN_MECR_FANCEI_MSK_SHIFT                18u
#define CAN_MECR_FANCEI_MSK_WIDTH                1u
#define CAN_MECR_FANCEI_MSK(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_MECR_FANCEI_MSK_SHIFT))&CAN_MECR_FANCEI_MSK_MASK)
#define CAN_MECR_HANCEI_MSK_MASK                 0x80000u
#define CAN_MECR_HANCEI_MSK_SHIFT                19u
#define CAN_MECR_HANCEI_MSK_WIDTH                1u
#define CAN_MECR_HANCEI_MSK(x)                   (((uint32_t)(((uint32_t)(x))<<CAN_MECR_HANCEI_MSK_SHIFT))&CAN_MECR_HANCEI_MSK_MASK)
#define CAN_MECR_ECRWRDIS_MASK                   0x80000000u
#define CAN_MECR_ECRWRDIS_SHIFT                  31u
#define CAN_MECR_ECRWRDIS_WIDTH                  1u
#define CAN_MECR_ECRWRDIS(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_MECR_ECRWRDIS_SHIFT))&CAN_MECR_ECRWRDIS_MASK)
/* ERRIAR Bit Fields */
#define CAN_ERRIAR_INJADDR_MASK                  0x3FFFu
#define CAN_ERRIAR_INJADDR_SHIFT                 0u
#define CAN_ERRIAR_INJADDR_WIDTH                 14u
#define CAN_ERRIAR_INJADDR(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRIAR_INJADDR_SHIFT))&CAN_ERRIAR_INJADDR_MASK)
/* ERRIDPR Bit Fields */
#define CAN_ERRIDPR_DFLIP_MASK                   0xFFFFFFFFu
#define CAN_ERRIDPR_DFLIP_SHIFT                  0u
#define CAN_ERRIDPR_DFLIP_WIDTH                  32u
#define CAN_ERRIDPR_DFLIP(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_ERRIDPR_DFLIP_SHIFT))&CAN_ERRIDPR_DFLIP_MASK)
/* ERRIPPR Bit Fields */
#define CAN_ERRIPPR_PFLIP0_MASK                  0x1Fu
#define CAN_ERRIPPR_PFLIP0_SHIFT                 0u
#define CAN_ERRIPPR_PFLIP0_WIDTH                 5u
#define CAN_ERRIPPR_PFLIP0(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRIPPR_PFLIP0_SHIFT))&CAN_ERRIPPR_PFLIP0_MASK)
#define CAN_ERRIPPR_PFLIP1_MASK                  0x1F00u
#define CAN_ERRIPPR_PFLIP1_SHIFT                 8u
#define CAN_ERRIPPR_PFLIP1_WIDTH                 5u
#define CAN_ERRIPPR_PFLIP1(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRIPPR_PFLIP1_SHIFT))&CAN_ERRIPPR_PFLIP1_MASK)
#define CAN_ERRIPPR_PFLIP2_MASK                  0x1F0000u
#define CAN_ERRIPPR_PFLIP2_SHIFT                 16u
#define CAN_ERRIPPR_PFLIP2_WIDTH                 5u
#define CAN_ERRIPPR_PFLIP2(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRIPPR_PFLIP2_SHIFT))&CAN_ERRIPPR_PFLIP2_MASK)
#define CAN_ERRIPPR_PFLIP3_MASK                  0x1F000000u
#define CAN_ERRIPPR_PFLIP3_SHIFT                 24u
#define CAN_ERRIPPR_PFLIP3_WIDTH                 5u
#define CAN_ERRIPPR_PFLIP3(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRIPPR_PFLIP3_SHIFT))&CAN_ERRIPPR_PFLIP3_MASK)
/* RERRAR Bit Fields */
#define CAN_RERRAR_ERRADDR_MASK                  0x3FFFu
#define CAN_RERRAR_ERRADDR_SHIFT                 0u
#define CAN_RERRAR_ERRADDR_WIDTH                 14u
#define CAN_RERRAR_ERRADDR(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RERRAR_ERRADDR_SHIFT))&CAN_RERRAR_ERRADDR_MASK)
#define CAN_RERRAR_SAID_MASK                     0x70000u
#define CAN_RERRAR_SAID_SHIFT                    16u
#define CAN_RERRAR_SAID_WIDTH                    3u
#define CAN_RERRAR_SAID(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_RERRAR_SAID_SHIFT))&CAN_RERRAR_SAID_MASK)
#define CAN_RERRAR_NCE_MASK                      0x1000000u
#define CAN_RERRAR_NCE_SHIFT                     24u
#define CAN_RERRAR_NCE_WIDTH                     1u
#define CAN_RERRAR_NCE(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_RERRAR_NCE_SHIFT))&CAN_RERRAR_NCE_MASK)
/* RERRDR Bit Fields */
#define CAN_RERRDR_RDATA_MASK                    0xFFFFFFFFu
#define CAN_RERRDR_RDATA_SHIFT                   0u
#define CAN_RERRDR_RDATA_WIDTH                   32u
#define CAN_RERRDR_RDATA(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RERRDR_RDATA_SHIFT))&CAN_RERRDR_RDATA_MASK)
/* RERRSYNR Bit Fields */
#define CAN_RERRSYNR_SYND0_MASK                  0x1Fu
#define CAN_RERRSYNR_SYND0_SHIFT                 0u
#define CAN_RERRSYNR_SYND0_WIDTH                 5u
#define CAN_RERRSYNR_SYND0(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_SYND0_SHIFT))&CAN_RERRSYNR_SYND0_MASK)
#define CAN_RERRSYNR_BE0_MASK                    0x80u
#define CAN_RERRSYNR_BE0_SHIFT                   7u
#define CAN_RERRSYNR_BE0_WIDTH                   1u
#define CAN_RERRSYNR_BE0(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_BE0_SHIFT))&CAN_RERRSYNR_BE0_MASK)
#define CAN_RERRSYNR_SYND1_MASK                  0x1F00u
#define CAN_RERRSYNR_SYND1_SHIFT                 8u
#define CAN_RERRSYNR_SYND1_WIDTH                 5u
#define CAN_RERRSYNR_SYND1(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_SYND1_SHIFT))&CAN_RERRSYNR_SYND1_MASK)
#define CAN_RERRSYNR_BE1_MASK                    0x8000u
#define CAN_RERRSYNR_BE1_SHIFT                   15u
#define CAN_RERRSYNR_BE1_WIDTH                   1u
#define CAN_RERRSYNR_BE1(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_BE1_SHIFT))&CAN_RERRSYNR_BE1_MASK)
#define CAN_RERRSYNR_SYND2_MASK                  0x1F0000u
#define CAN_RERRSYNR_SYND2_SHIFT                 16u
#define CAN_RERRSYNR_SYND2_WIDTH                 5u
#define CAN_RERRSYNR_SYND2(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_SYND2_SHIFT))&CAN_RERRSYNR_SYND2_MASK)
#define CAN_RERRSYNR_BE2_MASK                    0x800000u
#define CAN_RERRSYNR_BE2_SHIFT                   23u
#define CAN_RERRSYNR_BE2_WIDTH                   1u
#define CAN_RERRSYNR_BE2(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_BE2_SHIFT))&CAN_RERRSYNR_BE2_MASK)
#define CAN_RERRSYNR_SYND3_MASK                  0x1F000000u
#define CAN_RERRSYNR_SYND3_SHIFT                 24u
#define CAN_RERRSYNR_SYND3_WIDTH                 5u
#define CAN_RERRSYNR_SYND3(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_SYND3_SHIFT))&CAN_RERRSYNR_SYND3_MASK)
#define CAN_RERRSYNR_BE3_MASK                    0x80000000u
#define CAN_RERRSYNR_BE3_SHIFT                   31u
#define CAN_RERRSYNR_BE3_WIDTH                   1u
#define CAN_RERRSYNR_BE3(x)                      (((uint32_t)(((uint32_t)(x))<<CAN_RERRSYNR_BE3_SHIFT))&CAN_RERRSYNR_BE3_MASK)
/* ERRSR Bit Fields */
#define CAN_ERRSR_CEIOF_MASK                     0x1u
#define CAN_ERRSR_CEIOF_SHIFT                    0u
#define CAN_ERRSR_CEIOF_WIDTH                    1u
#define CAN_ERRSR_CEIOF(x)                       (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_CEIOF_SHIFT))&CAN_ERRSR_CEIOF_MASK)
#define CAN_ERRSR_FANCEIOF_MASK                  0x4u
#define CAN_ERRSR_FANCEIOF_SHIFT                 2u
#define CAN_ERRSR_FANCEIOF_WIDTH                 1u
#define CAN_ERRSR_FANCEIOF(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_FANCEIOF_SHIFT))&CAN_ERRSR_FANCEIOF_MASK)
#define CAN_ERRSR_HANCEIOF_MASK                  0x8u
#define CAN_ERRSR_HANCEIOF_SHIFT                 3u
#define CAN_ERRSR_HANCEIOF_WIDTH                 1u
#define CAN_ERRSR_HANCEIOF(x)                    (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_HANCEIOF_SHIFT))&CAN_ERRSR_HANCEIOF_MASK)
#define CAN_ERRSR_CEIF_MASK                      0x10000u
#define CAN_ERRSR_CEIF_SHIFT                     16u
#define CAN_ERRSR_CEIF_WIDTH                     1u
#define CAN_ERRSR_CEIF(x)                        (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_CEIF_SHIFT))&CAN_ERRSR_CEIF_MASK)
#define CAN_ERRSR_FANCEIF_MASK                   0x40000u
#define CAN_ERRSR_FANCEIF_SHIFT                  18u
#define CAN_ERRSR_FANCEIF_WIDTH                  1u
#define CAN_ERRSR_FANCEIF(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_FANCEIF_SHIFT))&CAN_ERRSR_FANCEIF_MASK)
#define CAN_ERRSR_HANCEIF_MASK                   0x80000u
#define CAN_ERRSR_HANCEIF_SHIFT                  19u
#define CAN_ERRSR_HANCEIF_WIDTH                  1u
#define CAN_ERRSR_HANCEIF(x)                     (((uint32_t)(((uint32_t)(x))<<CAN_ERRSR_HANCEIF_SHIFT))&CAN_ERRSR_HANCEIF_MASK)

/*!
 * @}
 */ /* end of group CAN_Register_Masks */


/*!
 * @}
 */ /* end of group CAN_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CMU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CMU_Peripheral_Access_Layer CMU Peripheral Access Layer
 * @{
 */


/** CMU - Size of Registers Arrays */

/** CMU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CSR;                               /**< CMU Control Status Register, offset: 0x0 */
  __I  uint32_t FDR;                               /**< CMU Frequency Display Register, offset: 0x4 */
  __IO uint32_t HFREFR;                            /**< CMU High Frequency Reference Register CLKMN1, offset: 0x8 */
  __IO uint32_t LFREFR;                            /**< CMU Low Frequency Reference Register CLKMN1, offset: 0xC */
  __IO uint32_t ISR;                               /**< CMU Interrupt Status Register, offset: 0x10 */
       uint8_t RESERVED_0[4];
  __IO uint32_t MDR;                               /**< CMU Measurement Duration Register, offset: 0x18 */
} CMU_Type, *CMU_MemMapPtr;

 /** Number of instances of the CMU module. */
#define CMU_INSTANCE_COUNT                       (9u)


/* CMU - Peripheral instance base addresses */
/** Peripheral CMU_0 base address */
#define CMU_0_BASE                               (0xC3E6C200u)
/** Peripheral CMU_0 base pointer */
#define CMU_0                                    ((CMU_Type *)CMU_0_BASE)
/** Peripheral CMU_1 base address */
#define CMU_1_BASE                               (0xC3E6C240u)
/** Peripheral CMU_1 base pointer */
#define CMU_1                                    ((CMU_Type *)CMU_1_BASE)
/** Peripheral CMU_2 base address */
#define CMU_2_BASE                               (0xC3E6C280u)
/** Peripheral CMU_2 base pointer */
#define CMU_2                                    ((CMU_Type *)CMU_2_BASE)
/** Peripheral CMU_3 base address */
#define CMU_3_BASE                               (0xC3E6C2C0u)
/** Peripheral CMU_3 base pointer */
#define CMU_3                                    ((CMU_Type *)CMU_3_BASE)
/** Peripheral CMU_4 base address */
#define CMU_4_BASE                               (0xC3E6C300u)
/** Peripheral CMU_4 base pointer */
#define CMU_4                                    ((CMU_Type *)CMU_4_BASE)
/** Peripheral CMU_5 base address */
#define CMU_5_BASE                               (0xC3E6C340u)
/** Peripheral CMU_5 base pointer */
#define CMU_5                                    ((CMU_Type *)CMU_5_BASE)
/** Peripheral CMU_6 base address */
#define CMU_6_BASE                               (0xC3E6C380u)
/** Peripheral CMU_6 base pointer */
#define CMU_6                                    ((CMU_Type *)CMU_6_BASE)
/** Peripheral CMU_7 base address */
#define CMU_7_BASE                               (0xC3E6C3C0u)
/** Peripheral CMU_7 base pointer */
#define CMU_7                                    ((CMU_Type *)CMU_7_BASE)
/** Peripheral CMU_8 base address */
#define CMU_8_BASE                               (0xC3E6C400u)
/** Peripheral CMU_8 base pointer */
#define CMU_8                                    ((CMU_Type *)CMU_8_BASE)
/** Array initializer of CMU peripheral base addresses */
#define CMU_BASE_ADDRS                           { CMU_0_BASE, CMU_1_BASE, CMU_2_BASE, CMU_3_BASE, CMU_4_BASE, CMU_5_BASE, CMU_6_BASE, CMU_7_BASE, CMU_8_BASE }
/** Array initializer of CMU peripheral base pointers */
#define CMU_BASE_PTRS                            { CMU_0, CMU_1, CMU_2, CMU_3, CMU_4, CMU_5, CMU_6, CMU_7, CMU_8 }

/* ----------------------------------------------------------------------------
   -- CMU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CMU_Register_Masks CMU Register Masks
 * @{
 */

/* CSR Bit Fields */
#define CMU_CSR_CME_MASK                         0x1u
#define CMU_CSR_CME_SHIFT                        0u
#define CMU_CSR_CME_WIDTH                        1u
#define CMU_CSR_CME(x)                           (((uint32_t)(((uint32_t)(x))<<CMU_CSR_CME_SHIFT))&CMU_CSR_CME_MASK)
#define CMU_CSR_RCDIV_MASK                       0x6u
#define CMU_CSR_RCDIV_SHIFT                      1u
#define CMU_CSR_RCDIV_WIDTH                      2u
#define CMU_CSR_RCDIV(x)                         (((uint32_t)(((uint32_t)(x))<<CMU_CSR_RCDIV_SHIFT))&CMU_CSR_RCDIV_MASK)
#define CMU_CSR_CKSEL1_MASK                      0x300u
#define CMU_CSR_CKSEL1_SHIFT                     8u
#define CMU_CSR_CKSEL1_WIDTH                     2u
#define CMU_CSR_CKSEL1(x)                        (((uint32_t)(((uint32_t)(x))<<CMU_CSR_CKSEL1_SHIFT))&CMU_CSR_CKSEL1_MASK)
#define CMU_CSR_SFM_MASK                         0x800000u
#define CMU_CSR_SFM_SHIFT                        23u
#define CMU_CSR_SFM_WIDTH                        1u
#define CMU_CSR_SFM(x)                           (((uint32_t)(((uint32_t)(x))<<CMU_CSR_SFM_SHIFT))&CMU_CSR_SFM_MASK)
/* FDR Bit Fields */
#define CMU_FDR_FD_MASK                          0xFFFFFu
#define CMU_FDR_FD_SHIFT                         0u
#define CMU_FDR_FD_WIDTH                         20u
#define CMU_FDR_FD(x)                            (((uint32_t)(((uint32_t)(x))<<CMU_FDR_FD_SHIFT))&CMU_FDR_FD_MASK)
/* HFREFR Bit Fields */
#define CMU_HFREFR_HFREF_MASK                    0xFFFu
#define CMU_HFREFR_HFREF_SHIFT                   0u
#define CMU_HFREFR_HFREF_WIDTH                   12u
#define CMU_HFREFR_HFREF(x)                      (((uint32_t)(((uint32_t)(x))<<CMU_HFREFR_HFREF_SHIFT))&CMU_HFREFR_HFREF_MASK)
/* LFREFR Bit Fields */
#define CMU_LFREFR_LFREF_MASK                    0xFFFu
#define CMU_LFREFR_LFREF_SHIFT                   0u
#define CMU_LFREFR_LFREF_WIDTH                   12u
#define CMU_LFREFR_LFREF(x)                      (((uint32_t)(((uint32_t)(x))<<CMU_LFREFR_LFREF_SHIFT))&CMU_LFREFR_LFREF_MASK)
/* ISR Bit Fields */
#define CMU_ISR_OLRI_MASK                        0x1u
#define CMU_ISR_OLRI_SHIFT                       0u
#define CMU_ISR_OLRI_WIDTH                       1u
#define CMU_ISR_OLRI(x)                          (((uint32_t)(((uint32_t)(x))<<CMU_ISR_OLRI_SHIFT))&CMU_ISR_OLRI_MASK)
#define CMU_ISR_FLLI_MASK                        0x2u
#define CMU_ISR_FLLI_SHIFT                       1u
#define CMU_ISR_FLLI_WIDTH                       1u
#define CMU_ISR_FLLI(x)                          (((uint32_t)(((uint32_t)(x))<<CMU_ISR_FLLI_SHIFT))&CMU_ISR_FLLI_MASK)
#define CMU_ISR_FHHI_MASK                        0x4u
#define CMU_ISR_FHHI_SHIFT                       2u
#define CMU_ISR_FHHI_WIDTH                       1u
#define CMU_ISR_FHHI(x)                          (((uint32_t)(((uint32_t)(x))<<CMU_ISR_FHHI_SHIFT))&CMU_ISR_FHHI_MASK)
#define CMU_ISR_FLCI_MASK                        0x8u
#define CMU_ISR_FLCI_SHIFT                       3u
#define CMU_ISR_FLCI_WIDTH                       1u
#define CMU_ISR_FLCI(x)                          (((uint32_t)(((uint32_t)(x))<<CMU_ISR_FLCI_SHIFT))&CMU_ISR_FLCI_MASK)
/* MDR Bit Fields */
#define CMU_MDR_MD_MASK                          0xFFFFFu
#define CMU_MDR_MD_SHIFT                         0u
#define CMU_MDR_MD_WIDTH                         20u
#define CMU_MDR_MD(x)                            (((uint32_t)(((uint32_t)(x))<<CMU_MDR_MD_SHIFT))&CMU_MDR_MD_MASK)

/*!
 * @}
 */ /* end of group CMU_Register_Masks */


/*!
 * @}
 */ /* end of group CMU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CRC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
 * @{
 */


/** CRC - Size of Registers Arrays */

/** CRC - Register Layout Typedef */
typedef struct {
  __IO uint32_t CFG;                               /**< Configuration Register, offset: 0x0 */
  __IO uint32_t INP;                               /**< Input Register, offset: 0x4 */
  __IO uint32_t CSTAT;                             /**< Current Status Register, offset: 0x8 */
  __I  uint32_t OUTP;                              /**< Output Register, offset: 0xC */
} CRC_Type, *CRC_MemMapPtr;

 /** Number of instances of the CRC module. */
#define CRC_INSTANCE_COUNT                       (3u)


/* CRC - Peripheral instance base addresses */
/** Peripheral CRC_0 base address */
#define CRC_0_BASE                               (0xFFE68000u)
/** Peripheral CRC_0 base pointer */
#define CRC_0                                    ((CRC_Type *)CRC_0_BASE)
/** Peripheral CRC_1 base address */
#define CRC_1_BASE                               (0xFFE68010u)
/** Peripheral CRC_1 base pointer */
#define CRC_1                                    ((CRC_Type *)CRC_1_BASE)
/** Peripheral CRC_2 base address */
#define CRC_2_BASE                               (0xFFE68020u)
/** Peripheral CRC_2 base pointer */
#define CRC_2                                    ((CRC_Type *)CRC_2_BASE)
/** Array initializer of CRC peripheral base addresses */
#define CRC_BASE_ADDRS                           { CRC_0_BASE, CRC_1_BASE, CRC_2_BASE }
/** Array initializer of CRC peripheral base pointers */
#define CRC_BASE_PTRS                            { CRC_0, CRC_1, CRC_2 }

/* ----------------------------------------------------------------------------
   -- CRC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CRC_Register_Masks CRC Register Masks
 * @{
 */

/* CFG Bit Fields */
#define CRC_CFG_INV_MASK                         0x1u
#define CRC_CFG_INV_SHIFT                        0u
#define CRC_CFG_INV_WIDTH                        1u
#define CRC_CFG_INV(x)                           (((uint32_t)(((uint32_t)(x))<<CRC_CFG_INV_SHIFT))&CRC_CFG_INV_MASK)
#define CRC_CFG_SWAP_MASK                        0x2u
#define CRC_CFG_SWAP_SHIFT                       1u
#define CRC_CFG_SWAP_WIDTH                       1u
#define CRC_CFG_SWAP(x)                          (((uint32_t)(((uint32_t)(x))<<CRC_CFG_SWAP_SHIFT))&CRC_CFG_SWAP_MASK)
#define CRC_CFG_POLYG_MASK                       0xCu
#define CRC_CFG_POLYG_SHIFT                      2u
#define CRC_CFG_POLYG_WIDTH                      2u
#define CRC_CFG_POLYG(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_CFG_POLYG_SHIFT))&CRC_CFG_POLYG_MASK)
#define CRC_CFG_SWAP_BITWISE_MASK                0x10u
#define CRC_CFG_SWAP_BITWISE_SHIFT               4u
#define CRC_CFG_SWAP_BITWISE_WIDTH               1u
#define CRC_CFG_SWAP_BITWISE(x)                  (((uint32_t)(((uint32_t)(x))<<CRC_CFG_SWAP_BITWISE_SHIFT))&CRC_CFG_SWAP_BITWISE_MASK)
#define CRC_CFG_SWAP_BYTEWISE_MASK               0x20u
#define CRC_CFG_SWAP_BYTEWISE_SHIFT              5u
#define CRC_CFG_SWAP_BYTEWISE_WIDTH              1u
#define CRC_CFG_SWAP_BYTEWISE(x)                 (((uint32_t)(((uint32_t)(x))<<CRC_CFG_SWAP_BYTEWISE_SHIFT))&CRC_CFG_SWAP_BYTEWISE_MASK)
/* INP Bit Fields */
#define CRC_INP_INP_MASK                         0xFFFFFFFFu
#define CRC_INP_INP_SHIFT                        0u
#define CRC_INP_INP_WIDTH                        32u
#define CRC_INP_INP(x)                           (((uint32_t)(((uint32_t)(x))<<CRC_INP_INP_SHIFT))&CRC_INP_INP_MASK)
/* CSTAT Bit Fields */
#define CRC_CSTAT_CSTAT_MASK                     0xFFFFFFFFu
#define CRC_CSTAT_CSTAT_SHIFT                    0u
#define CRC_CSTAT_CSTAT_WIDTH                    32u
#define CRC_CSTAT_CSTAT(x)                       (((uint32_t)(((uint32_t)(x))<<CRC_CSTAT_CSTAT_SHIFT))&CRC_CSTAT_CSTAT_MASK)
/* OUTP Bit Fields */
#define CRC_OUTP_OUTP_MASK                       0xFFFFFFFFu
#define CRC_OUTP_OUTP_SHIFT                      0u
#define CRC_OUTP_OUTP_WIDTH                      32u
#define CRC_OUTP_OUTP(x)                         (((uint32_t)(((uint32_t)(x))<<CRC_OUTP_OUTP_SHIFT))&CRC_OUTP_OUTP_MASK)

/*!
 * @}
 */ /* end of group CRC_Register_Masks */


/*!
 * @}
 */ /* end of group CRC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- CSE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CSE_Peripheral_Access_Layer CSE Peripheral Access Layer
 * @{
 */


/** CSE - Size of Registers Arrays */
#define CSE_P_COUNT                              5u

/** CSE - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR;                                /**< CSE Control Register, offset: 0x0 */
  __I  uint32_t SR;                                /**< CSE Status Register, offset: 0x4 */
  __IO uint32_t IR;                                /**< CSE Interrupt Register, offset: 0x8 */
  __I  uint32_t ECR;                               /**< CSE Error Code Register, offset: 0xC */
       uint8_t RESERVED_0[16];
  __IO uint32_t CMD;                               /**< CSE Command Register, offset: 0x20 */
  __IO uint32_t P[CSE_P_COUNT];                    /**< CSE Parameter Register, array offset: 0x24, array step: 0x4 */
} CSE_Type, *CSE_MemMapPtr;

 /** Number of instances of the CSE module. */
#define CSE_INSTANCE_COUNT                       (1u)


/* CSE - Peripheral instance base addresses */
/** Peripheral CSE base address */
#define CSE_BASE                                 (0xFFF14000u)
/** Peripheral CSE base pointer */
#define CSE                                      ((CSE_Type *)CSE_BASE)
/** Array initializer of CSE peripheral base addresses */
#define CSE_BASE_ADDRS                           { CSE_BASE }
/** Array initializer of CSE peripheral base pointers */
#define CSE_BASE_PTRS                            { CSE }

/* ----------------------------------------------------------------------------
   -- CSE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CSE_Register_Masks CSE Register Masks
 * @{
 */

/* CR Bit Fields */
#define CSE_CR_CIE_MASK                          0x1u
#define CSE_CR_CIE_SHIFT                         0u
#define CSE_CR_CIE_WIDTH                         1u
#define CSE_CR_CIE(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_CIE_SHIFT))&CSE_CR_CIE_MASK)
#define CSE_CR_DRE_MASK                          0x2u
#define CSE_CR_DRE_SHIFT                         1u
#define CSE_CR_DRE_WIDTH                         1u
#define CSE_CR_DRE(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_DRE_SHIFT))&CSE_CR_DRE_MASK)
#define CSE_CR_SUS_MASK                          0x4u
#define CSE_CR_SUS_SHIFT                         2u
#define CSE_CR_SUS_WIDTH                         1u
#define CSE_CR_SUS(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_SUS_SHIFT))&CSE_CR_SUS_MASK)
#define CSE_CR_MDIS_MASK                         0x8u
#define CSE_CR_MDIS_SHIFT                        3u
#define CSE_CR_MDIS_WIDTH                        1u
#define CSE_CR_MDIS(x)                           (((uint32_t)(((uint32_t)(x))<<CSE_CR_MDIS_SHIFT))&CSE_CR_MDIS_MASK)
#define CSE_CR_SFE_MASK                          0x10u
#define CSE_CR_SFE_SHIFT                         4u
#define CSE_CR_SFE_WIDTH                         1u
#define CSE_CR_SFE(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_SFE_SHIFT))&CSE_CR_SFE_MASK)
#define CSE_CR_KBS_MASK                          0x20u
#define CSE_CR_KBS_SHIFT                         5u
#define CSE_CR_KBS_WIDTH                         1u
#define CSE_CR_KBS(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_KBS_SHIFT))&CSE_CR_KBS_MASK)
#define CSE_CR_DIV_MASK                          0xFF00u
#define CSE_CR_DIV_SHIFT                         8u
#define CSE_CR_DIV_WIDTH                         8u
#define CSE_CR_DIV(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_CR_DIV_SHIFT))&CSE_CR_DIV_MASK)
/* SR Bit Fields */
#define CSE_SR_BSY_MASK                          0x1u
#define CSE_SR_BSY_SHIFT                         0u
#define CSE_SR_BSY_WIDTH                         1u
#define CSE_SR_BSY(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_BSY_SHIFT))&CSE_SR_BSY_MASK)
#define CSE_SR_SB_MASK                           0x2u
#define CSE_SR_SB_SHIFT                          1u
#define CSE_SR_SB_WIDTH                          1u
#define CSE_SR_SB(x)                             (((uint32_t)(((uint32_t)(x))<<CSE_SR_SB_SHIFT))&CSE_SR_SB_MASK)
#define CSE_SR_BIN_MASK                          0x4u
#define CSE_SR_BIN_SHIFT                         2u
#define CSE_SR_BIN_WIDTH                         1u
#define CSE_SR_BIN(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_BIN_SHIFT))&CSE_SR_BIN_MASK)
#define CSE_SR_BFN_MASK                          0x8u
#define CSE_SR_BFN_SHIFT                         3u
#define CSE_SR_BFN_WIDTH                         1u
#define CSE_SR_BFN(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_BFN_SHIFT))&CSE_SR_BFN_MASK)
#define CSE_SR_BOK_MASK                          0x10u
#define CSE_SR_BOK_SHIFT                         4u
#define CSE_SR_BOK_WIDTH                         1u
#define CSE_SR_BOK(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_BOK_SHIFT))&CSE_SR_BOK_MASK)
#define CSE_SR_RIN_MASK                          0x20u
#define CSE_SR_RIN_SHIFT                         5u
#define CSE_SR_RIN_WIDTH                         1u
#define CSE_SR_RIN(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_RIN_SHIFT))&CSE_SR_RIN_MASK)
#define CSE_SR_EDB_MASK                          0x40u
#define CSE_SR_EDB_SHIFT                         6u
#define CSE_SR_EDB_WIDTH                         1u
#define CSE_SR_EDB(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_EDB_SHIFT))&CSE_SR_EDB_MASK)
#define CSE_SR_IDB_MASK                          0x80u
#define CSE_SR_IDB_SHIFT                         7u
#define CSE_SR_IDB_WIDTH                         1u
#define CSE_SR_IDB(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_SR_IDB_SHIFT))&CSE_SR_IDB_MASK)
#define CSE_SR_EX_MASK                           0x100u
#define CSE_SR_EX_SHIFT                          8u
#define CSE_SR_EX_WIDTH                          1u
#define CSE_SR_EX(x)                             (((uint32_t)(((uint32_t)(x))<<CSE_SR_EX_SHIFT))&CSE_SR_EX_MASK)
/* IR Bit Fields */
#define CSE_IR_CIF_MASK                          0x1u
#define CSE_IR_CIF_SHIFT                         0u
#define CSE_IR_CIF_WIDTH                         1u
#define CSE_IR_CIF(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_IR_CIF_SHIFT))&CSE_IR_CIF_MASK)
/* ECR Bit Fields */
#define CSE_ECR_EC_MASK                          0x1Fu
#define CSE_ECR_EC_SHIFT                         0u
#define CSE_ECR_EC_WIDTH                         5u
#define CSE_ECR_EC(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_ECR_EC_SHIFT))&CSE_ECR_EC_MASK)
/* CMD Bit Fields */
#define CSE_CMD_CMD_MASK                         0x1Fu
#define CSE_CMD_CMD_SHIFT                        0u
#define CSE_CMD_CMD_WIDTH                        5u
#define CSE_CMD_CMD(x)                           (((uint32_t)(((uint32_t)(x))<<CSE_CMD_CMD_SHIFT))&CSE_CMD_CMD_MASK)
/* P Bit Fields */
#define CSE_P_PARM_MASK                          0xFFFFFFFFu
#define CSE_P_PARM_SHIFT                         0u
#define CSE_P_PARM_WIDTH                         32u
#define CSE_P_PARM(x)                            (((uint32_t)(((uint32_t)(x))<<CSE_P_PARM_SHIFT))&CSE_P_PARM_MASK)

/*!
 * @}
 */ /* end of group CSE_Register_Masks */


/*!
 * @}
 */ /* end of group CSE_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DECFILTER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DECFILTER_Peripheral_Access_Layer DECFILTER Peripheral Access Layer
 * @{
 */


/** DECFILTER - Size of Registers Arrays */
#define DECFILTER_COEF_COUNT                     9u
#define DECFILTER_TAP_COUNT                      8u

/** DECFILTER - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
  __IO uint32_t MSR;                               /**< Module Status Register, offset: 0x4 */
  __IO uint32_t MXCR;                              /**< Module Extended Config Register, offset: 0x8 */
  __IO uint32_t MXSR;                              /**< Module Extended Status Register, offset: 0xC */
  __IO uint32_t IB;                                /**< Interface Input Buffer, offset: 0x10 */
  __I  uint32_t OB;                                /**< Interface Output Buffer, offset: 0x14 */
       uint8_t RESERVED_0[8];
  __IO uint32_t COEF[DECFILTER_COEF_COUNT];        /**< Filter Coefficient, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_1[52];
  __I  uint32_t TAP[DECFILTER_TAP_COUNT];          /**< Filter TAP, array offset: 0x78, array step: 0x4 */
       uint8_t RESERVED_2[56];
  __I  uint32_t EDID;                              /**< Enhanced Debug Input Data, offset: 0xD0 */
       uint8_t RESERVED_3[12];
  __I  uint32_t FINTVAL;                           /**< Final Integer Value Register, offset: 0xE0 */
  __I  uint32_t FINTCNT;                           /**< Final Integer Count Register, offset: 0xE4 */
  __I  uint32_t CINTVAL;                           /**< Current Integer Value Register, offset: 0xE8 */
  __I  uint32_t CINTCNT;                           /**< Current Integer Count Register, offset: 0xEC */
} DECFILTER_Type, *DECFILTER_MemMapPtr;

 /** Number of instances of the DECFILTER module. */
#define DECFILTER_INSTANCE_COUNT                 (12u)


/* DECFILTER - Peripheral instance base addresses */
/** Peripheral DECFILTER_0 base address */
#define DECFILTER_0_BASE                         (0xFFF88000u)
/** Peripheral DECFILTER_0 base pointer */
#define DECFILTER_0                              ((DECFILTER_Type *)DECFILTER_0_BASE)
/** Peripheral DECFILTER_1 base address */
#define DECFILTER_1_BASE                         (0xFFF88800u)
/** Peripheral DECFILTER_1 base pointer */
#define DECFILTER_1                              ((DECFILTER_Type *)DECFILTER_1_BASE)
/** Peripheral DECFILTER_10 base address */
#define DECFILTER_10_BASE                        (0xFFF8D000u)
/** Peripheral DECFILTER_10 base pointer */
#define DECFILTER_10                             ((DECFILTER_Type *)DECFILTER_10_BASE)
/** Peripheral DECFILTER_11 base address */
#define DECFILTER_11_BASE                        (0xFFF8D800u)
/** Peripheral DECFILTER_11 base pointer */
#define DECFILTER_11                             ((DECFILTER_Type *)DECFILTER_11_BASE)
/** Peripheral DECFILTER_2 base address */
#define DECFILTER_2_BASE                         (0xFFF89000u)
/** Peripheral DECFILTER_2 base pointer */
#define DECFILTER_2                              ((DECFILTER_Type *)DECFILTER_2_BASE)
/** Peripheral DECFILTER_3 base address */
#define DECFILTER_3_BASE                         (0xFFF89800u)
/** Peripheral DECFILTER_3 base pointer */
#define DECFILTER_3                              ((DECFILTER_Type *)DECFILTER_3_BASE)
/** Peripheral DECFILTER_4 base address */
#define DECFILTER_4_BASE                         (0xFFF8A000u)
/** Peripheral DECFILTER_4 base pointer */
#define DECFILTER_4                              ((DECFILTER_Type *)DECFILTER_4_BASE)
/** Peripheral DECFILTER_5 base address */
#define DECFILTER_5_BASE                         (0xFFF8A800u)
/** Peripheral DECFILTER_5 base pointer */
#define DECFILTER_5                              ((DECFILTER_Type *)DECFILTER_5_BASE)
/** Peripheral DECFILTER_6 base address */
#define DECFILTER_6_BASE                         (0xFFF8B000u)
/** Peripheral DECFILTER_6 base pointer */
#define DECFILTER_6                              ((DECFILTER_Type *)DECFILTER_6_BASE)
/** Peripheral DECFILTER_7 base address */
#define DECFILTER_7_BASE                         (0xFFF8B800u)
/** Peripheral DECFILTER_7 base pointer */
#define DECFILTER_7                              ((DECFILTER_Type *)DECFILTER_7_BASE)
/** Peripheral DECFILTER_8 base address */
#define DECFILTER_8_BASE                         (0xFFF8C000u)
/** Peripheral DECFILTER_8 base pointer */
#define DECFILTER_8                              ((DECFILTER_Type *)DECFILTER_8_BASE)
/** Peripheral DECFILTER_9 base address */
#define DECFILTER_9_BASE                         (0xFFF8C800u)
/** Peripheral DECFILTER_9 base pointer */
#define DECFILTER_9                              ((DECFILTER_Type *)DECFILTER_9_BASE)
/** Array initializer of DECFILTER peripheral base addresses */
#define DECFILTER_BASE_ADDRS                     { DECFILTER_0_BASE, DECFILTER_1_BASE, DECFILTER_2_BASE, DECFILTER_3_BASE, DECFILTER_4_BASE, DECFILTER_5_BASE, DECFILTER_6_BASE, DECFILTER_7_BASE, DECFILTER_8_BASE, DECFILTER_9_BASE, DECFILTER_10_BASE, DECFILTER_11_BASE }
/** Array initializer of DECFILTER peripheral base pointers */
#define DECFILTER_BASE_PTRS                      { DECFILTER_0, DECFILTER_1, DECFILTER_2, DECFILTER_3, DECFILTER_4, DECFILTER_5, DECFILTER_6, DECFILTER_7, DECFILTER_8, DECFILTER_9, DECFILTER_10, DECFILTER_11 }

/* ----------------------------------------------------------------------------
   -- DECFILTER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DECFILTER_Register_Masks DECFILTER Register Masks
 * @{
 */

/* MCR Bit Fields */
#define DECFILTER_MCR_TMODE_MASK                 0x3u
#define DECFILTER_MCR_TMODE_SHIFT                0u
#define DECFILTER_MCR_TMODE_WIDTH                2u
#define DECFILTER_MCR_TMODE(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_TMODE_SHIFT))&DECFILTER_MCR_TMODE_MASK)
#define DECFILTER_MCR_TORE_MASK                  0x4u
#define DECFILTER_MCR_TORE_SHIFT                 2u
#define DECFILTER_MCR_TORE_WIDTH                 1u
#define DECFILTER_MCR_TORE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_TORE_SHIFT))&DECFILTER_MCR_TORE_MASK)
#define DECFILTER_MCR_EDME_MASK                  0x8u
#define DECFILTER_MCR_EDME_SHIFT                 3u
#define DECFILTER_MCR_EDME_WIDTH                 1u
#define DECFILTER_MCR_EDME(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_EDME_SHIFT))&DECFILTER_MCR_EDME_MASK)
#define DECFILTER_MCR_OBIE_MASK                  0x10u
#define DECFILTER_MCR_OBIE_SHIFT                 4u
#define DECFILTER_MCR_OBIE_WIDTH                 1u
#define DECFILTER_MCR_OBIE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_OBIE_SHIFT))&DECFILTER_MCR_OBIE_MASK)
#define DECFILTER_MCR_IBIE_MASK                  0x20u
#define DECFILTER_MCR_IBIE_SHIFT                 5u
#define DECFILTER_MCR_IBIE_WIDTH                 1u
#define DECFILTER_MCR_IBIE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_IBIE_SHIFT))&DECFILTER_MCR_IBIE_MASK)
#define DECFILTER_MCR_DSEL_MASK                  0x40u
#define DECFILTER_MCR_DSEL_SHIFT                 6u
#define DECFILTER_MCR_DSEL_WIDTH                 1u
#define DECFILTER_MCR_DSEL(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_DSEL_SHIFT))&DECFILTER_MCR_DSEL_MASK)
#define DECFILTER_MCR_SDIE_MASK                  0x80u
#define DECFILTER_MCR_SDIE_SHIFT                 7u
#define DECFILTER_MCR_SDIE_WIDTH                 1u
#define DECFILTER_MCR_SDIE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_SDIE_SHIFT))&DECFILTER_MCR_SDIE_MASK)
#define DECFILTER_MCR_DEC_RATE_MASK              0xF00u
#define DECFILTER_MCR_DEC_RATE_SHIFT             8u
#define DECFILTER_MCR_DEC_RATE_WIDTH             4u
#define DECFILTER_MCR_DEC_RATE(x)                (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_DEC_RATE_SHIFT))&DECFILTER_MCR_DEC_RATE_MASK)
#define DECFILTER_MCR_MIXM_MASK                  0x1000u
#define DECFILTER_MCR_MIXM_SHIFT                 12u
#define DECFILTER_MCR_MIXM_WIDTH                 1u
#define DECFILTER_MCR_MIXM(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_MIXM_SHIFT))&DECFILTER_MCR_MIXM_MASK)
#define DECFILTER_MCR_ISEL_MASK                  0x2000u
#define DECFILTER_MCR_ISEL_SHIFT                 13u
#define DECFILTER_MCR_ISEL_WIDTH                 1u
#define DECFILTER_MCR_ISEL(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_ISEL_SHIFT))&DECFILTER_MCR_ISEL_MASK)
#define DECFILTER_MCR_SAT_MASK                   0x4000u
#define DECFILTER_MCR_SAT_SHIFT                  14u
#define DECFILTER_MCR_SAT_WIDTH                  1u
#define DECFILTER_MCR_SAT(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_SAT_SHIFT))&DECFILTER_MCR_SAT_MASK)
#define DECFILTER_MCR_IDIS_MASK                  0x8000u
#define DECFILTER_MCR_IDIS_SHIFT                 15u
#define DECFILTER_MCR_IDIS_WIDTH                 1u
#define DECFILTER_MCR_IDIS(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_IDIS_SHIFT))&DECFILTER_MCR_IDIS_MASK)
#define DECFILTER_MCR_SCAL_MASK                  0x30000u
#define DECFILTER_MCR_SCAL_SHIFT                 16u
#define DECFILTER_MCR_SCAL_WIDTH                 2u
#define DECFILTER_MCR_SCAL(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_SCAL_SHIFT))&DECFILTER_MCR_SCAL_MASK)
#define DECFILTER_MCR_FTYPE_MASK                 0x180000u
#define DECFILTER_MCR_FTYPE_SHIFT                19u
#define DECFILTER_MCR_FTYPE_WIDTH                2u
#define DECFILTER_MCR_FTYPE(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_FTYPE_SHIFT))&DECFILTER_MCR_FTYPE_MASK)
#define DECFILTER_MCR_ERREN_MASK                 0x400000u
#define DECFILTER_MCR_ERREN_SHIFT                22u
#define DECFILTER_MCR_ERREN_WIDTH                1u
#define DECFILTER_MCR_ERREN(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_ERREN_SHIFT))&DECFILTER_MCR_ERREN_MASK)
#define DECFILTER_MCR_ODEN_MASK                  0x800000u
#define DECFILTER_MCR_ODEN_SHIFT                 23u
#define DECFILTER_MCR_ODEN_WIDTH                 1u
#define DECFILTER_MCR_ODEN(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_ODEN_SHIFT))&DECFILTER_MCR_ODEN_MASK)
#define DECFILTER_MCR_IDEN_MASK                  0x1000000u
#define DECFILTER_MCR_IDEN_SHIFT                 24u
#define DECFILTER_MCR_IDEN_WIDTH                 1u
#define DECFILTER_MCR_IDEN(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_IDEN_SHIFT))&DECFILTER_MCR_IDEN_MASK)
#define DECFILTER_MCR_CASCD_MASK                 0x6000000u
#define DECFILTER_MCR_CASCD_SHIFT                25u
#define DECFILTER_MCR_CASCD_WIDTH                2u
#define DECFILTER_MCR_CASCD(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_CASCD_SHIFT))&DECFILTER_MCR_CASCD_MASK)
#define DECFILTER_MCR_SRES_MASK                  0x8000000u
#define DECFILTER_MCR_SRES_SHIFT                 27u
#define DECFILTER_MCR_SRES_WIDTH                 1u
#define DECFILTER_MCR_SRES(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_SRES_SHIFT))&DECFILTER_MCR_SRES_MASK)
#define DECFILTER_MCR_FRZ_MASK                   0x10000000u
#define DECFILTER_MCR_FRZ_SHIFT                  28u
#define DECFILTER_MCR_FRZ_WIDTH                  1u
#define DECFILTER_MCR_FRZ(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_FRZ_SHIFT))&DECFILTER_MCR_FRZ_MASK)
#define DECFILTER_MCR_FREN_MASK                  0x40000000u
#define DECFILTER_MCR_FREN_SHIFT                 30u
#define DECFILTER_MCR_FREN_WIDTH                 1u
#define DECFILTER_MCR_FREN(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_FREN_SHIFT))&DECFILTER_MCR_FREN_MASK)
#define DECFILTER_MCR_MDIS_MASK                  0x80000000u
#define DECFILTER_MCR_MDIS_SHIFT                 31u
#define DECFILTER_MCR_MDIS_WIDTH                 1u
#define DECFILTER_MCR_MDIS(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MCR_MDIS_SHIFT))&DECFILTER_MCR_MDIS_MASK)
/* MSR Bit Fields */
#define DECFILTER_MSR_IVR_MASK                   0x1u
#define DECFILTER_MSR_IVR_SHIFT                  0u
#define DECFILTER_MSR_IVR_WIDTH                  1u
#define DECFILTER_MSR_IVR(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IVR_SHIFT))&DECFILTER_MSR_IVR_MASK)
#define DECFILTER_MSR_OVR_MASK                   0x2u
#define DECFILTER_MSR_OVR_SHIFT                  1u
#define DECFILTER_MSR_OVR_WIDTH                  1u
#define DECFILTER_MSR_OVR(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OVR_SHIFT))&DECFILTER_MSR_OVR_MASK)
#define DECFILTER_MSR_OVF_MASK                   0x4u
#define DECFILTER_MSR_OVF_SHIFT                  2u
#define DECFILTER_MSR_OVF_WIDTH                  1u
#define DECFILTER_MSR_OVF(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OVF_SHIFT))&DECFILTER_MSR_OVF_MASK)
#define DECFILTER_MSR_DIVR_MASK                  0x8u
#define DECFILTER_MSR_DIVR_SHIFT                 3u
#define DECFILTER_MSR_DIVR_WIDTH                 1u
#define DECFILTER_MSR_DIVR(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_DIVR_SHIFT))&DECFILTER_MSR_DIVR_MASK)
#define DECFILTER_MSR_OBIF_MASK                  0x20u
#define DECFILTER_MSR_OBIF_SHIFT                 5u
#define DECFILTER_MSR_OBIF_WIDTH                 1u
#define DECFILTER_MSR_OBIF(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OBIF_SHIFT))&DECFILTER_MSR_OBIF_MASK)
#define DECFILTER_MSR_IBIF_MASK                  0x40u
#define DECFILTER_MSR_IBIF_SHIFT                 6u
#define DECFILTER_MSR_IBIF_WIDTH                 1u
#define DECFILTER_MSR_IBIF(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IBIF_SHIFT))&DECFILTER_MSR_IBIF_MASK)
#define DECFILTER_MSR_ODF_MASK                   0x100u
#define DECFILTER_MSR_ODF_SHIFT                  8u
#define DECFILTER_MSR_ODF_WIDTH                  1u
#define DECFILTER_MSR_ODF(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_ODF_SHIFT))&DECFILTER_MSR_ODF_MASK)
#define DECFILTER_MSR_IDF_MASK                   0x200u
#define DECFILTER_MSR_IDF_SHIFT                  9u
#define DECFILTER_MSR_IDF_WIDTH                  1u
#define DECFILTER_MSR_IDF(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IDF_SHIFT))&DECFILTER_MSR_IDF_MASK)
#define DECFILTER_MSR_IVRC_MASK                  0x10000u
#define DECFILTER_MSR_IVRC_SHIFT                 16u
#define DECFILTER_MSR_IVRC_WIDTH                 1u
#define DECFILTER_MSR_IVRC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IVRC_SHIFT))&DECFILTER_MSR_IVRC_MASK)
#define DECFILTER_MSR_OVRC_MASK                  0x20000u
#define DECFILTER_MSR_OVRC_SHIFT                 17u
#define DECFILTER_MSR_OVRC_WIDTH                 1u
#define DECFILTER_MSR_OVRC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OVRC_SHIFT))&DECFILTER_MSR_OVRC_MASK)
#define DECFILTER_MSR_OVFC_MASK                  0x40000u
#define DECFILTER_MSR_OVFC_SHIFT                 18u
#define DECFILTER_MSR_OVFC_WIDTH                 1u
#define DECFILTER_MSR_OVFC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OVFC_SHIFT))&DECFILTER_MSR_OVFC_MASK)
#define DECFILTER_MSR_DIVRC_MASK                 0x80000u
#define DECFILTER_MSR_DIVRC_SHIFT                19u
#define DECFILTER_MSR_DIVRC_WIDTH                1u
#define DECFILTER_MSR_DIVRC(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_DIVRC_SHIFT))&DECFILTER_MSR_DIVRC_MASK)
#define DECFILTER_MSR_OBIC_MASK                  0x200000u
#define DECFILTER_MSR_OBIC_SHIFT                 21u
#define DECFILTER_MSR_OBIC_WIDTH                 1u
#define DECFILTER_MSR_OBIC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_OBIC_SHIFT))&DECFILTER_MSR_OBIC_MASK)
#define DECFILTER_MSR_IBIC_MASK                  0x400000u
#define DECFILTER_MSR_IBIC_SHIFT                 22u
#define DECFILTER_MSR_IBIC_WIDTH                 1u
#define DECFILTER_MSR_IBIC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IBIC_SHIFT))&DECFILTER_MSR_IBIC_MASK)
#define DECFILTER_MSR_ODFC_MASK                  0x1000000u
#define DECFILTER_MSR_ODFC_SHIFT                 24u
#define DECFILTER_MSR_ODFC_WIDTH                 1u
#define DECFILTER_MSR_ODFC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_ODFC_SHIFT))&DECFILTER_MSR_ODFC_MASK)
#define DECFILTER_MSR_IDFC_MASK                  0x2000000u
#define DECFILTER_MSR_IDFC_SHIFT                 25u
#define DECFILTER_MSR_IDFC_WIDTH                 1u
#define DECFILTER_MSR_IDFC(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_IDFC_SHIFT))&DECFILTER_MSR_IDFC_MASK)
#define DECFILTER_MSR_DEC_COUNTER_MASK           0x3C000000u
#define DECFILTER_MSR_DEC_COUNTER_SHIFT          26u
#define DECFILTER_MSR_DEC_COUNTER_WIDTH          4u
#define DECFILTER_MSR_DEC_COUNTER(x)             (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_DEC_COUNTER_SHIFT))&DECFILTER_MSR_DEC_COUNTER_MASK)
#define DECFILTER_MSR_BSY_MASK                   0x80000000u
#define DECFILTER_MSR_BSY_SHIFT                  31u
#define DECFILTER_MSR_BSY_WIDTH                  1u
#define DECFILTER_MSR_BSY(x)                     (((uint32_t)(((uint32_t)(x))<<DECFILTER_MSR_BSY_SHIFT))&DECFILTER_MSR_BSY_MASK)
/* MXCR Bit Fields */
#define DECFILTER_MXCR_SENSEL_MASK               0x3u
#define DECFILTER_MXCR_SENSEL_SHIFT              0u
#define DECFILTER_MXCR_SENSEL_WIDTH              2u
#define DECFILTER_MXCR_SENSEL(x)                 (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SENSEL_SHIFT))&DECFILTER_MXCR_SENSEL_MASK)
#define DECFILTER_MXCR_SRQSEL_MASK               0x70u
#define DECFILTER_MXCR_SRQSEL_SHIFT              4u
#define DECFILTER_MXCR_SRQSEL_WIDTH              3u
#define DECFILTER_MXCR_SRQSEL(x)                 (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SRQSEL_SHIFT))&DECFILTER_MXCR_SRQSEL_MASK)
#define DECFILTER_MXCR_SHLTSEL_MASK              0x300u
#define DECFILTER_MXCR_SHLTSEL_SHIFT             8u
#define DECFILTER_MXCR_SHLTSEL_WIDTH             2u
#define DECFILTER_MXCR_SHLTSEL(x)                (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SHLTSEL_SHIFT))&DECFILTER_MXCR_SHLTSEL_MASK)
#define DECFILTER_MXCR_SZROSEL_MASK              0x3000u
#define DECFILTER_MXCR_SZROSEL_SHIFT             12u
#define DECFILTER_MXCR_SZROSEL_WIDTH             2u
#define DECFILTER_MXCR_SZROSEL(x)                (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SZROSEL_SHIFT))&DECFILTER_MXCR_SZROSEL_MASK)
#define DECFILTER_MXCR_SISEL_MASK                0x8000u
#define DECFILTER_MXCR_SISEL_SHIFT               15u
#define DECFILTER_MXCR_SISEL_WIDTH               1u
#define DECFILTER_MXCR_SISEL(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SISEL_SHIFT))&DECFILTER_MXCR_SISEL_MASK)
#define DECFILTER_MXCR_SZRO_MASK                 0x10000u
#define DECFILTER_MXCR_SZRO_SHIFT                16u
#define DECFILTER_MXCR_SZRO_WIDTH                1u
#define DECFILTER_MXCR_SZRO(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SZRO_SHIFT))&DECFILTER_MXCR_SZRO_MASK)
#define DECFILTER_MXCR_SRQ_MASK                  0x20000u
#define DECFILTER_MXCR_SRQ_SHIFT                 17u
#define DECFILTER_MXCR_SRQ_WIDTH                 1u
#define DECFILTER_MXCR_SRQ(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SRQ_SHIFT))&DECFILTER_MXCR_SRQ_MASK)
#define DECFILTER_MXCR_SCSAT_MASK                0x10000000u
#define DECFILTER_MXCR_SCSAT_SHIFT               28u
#define DECFILTER_MXCR_SCSAT_WIDTH               1u
#define DECFILTER_MXCR_SCSAT(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SCSAT_SHIFT))&DECFILTER_MXCR_SCSAT_MASK)
#define DECFILTER_MXCR_SSAT_MASK                 0x20000000u
#define DECFILTER_MXCR_SSAT_SHIFT                29u
#define DECFILTER_MXCR_SSAT_WIDTH                1u
#define DECFILTER_MXCR_SSAT(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SSAT_SHIFT))&DECFILTER_MXCR_SSAT_MASK)
#define DECFILTER_MXCR_SSIG_MASK                 0x40000000u
#define DECFILTER_MXCR_SSIG_SHIFT                30u
#define DECFILTER_MXCR_SSIG_WIDTH                1u
#define DECFILTER_MXCR_SSIG(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SSIG_SHIFT))&DECFILTER_MXCR_SSIG_MASK)
#define DECFILTER_MXCR_SDMAE_MASK                0x80000000u
#define DECFILTER_MXCR_SDMAE_SHIFT               31u
#define DECFILTER_MXCR_SDMAE_WIDTH               1u
#define DECFILTER_MXCR_SDMAE(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXCR_SDMAE_SHIFT))&DECFILTER_MXCR_SDMAE_MASK)
/* MXSR Bit Fields */
#define DECFILTER_MXSR_SVR_MASK                  0x1u
#define DECFILTER_MXSR_SVR_SHIFT                 0u
#define DECFILTER_MXSR_SVR_WIDTH                 1u
#define DECFILTER_MXSR_SVR(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SVR_SHIFT))&DECFILTER_MXSR_SVR_MASK)
#define DECFILTER_MXSR_SCOVF_MASK                0x2u
#define DECFILTER_MXSR_SCOVF_SHIFT               1u
#define DECFILTER_MXSR_SCOVF_WIDTH               1u
#define DECFILTER_MXSR_SCOVF(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SCOVF_SHIFT))&DECFILTER_MXSR_SCOVF_MASK)
#define DECFILTER_MXSR_SSOVF_MASK                0x4u
#define DECFILTER_MXSR_SSOVF_SHIFT               2u
#define DECFILTER_MXSR_SSOVF_WIDTH               1u
#define DECFILTER_MXSR_SSOVF(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SSOVF_SHIFT))&DECFILTER_MXSR_SSOVF_MASK)
#define DECFILTER_MXSR_SCE_MASK                  0x10u
#define DECFILTER_MXSR_SCE_SHIFT                 4u
#define DECFILTER_MXSR_SCE_WIDTH                 1u
#define DECFILTER_MXSR_SCE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SCE_SHIFT))&DECFILTER_MXSR_SCE_MASK)
#define DECFILTER_MXSR_SSE_MASK                  0x20u
#define DECFILTER_MXSR_SSE_SHIFT                 5u
#define DECFILTER_MXSR_SSE_WIDTH                 1u
#define DECFILTER_MXSR_SSE(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SSE_SHIFT))&DECFILTER_MXSR_SSE_MASK)
#define DECFILTER_MXSR_SDF_MASK                  0x100u
#define DECFILTER_MXSR_SDF_SHIFT                 8u
#define DECFILTER_MXSR_SDF_WIDTH                 1u
#define DECFILTER_MXSR_SDF(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SDF_SHIFT))&DECFILTER_MXSR_SDF_MASK)
#define DECFILTER_MXSR_SVRC_MASK                 0x10000u
#define DECFILTER_MXSR_SVRC_SHIFT                16u
#define DECFILTER_MXSR_SVRC_WIDTH                1u
#define DECFILTER_MXSR_SVRC(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SVRC_SHIFT))&DECFILTER_MXSR_SVRC_MASK)
#define DECFILTER_MXSR_SCOVFC_MASK               0x20000u
#define DECFILTER_MXSR_SCOVFC_SHIFT              17u
#define DECFILTER_MXSR_SCOVFC_WIDTH              1u
#define DECFILTER_MXSR_SCOVFC(x)                 (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SCOVFC_SHIFT))&DECFILTER_MXSR_SCOVFC_MASK)
#define DECFILTER_MXSR_SSOVFC_MASK               0x40000u
#define DECFILTER_MXSR_SSOVFC_SHIFT              18u
#define DECFILTER_MXSR_SSOVFC_WIDTH              1u
#define DECFILTER_MXSR_SSOVFC(x)                 (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SSOVFC_SHIFT))&DECFILTER_MXSR_SSOVFC_MASK)
#define DECFILTER_MXSR_SCEC_MASK                 0x100000u
#define DECFILTER_MXSR_SCEC_SHIFT                20u
#define DECFILTER_MXSR_SCEC_WIDTH                1u
#define DECFILTER_MXSR_SCEC(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SCEC_SHIFT))&DECFILTER_MXSR_SCEC_MASK)
#define DECFILTER_MXSR_SSEC_MASK                 0x200000u
#define DECFILTER_MXSR_SSEC_SHIFT                21u
#define DECFILTER_MXSR_SSEC_WIDTH                1u
#define DECFILTER_MXSR_SSEC(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SSEC_SHIFT))&DECFILTER_MXSR_SSEC_MASK)
#define DECFILTER_MXSR_SDFC_MASK                 0x1000000u
#define DECFILTER_MXSR_SDFC_SHIFT                24u
#define DECFILTER_MXSR_SDFC_WIDTH                1u
#define DECFILTER_MXSR_SDFC(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_MXSR_SDFC_SHIFT))&DECFILTER_MXSR_SDFC_MASK)
/* IB Bit Fields */
#define DECFILTER_IB_INPBUF_MASK                 0xFFFFu
#define DECFILTER_IB_INPBUF_SHIFT                0u
#define DECFILTER_IB_INPBUF_WIDTH                16u
#define DECFILTER_IB_INPBUF(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_IB_INPBUF_SHIFT))&DECFILTER_IB_INPBUF_MASK)
#define DECFILTER_IB_FLUSH_MASK                  0x10000u
#define DECFILTER_IB_FLUSH_SHIFT                 16u
#define DECFILTER_IB_FLUSH_WIDTH                 1u
#define DECFILTER_IB_FLUSH(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_IB_FLUSH_SHIFT))&DECFILTER_IB_FLUSH_MASK)
#define DECFILTER_IB_PREFILL_MASK                0x20000u
#define DECFILTER_IB_PREFILL_SHIFT               17u
#define DECFILTER_IB_PREFILL_WIDTH               1u
#define DECFILTER_IB_PREFILL(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_IB_PREFILL_SHIFT))&DECFILTER_IB_PREFILL_MASK)
#define DECFILTER_IB_INTAG_MASK                  0xF000000u
#define DECFILTER_IB_INTAG_SHIFT                 24u
#define DECFILTER_IB_INTAG_WIDTH                 4u
#define DECFILTER_IB_INTAG(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_IB_INTAG_SHIFT))&DECFILTER_IB_INTAG_MASK)
#define DECFILTER_IB_PSIOSEL_MASK                0x10000000u
#define DECFILTER_IB_PSIOSEL_SHIFT               28u
#define DECFILTER_IB_PSIOSEL_WIDTH               1u
#define DECFILTER_IB_PSIOSEL(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_IB_PSIOSEL_SHIFT))&DECFILTER_IB_PSIOSEL_MASK)
/* OB Bit Fields */
#define DECFILTER_OB_OUTBUF_MASK                 0xFFFFu
#define DECFILTER_OB_OUTBUF_SHIFT                0u
#define DECFILTER_OB_OUTBUF_WIDTH                16u
#define DECFILTER_OB_OUTBUF(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_OB_OUTBUF_SHIFT))&DECFILTER_OB_OUTBUF_MASK)
#define DECFILTER_OB_OUTTAG_MASK                 0xF0000u
#define DECFILTER_OB_OUTTAG_SHIFT                16u
#define DECFILTER_OB_OUTTAG_WIDTH                4u
#define DECFILTER_OB_OUTTAG(x)                   (((uint32_t)(((uint32_t)(x))<<DECFILTER_OB_OUTTAG_SHIFT))&DECFILTER_OB_OUTTAG_MASK)
#define DECFILTER_OB_PSIOSEL_MASK                0x100000u
#define DECFILTER_OB_PSIOSEL_SHIFT               20u
#define DECFILTER_OB_PSIOSEL_WIDTH               1u
#define DECFILTER_OB_PSIOSEL(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_OB_PSIOSEL_SHIFT))&DECFILTER_OB_PSIOSEL_MASK)
/* COEF Bit Fields */
#define DECFILTER_COEF_COEFn_MASK                0xFFFFFFu
#define DECFILTER_COEF_COEFn_SHIFT               0u
#define DECFILTER_COEF_COEFn_WIDTH               24u
#define DECFILTER_COEF_COEFn(x)                  (((uint32_t)(((uint32_t)(x))<<DECFILTER_COEF_COEFn_SHIFT))&DECFILTER_COEF_COEFn_MASK)
#define DECFILTER_COEF_COEFnSIGNR_MASK           0xFF000000u
#define DECFILTER_COEF_COEFnSIGNR_SHIFT          24u
#define DECFILTER_COEF_COEFnSIGNR_WIDTH          8u
#define DECFILTER_COEF_COEFnSIGNR(x)             (((uint32_t)(((uint32_t)(x))<<DECFILTER_COEF_COEFnSIGNR_SHIFT))&DECFILTER_COEF_COEFnSIGNR_MASK)
/* TAP Bit Fields */
#define DECFILTER_TAP_TAPn_MASK                  0xFFFFFFu
#define DECFILTER_TAP_TAPn_SHIFT                 0u
#define DECFILTER_TAP_TAPn_WIDTH                 24u
#define DECFILTER_TAP_TAPn(x)                    (((uint32_t)(((uint32_t)(x))<<DECFILTER_TAP_TAPn_SHIFT))&DECFILTER_TAP_TAPn_MASK)
#define DECFILTER_TAP_TAPnSIGNR_MASK             0xFF000000u
#define DECFILTER_TAP_TAPnSIGNR_SHIFT            24u
#define DECFILTER_TAP_TAPnSIGNR_WIDTH            8u
#define DECFILTER_TAP_TAPnSIGNR(x)               (((uint32_t)(((uint32_t)(x))<<DECFILTER_TAP_TAPnSIGNR_SHIFT))&DECFILTER_TAP_TAPnSIGNR_MASK)
/* EDID Bit Fields */
#define DECFILTER_EDID_SAMP_DATA_MASK            0xFFFFu
#define DECFILTER_EDID_SAMP_DATA_SHIFT           0u
#define DECFILTER_EDID_SAMP_DATA_WIDTH           16u
#define DECFILTER_EDID_SAMP_DATA(x)              (((uint32_t)(((uint32_t)(x))<<DECFILTER_EDID_SAMP_DATA_SHIFT))&DECFILTER_EDID_SAMP_DATA_MASK)
/* FINTVAL Bit Fields */
#define DECFILTER_FINTVAL_SUM_VALUE_MASK         0xFFFFFFFFu
#define DECFILTER_FINTVAL_SUM_VALUE_SHIFT        0u
#define DECFILTER_FINTVAL_SUM_VALUE_WIDTH        32u
#define DECFILTER_FINTVAL_SUM_VALUE(x)           (((uint32_t)(((uint32_t)(x))<<DECFILTER_FINTVAL_SUM_VALUE_SHIFT))&DECFILTER_FINTVAL_SUM_VALUE_MASK)
/* FINTCNT Bit Fields */
#define DECFILTER_FINTCNT_COUNT_MASK             0xFFFFFFFFu
#define DECFILTER_FINTCNT_COUNT_SHIFT            0u
#define DECFILTER_FINTCNT_COUNT_WIDTH            32u
#define DECFILTER_FINTCNT_COUNT(x)               (((uint32_t)(((uint32_t)(x))<<DECFILTER_FINTCNT_COUNT_SHIFT))&DECFILTER_FINTCNT_COUNT_MASK)
/* CINTVAL Bit Fields */
#define DECFILTER_CINTVAL_SUM_VALUE_MASK         0xFFFFFFFFu
#define DECFILTER_CINTVAL_SUM_VALUE_SHIFT        0u
#define DECFILTER_CINTVAL_SUM_VALUE_WIDTH        32u
#define DECFILTER_CINTVAL_SUM_VALUE(x)           (((uint32_t)(((uint32_t)(x))<<DECFILTER_CINTVAL_SUM_VALUE_SHIFT))&DECFILTER_CINTVAL_SUM_VALUE_MASK)
/* CINTCNT Bit Fields */
#define DECFILTER_CINTCNT_COUNT_MASK             0xFFFFFFFFu
#define DECFILTER_CINTCNT_COUNT_SHIFT            0u
#define DECFILTER_CINTCNT_COUNT_WIDTH            32u
#define DECFILTER_CINTCNT_COUNT(x)               (((uint32_t)(((uint32_t)(x))<<DECFILTER_CINTCNT_COUNT_SHIFT))&DECFILTER_CINTCNT_COUNT_MASK)

/*!
 * @}
 */ /* end of group DECFILTER_Register_Masks */


/*!
 * @}
 */ /* end of group DECFILTER_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DMA Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
 * @{
 */


/** DMA - Size of Registers Arrays */
#define DMA_GPOR_COUNT                           2u
#define DMA_DCHPRI_COUNT                         64u
#define DMA_TCD_COUNT                            64u

/** DMA - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR;                                /**< Control Register, offset: 0x0 */
  __I  uint32_t ES;                                /**< Error Status Register, offset: 0x4 */
  __IO uint32_t ERQH;                              /**< Enable Request Register High, offset: 0x8 */
  __IO uint32_t ERQL;                              /**< Enable Request Register Low, offset: 0xC */
  __IO uint32_t EEIH;                              /**< Enable Error Interrupt Register High, offset: 0x10 */
  __IO uint32_t EEIL;                              /**< Enable Error Interrupt Register Low, offset: 0x14 */
  __O  uint8_t SERQ;                               /**< Set Enable Request Register, offset: 0x18 */
  __O  uint8_t CERQ;                               /**< Clear Enable Request Register, offset: 0x19 */
  __O  uint8_t SEEI;                               /**< Set Enable Error Interrupt Register, offset: 0x1A */
  __O  uint8_t CEEI;                               /**< Clear Enable Error Interrupt Register, offset: 0x1B */
  __O  uint8_t CINT;                               /**< Clear Interrupt Request Register, offset: 0x1C */
  __O  uint8_t CERR;                               /**< Clear Error Register, offset: 0x1D */
  __O  uint8_t SSRT;                               /**< Set START Bit Register, offset: 0x1E */
  __O  uint8_t CDNE;                               /**< Clear DONE Status Bit Register, offset: 0x1F */
  __IO uint32_t INTH;                              /**< Interrupt Request Register High, offset: 0x20 */
  __IO uint32_t INTL;                              /**< Interrupt Request Register Low, offset: 0x24 */
  __IO uint32_t ERRH;                              /**< Error Register High, offset: 0x28 */
  __IO uint32_t ERRL;                              /**< Error Register Low, offset: 0x2C */
  __I  uint32_t HRSH;                              /**< Hardware Request Status Register High, offset: 0x30 */
  __I  uint32_t HRSL;                              /**< Hardware Request Status Register Low, offset: 0x34 */
  __IO uint32_t GPOR[DMA_GPOR_COUNT];              /**< Global PCU Output Register, array offset: 0x38, array step: 0x4 */
       uint8_t RESERVED_0[192];
  __IO uint8_t DCHPRI[DMA_DCHPRI_COUNT];           /**< Channel n Priority Register, array offset: 0x100, array step: 0x1 */
       uint8_t RESERVED_1[3776];
  struct {                                         /* offset: 0x1000, array step: 0x20 */
    __IO uint32_t SADDR;                             /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
    __IO uint16_t ATTR;                              /**< TCD Transfer Attributes, array offset: 0x1004, array step: 0x20 */
    __IO uint16_t SOFF;                              /**< TCD Signed Source Address Offset, array offset: 0x1006, array step: 0x20 */
    union {                                          /* offset: 0x1008, array step: 0x20 */
      __IO uint32_t MLNO;                              /**< TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 */
      __IO uint32_t MLOFFNO;                           /**< TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
      __IO uint32_t MLOFFYES;                          /**< TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 */
    } NBYTES;
    __IO uint32_t SLAST;                             /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
    __IO uint32_t DADDR;                             /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
    union {                                          /* offset: 0x1014, array step: 0x20 */
      __IO uint16_t ELINKNO;                           /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1014, array step: 0x20 */
      __IO uint16_t ELINKYES;                          /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1014, array step: 0x20 */
    } CITER;
    __IO uint16_t DOFF;                              /**< TCD Signed Destination Address Offset, array offset: 0x1016, array step: 0x20 */
    __IO uint32_t DLASTSGA;                          /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
    union {                                          /* offset: 0x101C, array step: 0x20 */
      __IO uint16_t ELINKNO;                           /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101C, array step: 0x20 */
      __IO uint16_t ELINKYES;                          /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101C, array step: 0x20 */
    } BITER;
    __IO uint16_t CSR;                               /**< TCD Control and Status, array offset: 0x101E, array step: 0x20 */
  } TCD[DMA_TCD_COUNT];
} DMA_Type, *DMA_MemMapPtr;

 /** Number of instances of the DMA module. */
#define DMA_INSTANCE_COUNT                       (2u)


/* DMA - Peripheral instance base addresses */
/** Peripheral DMA_0 base address */
#define DMA_0_BASE                               (0xFFF44000u)
/** Peripheral DMA_0 base pointer */
#define DMA_0                                    ((DMA_Type *)DMA_0_BASE)
/** Peripheral DMA_1 base address */
#define DMA_1_BASE                               (0xFFF54000u)
/** Peripheral DMA_1 base pointer */
#define DMA_1                                    ((DMA_Type *)DMA_1_BASE)
/** Array initializer of DMA peripheral base addresses */
#define DMA_BASE_ADDRS                           { DMA_0_BASE, DMA_1_BASE }
/** Array initializer of DMA peripheral base pointers */
#define DMA_BASE_PTRS                            { DMA_0, DMA_1 }
/** Interrupt vectors for the DMA peripheral type */
#define DMA_CHN_IRQS                             { DMA0_0_IRQn,  DMA0_1_IRQn,  DMA0_2_IRQn,  DMA0_3_IRQn,  DMA0_4_IRQn,  DMA0_5_IRQn,  DMA0_6_IRQn,  DMA0_7_IRQn,  \
                                                   DMA0_8_IRQn,  DMA0_9_IRQn,  DMA0_10_IRQn, DMA0_11_IRQn, DMA0_12_IRQn, DMA0_13_IRQn, DMA0_14_IRQn, DMA0_15_IRQn, \
												   DMA0_16_IRQn, DMA0_17_IRQn, DMA0_18_IRQn, DMA0_19_IRQn, DMA0_20_IRQn, DMA0_21_IRQn, DMA0_22_IRQn, DMA0_23_IRQn, \
												   DMA0_24_IRQn, DMA0_25_IRQn, DMA0_26_IRQn, DMA0_27_IRQn, DMA0_28_IRQn, DMA0_29_IRQn, DMA0_30_IRQn, DMA0_31_IRQn, \
                                                   DMA0_32_IRQn, DMA0_33_IRQn, DMA0_34_IRQn, DMA0_35_IRQn, DMA0_36_IRQn, DMA0_37_IRQn, DMA0_38_IRQn, DMA0_39_IRQn, \
                                                   DMA0_40_IRQn, DMA0_41_IRQn, DMA0_42_IRQn, DMA0_43_IRQn, DMA0_44_IRQn, DMA0_45_IRQn, DMA0_46_IRQn, DMA0_47_IRQn, \
                                                   DMA0_48_IRQn, DMA0_49_IRQn, DMA0_50_IRQn, DMA0_51_IRQn, DMA0_52_IRQn, DMA0_53_IRQn, DMA0_54_IRQn, DMA0_55_IRQn, \
                                                   DMA0_56_IRQn, DMA0_57_IRQn, DMA0_58_IRQn, DMA0_59_IRQn, DMA0_60_IRQn, DMA0_61_IRQn, DMA0_62_IRQn, DMA0_63_IRQn, \
												   DMA1_0_IRQn,  DMA1_1_IRQn,  DMA1_2_IRQn,  DMA1_3_IRQn,  DMA1_4_IRQn,  DMA1_5_IRQn,  DMA1_6_IRQn,  DMA1_7_IRQn,  \
                                                   DMA1_8_IRQn,  DMA1_9_IRQn,  DMA1_10_IRQn, DMA1_11_IRQn, DMA1_12_IRQn, DMA1_13_IRQn, DMA1_14_IRQn, DMA1_15_IRQn, \
												   DMA1_16_IRQn, DMA1_17_IRQn, DMA1_18_IRQn, DMA1_19_IRQn, DMA1_20_IRQn, DMA1_21_IRQn, DMA1_22_IRQn, DMA1_23_IRQn, \
												   DMA1_24_IRQn, DMA1_25_IRQn, DMA1_26_IRQn, DMA1_27_IRQn, DMA1_28_IRQn, DMA1_29_IRQn, DMA1_30_IRQn, DMA1_31_IRQn, \
                                                   DMA1_32_39_IRQn, DMA1_40_47_IRQn, DMA1_48_55_IRQn, DMA1_56_63_IRQn}
#define DMA_ERROR_IRQS                           { DMA0_ERR0_31_IRQn, DMA0_ERR32_63_IRQn, DMA1_ERR0_31_IRQn, DMA1_ERR32_63_IRQn }

/* ----------------------------------------------------------------------------
   -- DMA Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DMA_Register_Masks DMA Register Masks
 * @{
 */

/* CR Bit Fields */
#define DMA_CR_EDBG_MASK                         0x2u
#define DMA_CR_EDBG_SHIFT                        1u
#define DMA_CR_EDBG_WIDTH                        1u
#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_EDBG_SHIFT))&DMA_CR_EDBG_MASK)
#define DMA_CR_ERCA_MASK                         0x4u
#define DMA_CR_ERCA_SHIFT                        2u
#define DMA_CR_ERCA_WIDTH                        1u
#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_ERCA_SHIFT))&DMA_CR_ERCA_MASK)
#define DMA_CR_ERGA_MASK                         0x8u
#define DMA_CR_ERGA_SHIFT                        3u
#define DMA_CR_ERGA_WIDTH                        1u
#define DMA_CR_ERGA(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_ERGA_SHIFT))&DMA_CR_ERGA_MASK)
#define DMA_CR_HOE_MASK                          0x10u
#define DMA_CR_HOE_SHIFT                         4u
#define DMA_CR_HOE_WIDTH                         1u
#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_HOE_SHIFT))&DMA_CR_HOE_MASK)
#define DMA_CR_HALT_MASK                         0x20u
#define DMA_CR_HALT_SHIFT                        5u
#define DMA_CR_HALT_WIDTH                        1u
#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_HALT_SHIFT))&DMA_CR_HALT_MASK)
#define DMA_CR_CLM_MASK                          0x40u
#define DMA_CR_CLM_SHIFT                         6u
#define DMA_CR_CLM_WIDTH                         1u
#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_CLM_SHIFT))&DMA_CR_CLM_MASK)
#define DMA_CR_EMLM_MASK                         0x80u
#define DMA_CR_EMLM_SHIFT                        7u
#define DMA_CR_EMLM_WIDTH                        1u
#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))<<DMA_CR_EMLM_SHIFT))&DMA_CR_EMLM_MASK)
#define DMA_CR_GRP0PRI_MASK                      0x300u
#define DMA_CR_GRP0PRI_SHIFT                     8u
#define DMA_CR_GRP0PRI_WIDTH                     2u
#define DMA_CR_GRP0PRI(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_CR_GRP0PRI_SHIFT))&DMA_CR_GRP0PRI_MASK)
#define DMA_CR_GRP1PRI_MASK                      0xC00u
#define DMA_CR_GRP1PRI_SHIFT                     10u
#define DMA_CR_GRP1PRI_WIDTH                     2u
#define DMA_CR_GRP1PRI(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_CR_GRP1PRI_SHIFT))&DMA_CR_GRP1PRI_MASK)
#define DMA_CR_GRP2PRI_MASK                      0x3000u
#define DMA_CR_GRP2PRI_SHIFT                     12u
#define DMA_CR_GRP2PRI_WIDTH                     2u
#define DMA_CR_GRP2PRI(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_CR_GRP2PRI_SHIFT))&DMA_CR_GRP2PRI_MASK)
#define DMA_CR_GRP3PRI_MASK                      0xC000u
#define DMA_CR_GRP3PRI_SHIFT                     14u
#define DMA_CR_GRP3PRI_WIDTH                     2u
#define DMA_CR_GRP3PRI(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_CR_GRP3PRI_SHIFT))&DMA_CR_GRP3PRI_MASK)
#define DMA_CR_ECX_MASK                          0x10000u
#define DMA_CR_ECX_SHIFT                         16u
#define DMA_CR_ECX_WIDTH                         1u
#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_CR_ECX_SHIFT))&DMA_CR_ECX_MASK)
#define DMA_CR_CX_MASK                           0x20000u
#define DMA_CR_CX_SHIFT                          17u
#define DMA_CR_CX_WIDTH                          1u
#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))<<DMA_CR_CX_SHIFT))&DMA_CR_CX_MASK)
/* ES Bit Fields */
#define DMA_ES_DBE_MASK                          0x1u
#define DMA_ES_DBE_SHIFT                         0u
#define DMA_ES_DBE_WIDTH                         1u
#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DBE_SHIFT))&DMA_ES_DBE_MASK)
#define DMA_ES_SBE_MASK                          0x2u
#define DMA_ES_SBE_SHIFT                         1u
#define DMA_ES_SBE_WIDTH                         1u
#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SBE_SHIFT))&DMA_ES_SBE_MASK)
#define DMA_ES_SGE_MASK                          0x4u
#define DMA_ES_SGE_SHIFT                         2u
#define DMA_ES_SGE_WIDTH                         1u
#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SGE_SHIFT))&DMA_ES_SGE_MASK)
#define DMA_ES_NCE_MASK                          0x8u
#define DMA_ES_NCE_SHIFT                         3u
#define DMA_ES_NCE_WIDTH                         1u
#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_NCE_SHIFT))&DMA_ES_NCE_MASK)
#define DMA_ES_DOE_MASK                          0x10u
#define DMA_ES_DOE_SHIFT                         4u
#define DMA_ES_DOE_WIDTH                         1u
#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DOE_SHIFT))&DMA_ES_DOE_MASK)
#define DMA_ES_DAE_MASK                          0x20u
#define DMA_ES_DAE_SHIFT                         5u
#define DMA_ES_DAE_WIDTH                         1u
#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_DAE_SHIFT))&DMA_ES_DAE_MASK)
#define DMA_ES_SOE_MASK                          0x40u
#define DMA_ES_SOE_SHIFT                         6u
#define DMA_ES_SOE_WIDTH                         1u
#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SOE_SHIFT))&DMA_ES_SOE_MASK)
#define DMA_ES_SAE_MASK                          0x80u
#define DMA_ES_SAE_SHIFT                         7u
#define DMA_ES_SAE_WIDTH                         1u
#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_SAE_SHIFT))&DMA_ES_SAE_MASK)
#define DMA_ES_ERRCHN_MASK                       0x3F00u
#define DMA_ES_ERRCHN_SHIFT                      8u
#define DMA_ES_ERRCHN_WIDTH                      6u
#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ES_ERRCHN_SHIFT))&DMA_ES_ERRCHN_MASK)
#define DMA_ES_CPE_MASK                          0x4000u
#define DMA_ES_CPE_SHIFT                         14u
#define DMA_ES_CPE_WIDTH                         1u
#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_CPE_SHIFT))&DMA_ES_CPE_MASK)
#define DMA_ES_GPE_MASK                          0x8000u
#define DMA_ES_GPE_SHIFT                         15u
#define DMA_ES_GPE_WIDTH                         1u
#define DMA_ES_GPE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_GPE_SHIFT))&DMA_ES_GPE_MASK)
#define DMA_ES_ECX_MASK                          0x10000u
#define DMA_ES_ECX_SHIFT                         16u
#define DMA_ES_ECX_WIDTH                         1u
#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_ECX_SHIFT))&DMA_ES_ECX_MASK)
#define DMA_ES_UCE_MASK                          0x20000u
#define DMA_ES_UCE_SHIFT                         17u
#define DMA_ES_UCE_WIDTH                         1u
#define DMA_ES_UCE(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_UCE_SHIFT))&DMA_ES_UCE_MASK)
#define DMA_ES_VLD_MASK                          0x80000000u
#define DMA_ES_VLD_SHIFT                         31u
#define DMA_ES_VLD_WIDTH                         1u
#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))<<DMA_ES_VLD_SHIFT))&DMA_ES_VLD_MASK)
/* ERQH Bit Fields */
#define DMA_ERQH_ERQ32_MASK                      0x1u
#define DMA_ERQH_ERQ32_SHIFT                     0u
#define DMA_ERQH_ERQ32_WIDTH                     1u
#define DMA_ERQH_ERQ32(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ32_SHIFT))&DMA_ERQH_ERQ32_MASK)
#define DMA_ERQH_ERQ33_MASK                      0x2u
#define DMA_ERQH_ERQ33_SHIFT                     1u
#define DMA_ERQH_ERQ33_WIDTH                     1u
#define DMA_ERQH_ERQ33(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ33_SHIFT))&DMA_ERQH_ERQ33_MASK)
#define DMA_ERQH_ERQ34_MASK                      0x4u
#define DMA_ERQH_ERQ34_SHIFT                     2u
#define DMA_ERQH_ERQ34_WIDTH                     1u
#define DMA_ERQH_ERQ34(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ34_SHIFT))&DMA_ERQH_ERQ34_MASK)
#define DMA_ERQH_ERQ35_MASK                      0x8u
#define DMA_ERQH_ERQ35_SHIFT                     3u
#define DMA_ERQH_ERQ35_WIDTH                     1u
#define DMA_ERQH_ERQ35(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ35_SHIFT))&DMA_ERQH_ERQ35_MASK)
#define DMA_ERQH_ERQ36_MASK                      0x10u
#define DMA_ERQH_ERQ36_SHIFT                     4u
#define DMA_ERQH_ERQ36_WIDTH                     1u
#define DMA_ERQH_ERQ36(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ36_SHIFT))&DMA_ERQH_ERQ36_MASK)
#define DMA_ERQH_ERQ37_MASK                      0x20u
#define DMA_ERQH_ERQ37_SHIFT                     5u
#define DMA_ERQH_ERQ37_WIDTH                     1u
#define DMA_ERQH_ERQ37(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ37_SHIFT))&DMA_ERQH_ERQ37_MASK)
#define DMA_ERQH_ERQ38_MASK                      0x40u
#define DMA_ERQH_ERQ38_SHIFT                     6u
#define DMA_ERQH_ERQ38_WIDTH                     1u
#define DMA_ERQH_ERQ38(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ38_SHIFT))&DMA_ERQH_ERQ38_MASK)
#define DMA_ERQH_ERQ39_MASK                      0x80u
#define DMA_ERQH_ERQ39_SHIFT                     7u
#define DMA_ERQH_ERQ39_WIDTH                     1u
#define DMA_ERQH_ERQ39(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ39_SHIFT))&DMA_ERQH_ERQ39_MASK)
#define DMA_ERQH_ERQ40_MASK                      0x100u
#define DMA_ERQH_ERQ40_SHIFT                     8u
#define DMA_ERQH_ERQ40_WIDTH                     1u
#define DMA_ERQH_ERQ40(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ40_SHIFT))&DMA_ERQH_ERQ40_MASK)
#define DMA_ERQH_ERQ41_MASK                      0x200u
#define DMA_ERQH_ERQ41_SHIFT                     9u
#define DMA_ERQH_ERQ41_WIDTH                     1u
#define DMA_ERQH_ERQ41(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ41_SHIFT))&DMA_ERQH_ERQ41_MASK)
#define DMA_ERQH_ERQ42_MASK                      0x400u
#define DMA_ERQH_ERQ42_SHIFT                     10u
#define DMA_ERQH_ERQ42_WIDTH                     1u
#define DMA_ERQH_ERQ42(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ42_SHIFT))&DMA_ERQH_ERQ42_MASK)
#define DMA_ERQH_ERQ43_MASK                      0x800u
#define DMA_ERQH_ERQ43_SHIFT                     11u
#define DMA_ERQH_ERQ43_WIDTH                     1u
#define DMA_ERQH_ERQ43(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ43_SHIFT))&DMA_ERQH_ERQ43_MASK)
#define DMA_ERQH_ERQ44_MASK                      0x1000u
#define DMA_ERQH_ERQ44_SHIFT                     12u
#define DMA_ERQH_ERQ44_WIDTH                     1u
#define DMA_ERQH_ERQ44(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ44_SHIFT))&DMA_ERQH_ERQ44_MASK)
#define DMA_ERQH_ERQ45_MASK                      0x2000u
#define DMA_ERQH_ERQ45_SHIFT                     13u
#define DMA_ERQH_ERQ45_WIDTH                     1u
#define DMA_ERQH_ERQ45(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ45_SHIFT))&DMA_ERQH_ERQ45_MASK)
#define DMA_ERQH_ERQ46_MASK                      0x4000u
#define DMA_ERQH_ERQ46_SHIFT                     14u
#define DMA_ERQH_ERQ46_WIDTH                     1u
#define DMA_ERQH_ERQ46(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ46_SHIFT))&DMA_ERQH_ERQ46_MASK)
#define DMA_ERQH_ERQ47_MASK                      0x8000u
#define DMA_ERQH_ERQ47_SHIFT                     15u
#define DMA_ERQH_ERQ47_WIDTH                     1u
#define DMA_ERQH_ERQ47(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ47_SHIFT))&DMA_ERQH_ERQ47_MASK)
#define DMA_ERQH_ERQ48_MASK                      0x10000u
#define DMA_ERQH_ERQ48_SHIFT                     16u
#define DMA_ERQH_ERQ48_WIDTH                     1u
#define DMA_ERQH_ERQ48(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ48_SHIFT))&DMA_ERQH_ERQ48_MASK)
#define DMA_ERQH_ERQ49_MASK                      0x20000u
#define DMA_ERQH_ERQ49_SHIFT                     17u
#define DMA_ERQH_ERQ49_WIDTH                     1u
#define DMA_ERQH_ERQ49(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ49_SHIFT))&DMA_ERQH_ERQ49_MASK)
#define DMA_ERQH_ERQ50_MASK                      0x40000u
#define DMA_ERQH_ERQ50_SHIFT                     18u
#define DMA_ERQH_ERQ50_WIDTH                     1u
#define DMA_ERQH_ERQ50(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ50_SHIFT))&DMA_ERQH_ERQ50_MASK)
#define DMA_ERQH_ERQ51_MASK                      0x80000u
#define DMA_ERQH_ERQ51_SHIFT                     19u
#define DMA_ERQH_ERQ51_WIDTH                     1u
#define DMA_ERQH_ERQ51(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ51_SHIFT))&DMA_ERQH_ERQ51_MASK)
#define DMA_ERQH_ERQ52_MASK                      0x100000u
#define DMA_ERQH_ERQ52_SHIFT                     20u
#define DMA_ERQH_ERQ52_WIDTH                     1u
#define DMA_ERQH_ERQ52(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ52_SHIFT))&DMA_ERQH_ERQ52_MASK)
#define DMA_ERQH_ERQ53_MASK                      0x200000u
#define DMA_ERQH_ERQ53_SHIFT                     21u
#define DMA_ERQH_ERQ53_WIDTH                     1u
#define DMA_ERQH_ERQ53(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ53_SHIFT))&DMA_ERQH_ERQ53_MASK)
#define DMA_ERQH_ERQ54_MASK                      0x400000u
#define DMA_ERQH_ERQ54_SHIFT                     22u
#define DMA_ERQH_ERQ54_WIDTH                     1u
#define DMA_ERQH_ERQ54(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ54_SHIFT))&DMA_ERQH_ERQ54_MASK)
#define DMA_ERQH_ERQ55_MASK                      0x800000u
#define DMA_ERQH_ERQ55_SHIFT                     23u
#define DMA_ERQH_ERQ55_WIDTH                     1u
#define DMA_ERQH_ERQ55(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ55_SHIFT))&DMA_ERQH_ERQ55_MASK)
#define DMA_ERQH_ERQ56_MASK                      0x1000000u
#define DMA_ERQH_ERQ56_SHIFT                     24u
#define DMA_ERQH_ERQ56_WIDTH                     1u
#define DMA_ERQH_ERQ56(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ56_SHIFT))&DMA_ERQH_ERQ56_MASK)
#define DMA_ERQH_ERQ57_MASK                      0x2000000u
#define DMA_ERQH_ERQ57_SHIFT                     25u
#define DMA_ERQH_ERQ57_WIDTH                     1u
#define DMA_ERQH_ERQ57(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ57_SHIFT))&DMA_ERQH_ERQ57_MASK)
#define DMA_ERQH_ERQ58_MASK                      0x4000000u
#define DMA_ERQH_ERQ58_SHIFT                     26u
#define DMA_ERQH_ERQ58_WIDTH                     1u
#define DMA_ERQH_ERQ58(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ58_SHIFT))&DMA_ERQH_ERQ58_MASK)
#define DMA_ERQH_ERQ59_MASK                      0x8000000u
#define DMA_ERQH_ERQ59_SHIFT                     27u
#define DMA_ERQH_ERQ59_WIDTH                     1u
#define DMA_ERQH_ERQ59(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ59_SHIFT))&DMA_ERQH_ERQ59_MASK)
#define DMA_ERQH_ERQ60_MASK                      0x10000000u
#define DMA_ERQH_ERQ60_SHIFT                     28u
#define DMA_ERQH_ERQ60_WIDTH                     1u
#define DMA_ERQH_ERQ60(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ60_SHIFT))&DMA_ERQH_ERQ60_MASK)
#define DMA_ERQH_ERQ61_MASK                      0x20000000u
#define DMA_ERQH_ERQ61_SHIFT                     29u
#define DMA_ERQH_ERQ61_WIDTH                     1u
#define DMA_ERQH_ERQ61(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ61_SHIFT))&DMA_ERQH_ERQ61_MASK)
#define DMA_ERQH_ERQ62_MASK                      0x40000000u
#define DMA_ERQH_ERQ62_SHIFT                     30u
#define DMA_ERQH_ERQ62_WIDTH                     1u
#define DMA_ERQH_ERQ62(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ62_SHIFT))&DMA_ERQH_ERQ62_MASK)
#define DMA_ERQH_ERQ63_MASK                      0x80000000u
#define DMA_ERQH_ERQ63_SHIFT                     31u
#define DMA_ERQH_ERQ63_WIDTH                     1u
#define DMA_ERQH_ERQ63(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQH_ERQ63_SHIFT))&DMA_ERQH_ERQ63_MASK)
/* ERQL Bit Fields */
#define DMA_ERQL_ERQ0_MASK                       0x1u
#define DMA_ERQL_ERQ0_SHIFT                      0u
#define DMA_ERQL_ERQ0_WIDTH                      1u
#define DMA_ERQL_ERQ0(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ0_SHIFT))&DMA_ERQL_ERQ0_MASK)
#define DMA_ERQL_ERQ1_MASK                       0x2u
#define DMA_ERQL_ERQ1_SHIFT                      1u
#define DMA_ERQL_ERQ1_WIDTH                      1u
#define DMA_ERQL_ERQ1(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ1_SHIFT))&DMA_ERQL_ERQ1_MASK)
#define DMA_ERQL_ERQ2_MASK                       0x4u
#define DMA_ERQL_ERQ2_SHIFT                      2u
#define DMA_ERQL_ERQ2_WIDTH                      1u
#define DMA_ERQL_ERQ2(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ2_SHIFT))&DMA_ERQL_ERQ2_MASK)
#define DMA_ERQL_ERQ3_MASK                       0x8u
#define DMA_ERQL_ERQ3_SHIFT                      3u
#define DMA_ERQL_ERQ3_WIDTH                      1u
#define DMA_ERQL_ERQ3(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ3_SHIFT))&DMA_ERQL_ERQ3_MASK)
#define DMA_ERQL_ERQ4_MASK                       0x10u
#define DMA_ERQL_ERQ4_SHIFT                      4u
#define DMA_ERQL_ERQ4_WIDTH                      1u
#define DMA_ERQL_ERQ4(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ4_SHIFT))&DMA_ERQL_ERQ4_MASK)
#define DMA_ERQL_ERQ5_MASK                       0x20u
#define DMA_ERQL_ERQ5_SHIFT                      5u
#define DMA_ERQL_ERQ5_WIDTH                      1u
#define DMA_ERQL_ERQ5(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ5_SHIFT))&DMA_ERQL_ERQ5_MASK)
#define DMA_ERQL_ERQ6_MASK                       0x40u
#define DMA_ERQL_ERQ6_SHIFT                      6u
#define DMA_ERQL_ERQ6_WIDTH                      1u
#define DMA_ERQL_ERQ6(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ6_SHIFT))&DMA_ERQL_ERQ6_MASK)
#define DMA_ERQL_ERQ7_MASK                       0x80u
#define DMA_ERQL_ERQ7_SHIFT                      7u
#define DMA_ERQL_ERQ7_WIDTH                      1u
#define DMA_ERQL_ERQ7(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ7_SHIFT))&DMA_ERQL_ERQ7_MASK)
#define DMA_ERQL_ERQ8_MASK                       0x100u
#define DMA_ERQL_ERQ8_SHIFT                      8u
#define DMA_ERQL_ERQ8_WIDTH                      1u
#define DMA_ERQL_ERQ8(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ8_SHIFT))&DMA_ERQL_ERQ8_MASK)
#define DMA_ERQL_ERQ9_MASK                       0x200u
#define DMA_ERQL_ERQ9_SHIFT                      9u
#define DMA_ERQL_ERQ9_WIDTH                      1u
#define DMA_ERQL_ERQ9(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ9_SHIFT))&DMA_ERQL_ERQ9_MASK)
#define DMA_ERQL_ERQ10_MASK                      0x400u
#define DMA_ERQL_ERQ10_SHIFT                     10u
#define DMA_ERQL_ERQ10_WIDTH                     1u
#define DMA_ERQL_ERQ10(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ10_SHIFT))&DMA_ERQL_ERQ10_MASK)
#define DMA_ERQL_ERQ11_MASK                      0x800u
#define DMA_ERQL_ERQ11_SHIFT                     11u
#define DMA_ERQL_ERQ11_WIDTH                     1u
#define DMA_ERQL_ERQ11(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ11_SHIFT))&DMA_ERQL_ERQ11_MASK)
#define DMA_ERQL_ERQ12_MASK                      0x1000u
#define DMA_ERQL_ERQ12_SHIFT                     12u
#define DMA_ERQL_ERQ12_WIDTH                     1u
#define DMA_ERQL_ERQ12(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ12_SHIFT))&DMA_ERQL_ERQ12_MASK)
#define DMA_ERQL_ERQ13_MASK                      0x2000u
#define DMA_ERQL_ERQ13_SHIFT                     13u
#define DMA_ERQL_ERQ13_WIDTH                     1u
#define DMA_ERQL_ERQ13(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ13_SHIFT))&DMA_ERQL_ERQ13_MASK)
#define DMA_ERQL_ERQ14_MASK                      0x4000u
#define DMA_ERQL_ERQ14_SHIFT                     14u
#define DMA_ERQL_ERQ14_WIDTH                     1u
#define DMA_ERQL_ERQ14(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ14_SHIFT))&DMA_ERQL_ERQ14_MASK)
#define DMA_ERQL_ERQ15_MASK                      0x8000u
#define DMA_ERQL_ERQ15_SHIFT                     15u
#define DMA_ERQL_ERQ15_WIDTH                     1u
#define DMA_ERQL_ERQ15(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ15_SHIFT))&DMA_ERQL_ERQ15_MASK)
#define DMA_ERQL_ERQ16_MASK                      0x10000u
#define DMA_ERQL_ERQ16_SHIFT                     16u
#define DMA_ERQL_ERQ16_WIDTH                     1u
#define DMA_ERQL_ERQ16(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ16_SHIFT))&DMA_ERQL_ERQ16_MASK)
#define DMA_ERQL_ERQ17_MASK                      0x20000u
#define DMA_ERQL_ERQ17_SHIFT                     17u
#define DMA_ERQL_ERQ17_WIDTH                     1u
#define DMA_ERQL_ERQ17(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ17_SHIFT))&DMA_ERQL_ERQ17_MASK)
#define DMA_ERQL_ERQ18_MASK                      0x40000u
#define DMA_ERQL_ERQ18_SHIFT                     18u
#define DMA_ERQL_ERQ18_WIDTH                     1u
#define DMA_ERQL_ERQ18(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ18_SHIFT))&DMA_ERQL_ERQ18_MASK)
#define DMA_ERQL_ERQ19_MASK                      0x80000u
#define DMA_ERQL_ERQ19_SHIFT                     19u
#define DMA_ERQL_ERQ19_WIDTH                     1u
#define DMA_ERQL_ERQ19(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ19_SHIFT))&DMA_ERQL_ERQ19_MASK)
#define DMA_ERQL_ERQ20_MASK                      0x100000u
#define DMA_ERQL_ERQ20_SHIFT                     20u
#define DMA_ERQL_ERQ20_WIDTH                     1u
#define DMA_ERQL_ERQ20(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ20_SHIFT))&DMA_ERQL_ERQ20_MASK)
#define DMA_ERQL_ERQ21_MASK                      0x200000u
#define DMA_ERQL_ERQ21_SHIFT                     21u
#define DMA_ERQL_ERQ21_WIDTH                     1u
#define DMA_ERQL_ERQ21(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ21_SHIFT))&DMA_ERQL_ERQ21_MASK)
#define DMA_ERQL_ERQ22_MASK                      0x400000u
#define DMA_ERQL_ERQ22_SHIFT                     22u
#define DMA_ERQL_ERQ22_WIDTH                     1u
#define DMA_ERQL_ERQ22(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ22_SHIFT))&DMA_ERQL_ERQ22_MASK)
#define DMA_ERQL_ERQ23_MASK                      0x800000u
#define DMA_ERQL_ERQ23_SHIFT                     23u
#define DMA_ERQL_ERQ23_WIDTH                     1u
#define DMA_ERQL_ERQ23(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ23_SHIFT))&DMA_ERQL_ERQ23_MASK)
#define DMA_ERQL_ERQ24_MASK                      0x1000000u
#define DMA_ERQL_ERQ24_SHIFT                     24u
#define DMA_ERQL_ERQ24_WIDTH                     1u
#define DMA_ERQL_ERQ24(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ24_SHIFT))&DMA_ERQL_ERQ24_MASK)
#define DMA_ERQL_ERQ25_MASK                      0x2000000u
#define DMA_ERQL_ERQ25_SHIFT                     25u
#define DMA_ERQL_ERQ25_WIDTH                     1u
#define DMA_ERQL_ERQ25(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ25_SHIFT))&DMA_ERQL_ERQ25_MASK)
#define DMA_ERQL_ERQ26_MASK                      0x4000000u
#define DMA_ERQL_ERQ26_SHIFT                     26u
#define DMA_ERQL_ERQ26_WIDTH                     1u
#define DMA_ERQL_ERQ26(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ26_SHIFT))&DMA_ERQL_ERQ26_MASK)
#define DMA_ERQL_ERQ27_MASK                      0x8000000u
#define DMA_ERQL_ERQ27_SHIFT                     27u
#define DMA_ERQL_ERQ27_WIDTH                     1u
#define DMA_ERQL_ERQ27(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ27_SHIFT))&DMA_ERQL_ERQ27_MASK)
#define DMA_ERQL_ERQ28_MASK                      0x10000000u
#define DMA_ERQL_ERQ28_SHIFT                     28u
#define DMA_ERQL_ERQ28_WIDTH                     1u
#define DMA_ERQL_ERQ28(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ28_SHIFT))&DMA_ERQL_ERQ28_MASK)
#define DMA_ERQL_ERQ29_MASK                      0x20000000u
#define DMA_ERQL_ERQ29_SHIFT                     29u
#define DMA_ERQL_ERQ29_WIDTH                     1u
#define DMA_ERQL_ERQ29(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ29_SHIFT))&DMA_ERQL_ERQ29_MASK)
#define DMA_ERQL_ERQ30_MASK                      0x40000000u
#define DMA_ERQL_ERQ30_SHIFT                     30u
#define DMA_ERQL_ERQ30_WIDTH                     1u
#define DMA_ERQL_ERQ30(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ30_SHIFT))&DMA_ERQL_ERQ30_MASK)
#define DMA_ERQL_ERQ31_MASK                      0x80000000u
#define DMA_ERQL_ERQ31_SHIFT                     31u
#define DMA_ERQL_ERQ31_WIDTH                     1u
#define DMA_ERQL_ERQ31(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERQL_ERQ31_SHIFT))&DMA_ERQL_ERQ31_MASK)
/* EEIH Bit Fields */
#define DMA_EEIH_EEI32_MASK                      0x1u
#define DMA_EEIH_EEI32_SHIFT                     0u
#define DMA_EEIH_EEI32_WIDTH                     1u
#define DMA_EEIH_EEI32(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI32_SHIFT))&DMA_EEIH_EEI32_MASK)
#define DMA_EEIH_EEI33_MASK                      0x2u
#define DMA_EEIH_EEI33_SHIFT                     1u
#define DMA_EEIH_EEI33_WIDTH                     1u
#define DMA_EEIH_EEI33(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI33_SHIFT))&DMA_EEIH_EEI33_MASK)
#define DMA_EEIH_EEI34_MASK                      0x4u
#define DMA_EEIH_EEI34_SHIFT                     2u
#define DMA_EEIH_EEI34_WIDTH                     1u
#define DMA_EEIH_EEI34(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI34_SHIFT))&DMA_EEIH_EEI34_MASK)
#define DMA_EEIH_EEI35_MASK                      0x8u
#define DMA_EEIH_EEI35_SHIFT                     3u
#define DMA_EEIH_EEI35_WIDTH                     1u
#define DMA_EEIH_EEI35(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI35_SHIFT))&DMA_EEIH_EEI35_MASK)
#define DMA_EEIH_EEI36_MASK                      0x10u
#define DMA_EEIH_EEI36_SHIFT                     4u
#define DMA_EEIH_EEI36_WIDTH                     1u
#define DMA_EEIH_EEI36(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI36_SHIFT))&DMA_EEIH_EEI36_MASK)
#define DMA_EEIH_EEI37_MASK                      0x20u
#define DMA_EEIH_EEI37_SHIFT                     5u
#define DMA_EEIH_EEI37_WIDTH                     1u
#define DMA_EEIH_EEI37(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI37_SHIFT))&DMA_EEIH_EEI37_MASK)
#define DMA_EEIH_EEI38_MASK                      0x40u
#define DMA_EEIH_EEI38_SHIFT                     6u
#define DMA_EEIH_EEI38_WIDTH                     1u
#define DMA_EEIH_EEI38(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI38_SHIFT))&DMA_EEIH_EEI38_MASK)
#define DMA_EEIH_EEI39_MASK                      0x80u
#define DMA_EEIH_EEI39_SHIFT                     7u
#define DMA_EEIH_EEI39_WIDTH                     1u
#define DMA_EEIH_EEI39(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI39_SHIFT))&DMA_EEIH_EEI39_MASK)
#define DMA_EEIH_EEI40_MASK                      0x100u
#define DMA_EEIH_EEI40_SHIFT                     8u
#define DMA_EEIH_EEI40_WIDTH                     1u
#define DMA_EEIH_EEI40(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI40_SHIFT))&DMA_EEIH_EEI40_MASK)
#define DMA_EEIH_EEI41_MASK                      0x200u
#define DMA_EEIH_EEI41_SHIFT                     9u
#define DMA_EEIH_EEI41_WIDTH                     1u
#define DMA_EEIH_EEI41(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI41_SHIFT))&DMA_EEIH_EEI41_MASK)
#define DMA_EEIH_EEI42_MASK                      0x400u
#define DMA_EEIH_EEI42_SHIFT                     10u
#define DMA_EEIH_EEI42_WIDTH                     1u
#define DMA_EEIH_EEI42(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI42_SHIFT))&DMA_EEIH_EEI42_MASK)
#define DMA_EEIH_EEI43_MASK                      0x800u
#define DMA_EEIH_EEI43_SHIFT                     11u
#define DMA_EEIH_EEI43_WIDTH                     1u
#define DMA_EEIH_EEI43(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI43_SHIFT))&DMA_EEIH_EEI43_MASK)
#define DMA_EEIH_EEI44_MASK                      0x1000u
#define DMA_EEIH_EEI44_SHIFT                     12u
#define DMA_EEIH_EEI44_WIDTH                     1u
#define DMA_EEIH_EEI44(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI44_SHIFT))&DMA_EEIH_EEI44_MASK)
#define DMA_EEIH_EEI45_MASK                      0x2000u
#define DMA_EEIH_EEI45_SHIFT                     13u
#define DMA_EEIH_EEI45_WIDTH                     1u
#define DMA_EEIH_EEI45(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI45_SHIFT))&DMA_EEIH_EEI45_MASK)
#define DMA_EEIH_EEI46_MASK                      0x4000u
#define DMA_EEIH_EEI46_SHIFT                     14u
#define DMA_EEIH_EEI46_WIDTH                     1u
#define DMA_EEIH_EEI46(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI46_SHIFT))&DMA_EEIH_EEI46_MASK)
#define DMA_EEIH_EEI47_MASK                      0x8000u
#define DMA_EEIH_EEI47_SHIFT                     15u
#define DMA_EEIH_EEI47_WIDTH                     1u
#define DMA_EEIH_EEI47(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI47_SHIFT))&DMA_EEIH_EEI47_MASK)
#define DMA_EEIH_EEI48_MASK                      0x10000u
#define DMA_EEIH_EEI48_SHIFT                     16u
#define DMA_EEIH_EEI48_WIDTH                     1u
#define DMA_EEIH_EEI48(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI48_SHIFT))&DMA_EEIH_EEI48_MASK)
#define DMA_EEIH_EEI49_MASK                      0x20000u
#define DMA_EEIH_EEI49_SHIFT                     17u
#define DMA_EEIH_EEI49_WIDTH                     1u
#define DMA_EEIH_EEI49(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI49_SHIFT))&DMA_EEIH_EEI49_MASK)
#define DMA_EEIH_EEI50_MASK                      0x40000u
#define DMA_EEIH_EEI50_SHIFT                     18u
#define DMA_EEIH_EEI50_WIDTH                     1u
#define DMA_EEIH_EEI50(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI50_SHIFT))&DMA_EEIH_EEI50_MASK)
#define DMA_EEIH_EEI51_MASK                      0x80000u
#define DMA_EEIH_EEI51_SHIFT                     19u
#define DMA_EEIH_EEI51_WIDTH                     1u
#define DMA_EEIH_EEI51(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI51_SHIFT))&DMA_EEIH_EEI51_MASK)
#define DMA_EEIH_EEI52_MASK                      0x100000u
#define DMA_EEIH_EEI52_SHIFT                     20u
#define DMA_EEIH_EEI52_WIDTH                     1u
#define DMA_EEIH_EEI52(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI52_SHIFT))&DMA_EEIH_EEI52_MASK)
#define DMA_EEIH_EEI53_MASK                      0x200000u
#define DMA_EEIH_EEI53_SHIFT                     21u
#define DMA_EEIH_EEI53_WIDTH                     1u
#define DMA_EEIH_EEI53(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI53_SHIFT))&DMA_EEIH_EEI53_MASK)
#define DMA_EEIH_EEI54_MASK                      0x400000u
#define DMA_EEIH_EEI54_SHIFT                     22u
#define DMA_EEIH_EEI54_WIDTH                     1u
#define DMA_EEIH_EEI54(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI54_SHIFT))&DMA_EEIH_EEI54_MASK)
#define DMA_EEIH_EEI55_MASK                      0x800000u
#define DMA_EEIH_EEI55_SHIFT                     23u
#define DMA_EEIH_EEI55_WIDTH                     1u
#define DMA_EEIH_EEI55(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI55_SHIFT))&DMA_EEIH_EEI55_MASK)
#define DMA_EEIH_EEI56_MASK                      0x1000000u
#define DMA_EEIH_EEI56_SHIFT                     24u
#define DMA_EEIH_EEI56_WIDTH                     1u
#define DMA_EEIH_EEI56(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI56_SHIFT))&DMA_EEIH_EEI56_MASK)
#define DMA_EEIH_EEI57_MASK                      0x2000000u
#define DMA_EEIH_EEI57_SHIFT                     25u
#define DMA_EEIH_EEI57_WIDTH                     1u
#define DMA_EEIH_EEI57(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI57_SHIFT))&DMA_EEIH_EEI57_MASK)
#define DMA_EEIH_EEI58_MASK                      0x4000000u
#define DMA_EEIH_EEI58_SHIFT                     26u
#define DMA_EEIH_EEI58_WIDTH                     1u
#define DMA_EEIH_EEI58(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI58_SHIFT))&DMA_EEIH_EEI58_MASK)
#define DMA_EEIH_EEI59_MASK                      0x8000000u
#define DMA_EEIH_EEI59_SHIFT                     27u
#define DMA_EEIH_EEI59_WIDTH                     1u
#define DMA_EEIH_EEI59(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI59_SHIFT))&DMA_EEIH_EEI59_MASK)
#define DMA_EEIH_EEI60_MASK                      0x10000000u
#define DMA_EEIH_EEI60_SHIFT                     28u
#define DMA_EEIH_EEI60_WIDTH                     1u
#define DMA_EEIH_EEI60(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI60_SHIFT))&DMA_EEIH_EEI60_MASK)
#define DMA_EEIH_EEI61_MASK                      0x20000000u
#define DMA_EEIH_EEI61_SHIFT                     29u
#define DMA_EEIH_EEI61_WIDTH                     1u
#define DMA_EEIH_EEI61(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI61_SHIFT))&DMA_EEIH_EEI61_MASK)
#define DMA_EEIH_EEI62_MASK                      0x40000000u
#define DMA_EEIH_EEI62_SHIFT                     30u
#define DMA_EEIH_EEI62_WIDTH                     1u
#define DMA_EEIH_EEI62(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI62_SHIFT))&DMA_EEIH_EEI62_MASK)
#define DMA_EEIH_EEI63_MASK                      0x80000000u
#define DMA_EEIH_EEI63_SHIFT                     31u
#define DMA_EEIH_EEI63_WIDTH                     1u
#define DMA_EEIH_EEI63(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIH_EEI63_SHIFT))&DMA_EEIH_EEI63_MASK)
/* EEIL Bit Fields */
#define DMA_EEIL_EEI0_MASK                       0x1u
#define DMA_EEIL_EEI0_SHIFT                      0u
#define DMA_EEIL_EEI0_WIDTH                      1u
#define DMA_EEIL_EEI0(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI0_SHIFT))&DMA_EEIL_EEI0_MASK)
#define DMA_EEIL_EEI1_MASK                       0x2u
#define DMA_EEIL_EEI1_SHIFT                      1u
#define DMA_EEIL_EEI1_WIDTH                      1u
#define DMA_EEIL_EEI1(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI1_SHIFT))&DMA_EEIL_EEI1_MASK)
#define DMA_EEIL_EEI2_MASK                       0x4u
#define DMA_EEIL_EEI2_SHIFT                      2u
#define DMA_EEIL_EEI2_WIDTH                      1u
#define DMA_EEIL_EEI2(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI2_SHIFT))&DMA_EEIL_EEI2_MASK)
#define DMA_EEIL_EEI3_MASK                       0x8u
#define DMA_EEIL_EEI3_SHIFT                      3u
#define DMA_EEIL_EEI3_WIDTH                      1u
#define DMA_EEIL_EEI3(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI3_SHIFT))&DMA_EEIL_EEI3_MASK)
#define DMA_EEIL_EEI4_MASK                       0x10u
#define DMA_EEIL_EEI4_SHIFT                      4u
#define DMA_EEIL_EEI4_WIDTH                      1u
#define DMA_EEIL_EEI4(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI4_SHIFT))&DMA_EEIL_EEI4_MASK)
#define DMA_EEIL_EEI5_MASK                       0x20u
#define DMA_EEIL_EEI5_SHIFT                      5u
#define DMA_EEIL_EEI5_WIDTH                      1u
#define DMA_EEIL_EEI5(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI5_SHIFT))&DMA_EEIL_EEI5_MASK)
#define DMA_EEIL_EEI6_MASK                       0x40u
#define DMA_EEIL_EEI6_SHIFT                      6u
#define DMA_EEIL_EEI6_WIDTH                      1u
#define DMA_EEIL_EEI6(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI6_SHIFT))&DMA_EEIL_EEI6_MASK)
#define DMA_EEIL_EEI7_MASK                       0x80u
#define DMA_EEIL_EEI7_SHIFT                      7u
#define DMA_EEIL_EEI7_WIDTH                      1u
#define DMA_EEIL_EEI7(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI7_SHIFT))&DMA_EEIL_EEI7_MASK)
#define DMA_EEIL_EEI8_MASK                       0x100u
#define DMA_EEIL_EEI8_SHIFT                      8u
#define DMA_EEIL_EEI8_WIDTH                      1u
#define DMA_EEIL_EEI8(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI8_SHIFT))&DMA_EEIL_EEI8_MASK)
#define DMA_EEIL_EEI9_MASK                       0x200u
#define DMA_EEIL_EEI9_SHIFT                      9u
#define DMA_EEIL_EEI9_WIDTH                      1u
#define DMA_EEIL_EEI9(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI9_SHIFT))&DMA_EEIL_EEI9_MASK)
#define DMA_EEIL_EEI10_MASK                      0x400u
#define DMA_EEIL_EEI10_SHIFT                     10u
#define DMA_EEIL_EEI10_WIDTH                     1u
#define DMA_EEIL_EEI10(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI10_SHIFT))&DMA_EEIL_EEI10_MASK)
#define DMA_EEIL_EEI11_MASK                      0x800u
#define DMA_EEIL_EEI11_SHIFT                     11u
#define DMA_EEIL_EEI11_WIDTH                     1u
#define DMA_EEIL_EEI11(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI11_SHIFT))&DMA_EEIL_EEI11_MASK)
#define DMA_EEIL_EEI12_MASK                      0x1000u
#define DMA_EEIL_EEI12_SHIFT                     12u
#define DMA_EEIL_EEI12_WIDTH                     1u
#define DMA_EEIL_EEI12(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI12_SHIFT))&DMA_EEIL_EEI12_MASK)
#define DMA_EEIL_EEI13_MASK                      0x2000u
#define DMA_EEIL_EEI13_SHIFT                     13u
#define DMA_EEIL_EEI13_WIDTH                     1u
#define DMA_EEIL_EEI13(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI13_SHIFT))&DMA_EEIL_EEI13_MASK)
#define DMA_EEIL_EEI14_MASK                      0x4000u
#define DMA_EEIL_EEI14_SHIFT                     14u
#define DMA_EEIL_EEI14_WIDTH                     1u
#define DMA_EEIL_EEI14(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI14_SHIFT))&DMA_EEIL_EEI14_MASK)
#define DMA_EEIL_EEI15_MASK                      0x8000u
#define DMA_EEIL_EEI15_SHIFT                     15u
#define DMA_EEIL_EEI15_WIDTH                     1u
#define DMA_EEIL_EEI15(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI15_SHIFT))&DMA_EEIL_EEI15_MASK)
#define DMA_EEIL_EEI16_MASK                      0x10000u
#define DMA_EEIL_EEI16_SHIFT                     16u
#define DMA_EEIL_EEI16_WIDTH                     1u
#define DMA_EEIL_EEI16(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI16_SHIFT))&DMA_EEIL_EEI16_MASK)
#define DMA_EEIL_EEI17_MASK                      0x20000u
#define DMA_EEIL_EEI17_SHIFT                     17u
#define DMA_EEIL_EEI17_WIDTH                     1u
#define DMA_EEIL_EEI17(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI17_SHIFT))&DMA_EEIL_EEI17_MASK)
#define DMA_EEIL_EEI18_MASK                      0x40000u
#define DMA_EEIL_EEI18_SHIFT                     18u
#define DMA_EEIL_EEI18_WIDTH                     1u
#define DMA_EEIL_EEI18(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI18_SHIFT))&DMA_EEIL_EEI18_MASK)
#define DMA_EEIL_EEI19_MASK                      0x80000u
#define DMA_EEIL_EEI19_SHIFT                     19u
#define DMA_EEIL_EEI19_WIDTH                     1u
#define DMA_EEIL_EEI19(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI19_SHIFT))&DMA_EEIL_EEI19_MASK)
#define DMA_EEIL_EEI20_MASK                      0x100000u
#define DMA_EEIL_EEI20_SHIFT                     20u
#define DMA_EEIL_EEI20_WIDTH                     1u
#define DMA_EEIL_EEI20(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI20_SHIFT))&DMA_EEIL_EEI20_MASK)
#define DMA_EEIL_EEI21_MASK                      0x200000u
#define DMA_EEIL_EEI21_SHIFT                     21u
#define DMA_EEIL_EEI21_WIDTH                     1u
#define DMA_EEIL_EEI21(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI21_SHIFT))&DMA_EEIL_EEI21_MASK)
#define DMA_EEIL_EEI22_MASK                      0x400000u
#define DMA_EEIL_EEI22_SHIFT                     22u
#define DMA_EEIL_EEI22_WIDTH                     1u
#define DMA_EEIL_EEI22(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI22_SHIFT))&DMA_EEIL_EEI22_MASK)
#define DMA_EEIL_EEI23_MASK                      0x800000u
#define DMA_EEIL_EEI23_SHIFT                     23u
#define DMA_EEIL_EEI23_WIDTH                     1u
#define DMA_EEIL_EEI23(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI23_SHIFT))&DMA_EEIL_EEI23_MASK)
#define DMA_EEIL_EEI24_MASK                      0x1000000u
#define DMA_EEIL_EEI24_SHIFT                     24u
#define DMA_EEIL_EEI24_WIDTH                     1u
#define DMA_EEIL_EEI24(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI24_SHIFT))&DMA_EEIL_EEI24_MASK)
#define DMA_EEIL_EEI25_MASK                      0x2000000u
#define DMA_EEIL_EEI25_SHIFT                     25u
#define DMA_EEIL_EEI25_WIDTH                     1u
#define DMA_EEIL_EEI25(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI25_SHIFT))&DMA_EEIL_EEI25_MASK)
#define DMA_EEIL_EEI26_MASK                      0x4000000u
#define DMA_EEIL_EEI26_SHIFT                     26u
#define DMA_EEIL_EEI26_WIDTH                     1u
#define DMA_EEIL_EEI26(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI26_SHIFT))&DMA_EEIL_EEI26_MASK)
#define DMA_EEIL_EEI27_MASK                      0x8000000u
#define DMA_EEIL_EEI27_SHIFT                     27u
#define DMA_EEIL_EEI27_WIDTH                     1u
#define DMA_EEIL_EEI27(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI27_SHIFT))&DMA_EEIL_EEI27_MASK)
#define DMA_EEIL_EEI28_MASK                      0x10000000u
#define DMA_EEIL_EEI28_SHIFT                     28u
#define DMA_EEIL_EEI28_WIDTH                     1u
#define DMA_EEIL_EEI28(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI28_SHIFT))&DMA_EEIL_EEI28_MASK)
#define DMA_EEIL_EEI29_MASK                      0x20000000u
#define DMA_EEIL_EEI29_SHIFT                     29u
#define DMA_EEIL_EEI29_WIDTH                     1u
#define DMA_EEIL_EEI29(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI29_SHIFT))&DMA_EEIL_EEI29_MASK)
#define DMA_EEIL_EEI30_MASK                      0x40000000u
#define DMA_EEIL_EEI30_SHIFT                     30u
#define DMA_EEIL_EEI30_WIDTH                     1u
#define DMA_EEIL_EEI30(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI30_SHIFT))&DMA_EEIL_EEI30_MASK)
#define DMA_EEIL_EEI31_MASK                      0x80000000u
#define DMA_EEIL_EEI31_SHIFT                     31u
#define DMA_EEIL_EEI31_WIDTH                     1u
#define DMA_EEIL_EEI31(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_EEIL_EEI31_SHIFT))&DMA_EEIL_EEI31_MASK)
/* SERQ Bit Fields */
#define DMA_SERQ_SERQ_MASK                       0x3Fu
#define DMA_SERQ_SERQ_SHIFT                      0u
#define DMA_SERQ_SERQ_WIDTH                      6u
#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SERQ_SHIFT))&DMA_SERQ_SERQ_MASK)
#define DMA_SERQ_SAER_MASK                       0x40u
#define DMA_SERQ_SAER_SHIFT                      6u
#define DMA_SERQ_SAER_WIDTH                      1u
#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_SAER_SHIFT))&DMA_SERQ_SAER_MASK)
#define DMA_SERQ_NOP_MASK                        0x80u
#define DMA_SERQ_NOP_SHIFT                       7u
#define DMA_SERQ_NOP_WIDTH                       1u
#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SERQ_NOP_SHIFT))&DMA_SERQ_NOP_MASK)
/* CERQ Bit Fields */
#define DMA_CERQ_CERQ_MASK                       0x3Fu
#define DMA_CERQ_CERQ_SHIFT                      0u
#define DMA_CERQ_CERQ_WIDTH                      6u
#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CERQ_SHIFT))&DMA_CERQ_CERQ_MASK)
#define DMA_CERQ_CAER_MASK                       0x40u
#define DMA_CERQ_CAER_SHIFT                      6u
#define DMA_CERQ_CAER_WIDTH                      1u
#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_CAER_SHIFT))&DMA_CERQ_CAER_MASK)
#define DMA_CERQ_NOP_MASK                        0x80u
#define DMA_CERQ_NOP_SHIFT                       7u
#define DMA_CERQ_NOP_WIDTH                       1u
#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CERQ_NOP_SHIFT))&DMA_CERQ_NOP_MASK)
/* SEEI Bit Fields */
#define DMA_SEEI_SEEI_MASK                       0x3Fu
#define DMA_SEEI_SEEI_SHIFT                      0u
#define DMA_SEEI_SEEI_WIDTH                      6u
#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SEEI_SHIFT))&DMA_SEEI_SEEI_MASK)
#define DMA_SEEI_SAEE_MASK                       0x40u
#define DMA_SEEI_SAEE_SHIFT                      6u
#define DMA_SEEI_SAEE_WIDTH                      1u
#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_SAEE_SHIFT))&DMA_SEEI_SAEE_MASK)
#define DMA_SEEI_NOP_MASK                        0x80u
#define DMA_SEEI_NOP_SHIFT                       7u
#define DMA_SEEI_NOP_WIDTH                       1u
#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SEEI_NOP_SHIFT))&DMA_SEEI_NOP_MASK)
/* CEEI Bit Fields */
#define DMA_CEEI_CEEI_MASK                       0x3Fu
#define DMA_CEEI_CEEI_SHIFT                      0u
#define DMA_CEEI_CEEI_WIDTH                      6u
#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CEEI_SHIFT))&DMA_CEEI_CEEI_MASK)
#define DMA_CEEI_CAEE_MASK                       0x40u
#define DMA_CEEI_CAEE_SHIFT                      6u
#define DMA_CEEI_CAEE_WIDTH                      1u
#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_CAEE_SHIFT))&DMA_CEEI_CAEE_MASK)
#define DMA_CEEI_NOP_MASK                        0x80u
#define DMA_CEEI_NOP_SHIFT                       7u
#define DMA_CEEI_NOP_WIDTH                       1u
#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CEEI_NOP_SHIFT))&DMA_CEEI_NOP_MASK)
/* CINT Bit Fields */
#define DMA_CINT_CINT_MASK                       0x3Fu
#define DMA_CINT_CINT_SHIFT                      0u
#define DMA_CINT_CINT_WIDTH                      6u
#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CINT_SHIFT))&DMA_CINT_CINT_MASK)
#define DMA_CINT_CAIR_MASK                       0x40u
#define DMA_CINT_CAIR_SHIFT                      6u
#define DMA_CINT_CAIR_WIDTH                      1u
#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CINT_CAIR_SHIFT))&DMA_CINT_CAIR_MASK)
#define DMA_CINT_NOP_MASK                        0x80u
#define DMA_CINT_NOP_SHIFT                       7u
#define DMA_CINT_NOP_WIDTH                       1u
#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CINT_NOP_SHIFT))&DMA_CINT_NOP_MASK)
/* CERR Bit Fields */
#define DMA_CERR_CERR_MASK                       0x3Fu
#define DMA_CERR_CERR_SHIFT                      0u
#define DMA_CERR_CERR_WIDTH                      6u
#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CERR_SHIFT))&DMA_CERR_CERR_MASK)
#define DMA_CERR_CAEI_MASK                       0x40u
#define DMA_CERR_CAEI_SHIFT                      6u
#define DMA_CERR_CAEI_WIDTH                      1u
#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CERR_CAEI_SHIFT))&DMA_CERR_CAEI_MASK)
#define DMA_CERR_NOP_MASK                        0x80u
#define DMA_CERR_NOP_SHIFT                       7u
#define DMA_CERR_NOP_WIDTH                       1u
#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CERR_NOP_SHIFT))&DMA_CERR_NOP_MASK)
/* SSRT Bit Fields */
#define DMA_SSRT_SSRT_MASK                       0x3Fu
#define DMA_SSRT_SSRT_SHIFT                      0u
#define DMA_SSRT_SSRT_WIDTH                      6u
#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SSRT_SHIFT))&DMA_SSRT_SSRT_MASK)
#define DMA_SSRT_SAST_MASK                       0x40u
#define DMA_SSRT_SAST_SHIFT                      6u
#define DMA_SSRT_SAST_WIDTH                      1u
#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_SAST_SHIFT))&DMA_SSRT_SAST_MASK)
#define DMA_SSRT_NOP_MASK                        0x80u
#define DMA_SSRT_NOP_SHIFT                       7u
#define DMA_SSRT_NOP_WIDTH                       1u
#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_SSRT_NOP_SHIFT))&DMA_SSRT_NOP_MASK)
/* CDNE Bit Fields */
#define DMA_CDNE_CDNE_MASK                       0x3Fu
#define DMA_CDNE_CDNE_SHIFT                      0u
#define DMA_CDNE_CDNE_WIDTH                      6u
#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CDNE_SHIFT))&DMA_CDNE_CDNE_MASK)
#define DMA_CDNE_CADN_MASK                       0x40u
#define DMA_CDNE_CADN_SHIFT                      6u
#define DMA_CDNE_CADN_WIDTH                      1u
#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_CADN_SHIFT))&DMA_CDNE_CADN_MASK)
#define DMA_CDNE_NOP_MASK                        0x80u
#define DMA_CDNE_NOP_SHIFT                       7u
#define DMA_CDNE_NOP_WIDTH                       1u
#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))<<DMA_CDNE_NOP_SHIFT))&DMA_CDNE_NOP_MASK)
/* INTH Bit Fields */
#define DMA_INTH_INT32_MASK                      0x1u
#define DMA_INTH_INT32_SHIFT                     0u
#define DMA_INTH_INT32_WIDTH                     1u
#define DMA_INTH_INT32(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT32_SHIFT))&DMA_INTH_INT32_MASK)
#define DMA_INTH_INT33_MASK                      0x2u
#define DMA_INTH_INT33_SHIFT                     1u
#define DMA_INTH_INT33_WIDTH                     1u
#define DMA_INTH_INT33(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT33_SHIFT))&DMA_INTH_INT33_MASK)
#define DMA_INTH_INT34_MASK                      0x4u
#define DMA_INTH_INT34_SHIFT                     2u
#define DMA_INTH_INT34_WIDTH                     1u
#define DMA_INTH_INT34(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT34_SHIFT))&DMA_INTH_INT34_MASK)
#define DMA_INTH_INT35_MASK                      0x8u
#define DMA_INTH_INT35_SHIFT                     3u
#define DMA_INTH_INT35_WIDTH                     1u
#define DMA_INTH_INT35(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT35_SHIFT))&DMA_INTH_INT35_MASK)
#define DMA_INTH_INT36_MASK                      0x10u
#define DMA_INTH_INT36_SHIFT                     4u
#define DMA_INTH_INT36_WIDTH                     1u
#define DMA_INTH_INT36(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT36_SHIFT))&DMA_INTH_INT36_MASK)
#define DMA_INTH_INT37_MASK                      0x20u
#define DMA_INTH_INT37_SHIFT                     5u
#define DMA_INTH_INT37_WIDTH                     1u
#define DMA_INTH_INT37(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT37_SHIFT))&DMA_INTH_INT37_MASK)
#define DMA_INTH_INT38_MASK                      0x40u
#define DMA_INTH_INT38_SHIFT                     6u
#define DMA_INTH_INT38_WIDTH                     1u
#define DMA_INTH_INT38(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT38_SHIFT))&DMA_INTH_INT38_MASK)
#define DMA_INTH_INT39_MASK                      0x80u
#define DMA_INTH_INT39_SHIFT                     7u
#define DMA_INTH_INT39_WIDTH                     1u
#define DMA_INTH_INT39(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT39_SHIFT))&DMA_INTH_INT39_MASK)
#define DMA_INTH_INT40_MASK                      0x100u
#define DMA_INTH_INT40_SHIFT                     8u
#define DMA_INTH_INT40_WIDTH                     1u
#define DMA_INTH_INT40(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT40_SHIFT))&DMA_INTH_INT40_MASK)
#define DMA_INTH_INT41_MASK                      0x200u
#define DMA_INTH_INT41_SHIFT                     9u
#define DMA_INTH_INT41_WIDTH                     1u
#define DMA_INTH_INT41(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT41_SHIFT))&DMA_INTH_INT41_MASK)
#define DMA_INTH_INT42_MASK                      0x400u
#define DMA_INTH_INT42_SHIFT                     10u
#define DMA_INTH_INT42_WIDTH                     1u
#define DMA_INTH_INT42(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT42_SHIFT))&DMA_INTH_INT42_MASK)
#define DMA_INTH_INT43_MASK                      0x800u
#define DMA_INTH_INT43_SHIFT                     11u
#define DMA_INTH_INT43_WIDTH                     1u
#define DMA_INTH_INT43(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT43_SHIFT))&DMA_INTH_INT43_MASK)
#define DMA_INTH_INT44_MASK                      0x1000u
#define DMA_INTH_INT44_SHIFT                     12u
#define DMA_INTH_INT44_WIDTH                     1u
#define DMA_INTH_INT44(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT44_SHIFT))&DMA_INTH_INT44_MASK)
#define DMA_INTH_INT45_MASK                      0x2000u
#define DMA_INTH_INT45_SHIFT                     13u
#define DMA_INTH_INT45_WIDTH                     1u
#define DMA_INTH_INT45(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT45_SHIFT))&DMA_INTH_INT45_MASK)
#define DMA_INTH_INT46_MASK                      0x4000u
#define DMA_INTH_INT46_SHIFT                     14u
#define DMA_INTH_INT46_WIDTH                     1u
#define DMA_INTH_INT46(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT46_SHIFT))&DMA_INTH_INT46_MASK)
#define DMA_INTH_INT47_MASK                      0x8000u
#define DMA_INTH_INT47_SHIFT                     15u
#define DMA_INTH_INT47_WIDTH                     1u
#define DMA_INTH_INT47(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT47_SHIFT))&DMA_INTH_INT47_MASK)
#define DMA_INTH_INT48_MASK                      0x10000u
#define DMA_INTH_INT48_SHIFT                     16u
#define DMA_INTH_INT48_WIDTH                     1u
#define DMA_INTH_INT48(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT48_SHIFT))&DMA_INTH_INT48_MASK)
#define DMA_INTH_INT49_MASK                      0x20000u
#define DMA_INTH_INT49_SHIFT                     17u
#define DMA_INTH_INT49_WIDTH                     1u
#define DMA_INTH_INT49(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT49_SHIFT))&DMA_INTH_INT49_MASK)
#define DMA_INTH_INT50_MASK                      0x40000u
#define DMA_INTH_INT50_SHIFT                     18u
#define DMA_INTH_INT50_WIDTH                     1u
#define DMA_INTH_INT50(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT50_SHIFT))&DMA_INTH_INT50_MASK)
#define DMA_INTH_INT51_MASK                      0x80000u
#define DMA_INTH_INT51_SHIFT                     19u
#define DMA_INTH_INT51_WIDTH                     1u
#define DMA_INTH_INT51(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT51_SHIFT))&DMA_INTH_INT51_MASK)
#define DMA_INTH_INT52_MASK                      0x100000u
#define DMA_INTH_INT52_SHIFT                     20u
#define DMA_INTH_INT52_WIDTH                     1u
#define DMA_INTH_INT52(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT52_SHIFT))&DMA_INTH_INT52_MASK)
#define DMA_INTH_INT53_MASK                      0x200000u
#define DMA_INTH_INT53_SHIFT                     21u
#define DMA_INTH_INT53_WIDTH                     1u
#define DMA_INTH_INT53(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT53_SHIFT))&DMA_INTH_INT53_MASK)
#define DMA_INTH_INT54_MASK                      0x400000u
#define DMA_INTH_INT54_SHIFT                     22u
#define DMA_INTH_INT54_WIDTH                     1u
#define DMA_INTH_INT54(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT54_SHIFT))&DMA_INTH_INT54_MASK)
#define DMA_INTH_INT55_MASK                      0x800000u
#define DMA_INTH_INT55_SHIFT                     23u
#define DMA_INTH_INT55_WIDTH                     1u
#define DMA_INTH_INT55(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT55_SHIFT))&DMA_INTH_INT55_MASK)
#define DMA_INTH_INT56_MASK                      0x1000000u
#define DMA_INTH_INT56_SHIFT                     24u
#define DMA_INTH_INT56_WIDTH                     1u
#define DMA_INTH_INT56(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT56_SHIFT))&DMA_INTH_INT56_MASK)
#define DMA_INTH_INT57_MASK                      0x2000000u
#define DMA_INTH_INT57_SHIFT                     25u
#define DMA_INTH_INT57_WIDTH                     1u
#define DMA_INTH_INT57(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT57_SHIFT))&DMA_INTH_INT57_MASK)
#define DMA_INTH_INT58_MASK                      0x4000000u
#define DMA_INTH_INT58_SHIFT                     26u
#define DMA_INTH_INT58_WIDTH                     1u
#define DMA_INTH_INT58(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT58_SHIFT))&DMA_INTH_INT58_MASK)
#define DMA_INTH_INT59_MASK                      0x8000000u
#define DMA_INTH_INT59_SHIFT                     27u
#define DMA_INTH_INT59_WIDTH                     1u
#define DMA_INTH_INT59(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT59_SHIFT))&DMA_INTH_INT59_MASK)
#define DMA_INTH_INT60_MASK                      0x10000000u
#define DMA_INTH_INT60_SHIFT                     28u
#define DMA_INTH_INT60_WIDTH                     1u
#define DMA_INTH_INT60(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT60_SHIFT))&DMA_INTH_INT60_MASK)
#define DMA_INTH_INT61_MASK                      0x20000000u
#define DMA_INTH_INT61_SHIFT                     29u
#define DMA_INTH_INT61_WIDTH                     1u
#define DMA_INTH_INT61(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT61_SHIFT))&DMA_INTH_INT61_MASK)
#define DMA_INTH_INT62_MASK                      0x40000000u
#define DMA_INTH_INT62_SHIFT                     30u
#define DMA_INTH_INT62_WIDTH                     1u
#define DMA_INTH_INT62(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT62_SHIFT))&DMA_INTH_INT62_MASK)
#define DMA_INTH_INT63_MASK                      0x80000000u
#define DMA_INTH_INT63_SHIFT                     31u
#define DMA_INTH_INT63_WIDTH                     1u
#define DMA_INTH_INT63(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTH_INT63_SHIFT))&DMA_INTH_INT63_MASK)
/* INTL Bit Fields */
#define DMA_INTL_INT0_MASK                       0x1u
#define DMA_INTL_INT0_SHIFT                      0u
#define DMA_INTL_INT0_WIDTH                      1u
#define DMA_INTL_INT0(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT0_SHIFT))&DMA_INTL_INT0_MASK)
#define DMA_INTL_INT1_MASK                       0x2u
#define DMA_INTL_INT1_SHIFT                      1u
#define DMA_INTL_INT1_WIDTH                      1u
#define DMA_INTL_INT1(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT1_SHIFT))&DMA_INTL_INT1_MASK)
#define DMA_INTL_INT2_MASK                       0x4u
#define DMA_INTL_INT2_SHIFT                      2u
#define DMA_INTL_INT2_WIDTH                      1u
#define DMA_INTL_INT2(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT2_SHIFT))&DMA_INTL_INT2_MASK)
#define DMA_INTL_INT3_MASK                       0x8u
#define DMA_INTL_INT3_SHIFT                      3u
#define DMA_INTL_INT3_WIDTH                      1u
#define DMA_INTL_INT3(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT3_SHIFT))&DMA_INTL_INT3_MASK)
#define DMA_INTL_INT4_MASK                       0x10u
#define DMA_INTL_INT4_SHIFT                      4u
#define DMA_INTL_INT4_WIDTH                      1u
#define DMA_INTL_INT4(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT4_SHIFT))&DMA_INTL_INT4_MASK)
#define DMA_INTL_INT5_MASK                       0x20u
#define DMA_INTL_INT5_SHIFT                      5u
#define DMA_INTL_INT5_WIDTH                      1u
#define DMA_INTL_INT5(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT5_SHIFT))&DMA_INTL_INT5_MASK)
#define DMA_INTL_INT6_MASK                       0x40u
#define DMA_INTL_INT6_SHIFT                      6u
#define DMA_INTL_INT6_WIDTH                      1u
#define DMA_INTL_INT6(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT6_SHIFT))&DMA_INTL_INT6_MASK)
#define DMA_INTL_INT7_MASK                       0x80u
#define DMA_INTL_INT7_SHIFT                      7u
#define DMA_INTL_INT7_WIDTH                      1u
#define DMA_INTL_INT7(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT7_SHIFT))&DMA_INTL_INT7_MASK)
#define DMA_INTL_INT8_MASK                       0x100u
#define DMA_INTL_INT8_SHIFT                      8u
#define DMA_INTL_INT8_WIDTH                      1u
#define DMA_INTL_INT8(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT8_SHIFT))&DMA_INTL_INT8_MASK)
#define DMA_INTL_INT9_MASK                       0x200u
#define DMA_INTL_INT9_SHIFT                      9u
#define DMA_INTL_INT9_WIDTH                      1u
#define DMA_INTL_INT9(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT9_SHIFT))&DMA_INTL_INT9_MASK)
#define DMA_INTL_INT10_MASK                      0x400u
#define DMA_INTL_INT10_SHIFT                     10u
#define DMA_INTL_INT10_WIDTH                     1u
#define DMA_INTL_INT10(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT10_SHIFT))&DMA_INTL_INT10_MASK)
#define DMA_INTL_INT11_MASK                      0x800u
#define DMA_INTL_INT11_SHIFT                     11u
#define DMA_INTL_INT11_WIDTH                     1u
#define DMA_INTL_INT11(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT11_SHIFT))&DMA_INTL_INT11_MASK)
#define DMA_INTL_INT12_MASK                      0x1000u
#define DMA_INTL_INT12_SHIFT                     12u
#define DMA_INTL_INT12_WIDTH                     1u
#define DMA_INTL_INT12(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT12_SHIFT))&DMA_INTL_INT12_MASK)
#define DMA_INTL_INT13_MASK                      0x2000u
#define DMA_INTL_INT13_SHIFT                     13u
#define DMA_INTL_INT13_WIDTH                     1u
#define DMA_INTL_INT13(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT13_SHIFT))&DMA_INTL_INT13_MASK)
#define DMA_INTL_INT14_MASK                      0x4000u
#define DMA_INTL_INT14_SHIFT                     14u
#define DMA_INTL_INT14_WIDTH                     1u
#define DMA_INTL_INT14(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT14_SHIFT))&DMA_INTL_INT14_MASK)
#define DMA_INTL_INT15_MASK                      0x8000u
#define DMA_INTL_INT15_SHIFT                     15u
#define DMA_INTL_INT15_WIDTH                     1u
#define DMA_INTL_INT15(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT15_SHIFT))&DMA_INTL_INT15_MASK)
#define DMA_INTL_INT16_MASK                      0x10000u
#define DMA_INTL_INT16_SHIFT                     16u
#define DMA_INTL_INT16_WIDTH                     1u
#define DMA_INTL_INT16(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT16_SHIFT))&DMA_INTL_INT16_MASK)
#define DMA_INTL_INT17_MASK                      0x20000u
#define DMA_INTL_INT17_SHIFT                     17u
#define DMA_INTL_INT17_WIDTH                     1u
#define DMA_INTL_INT17(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT17_SHIFT))&DMA_INTL_INT17_MASK)
#define DMA_INTL_INT18_MASK                      0x40000u
#define DMA_INTL_INT18_SHIFT                     18u
#define DMA_INTL_INT18_WIDTH                     1u
#define DMA_INTL_INT18(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT18_SHIFT))&DMA_INTL_INT18_MASK)
#define DMA_INTL_INT19_MASK                      0x80000u
#define DMA_INTL_INT19_SHIFT                     19u
#define DMA_INTL_INT19_WIDTH                     1u
#define DMA_INTL_INT19(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT19_SHIFT))&DMA_INTL_INT19_MASK)
#define DMA_INTL_INT20_MASK                      0x100000u
#define DMA_INTL_INT20_SHIFT                     20u
#define DMA_INTL_INT20_WIDTH                     1u
#define DMA_INTL_INT20(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT20_SHIFT))&DMA_INTL_INT20_MASK)
#define DMA_INTL_INT21_MASK                      0x200000u
#define DMA_INTL_INT21_SHIFT                     21u
#define DMA_INTL_INT21_WIDTH                     1u
#define DMA_INTL_INT21(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT21_SHIFT))&DMA_INTL_INT21_MASK)
#define DMA_INTL_INT22_MASK                      0x400000u
#define DMA_INTL_INT22_SHIFT                     22u
#define DMA_INTL_INT22_WIDTH                     1u
#define DMA_INTL_INT22(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT22_SHIFT))&DMA_INTL_INT22_MASK)
#define DMA_INTL_INT23_MASK                      0x800000u
#define DMA_INTL_INT23_SHIFT                     23u
#define DMA_INTL_INT23_WIDTH                     1u
#define DMA_INTL_INT23(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT23_SHIFT))&DMA_INTL_INT23_MASK)
#define DMA_INTL_INT24_MASK                      0x1000000u
#define DMA_INTL_INT24_SHIFT                     24u
#define DMA_INTL_INT24_WIDTH                     1u
#define DMA_INTL_INT24(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT24_SHIFT))&DMA_INTL_INT24_MASK)
#define DMA_INTL_INT25_MASK                      0x2000000u
#define DMA_INTL_INT25_SHIFT                     25u
#define DMA_INTL_INT25_WIDTH                     1u
#define DMA_INTL_INT25(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT25_SHIFT))&DMA_INTL_INT25_MASK)
#define DMA_INTL_INT26_MASK                      0x4000000u
#define DMA_INTL_INT26_SHIFT                     26u
#define DMA_INTL_INT26_WIDTH                     1u
#define DMA_INTL_INT26(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT26_SHIFT))&DMA_INTL_INT26_MASK)
#define DMA_INTL_INT27_MASK                      0x8000000u
#define DMA_INTL_INT27_SHIFT                     27u
#define DMA_INTL_INT27_WIDTH                     1u
#define DMA_INTL_INT27(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT27_SHIFT))&DMA_INTL_INT27_MASK)
#define DMA_INTL_INT28_MASK                      0x10000000u
#define DMA_INTL_INT28_SHIFT                     28u
#define DMA_INTL_INT28_WIDTH                     1u
#define DMA_INTL_INT28(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT28_SHIFT))&DMA_INTL_INT28_MASK)
#define DMA_INTL_INT29_MASK                      0x20000000u
#define DMA_INTL_INT29_SHIFT                     29u
#define DMA_INTL_INT29_WIDTH                     1u
#define DMA_INTL_INT29(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT29_SHIFT))&DMA_INTL_INT29_MASK)
#define DMA_INTL_INT30_MASK                      0x40000000u
#define DMA_INTL_INT30_SHIFT                     30u
#define DMA_INTL_INT30_WIDTH                     1u
#define DMA_INTL_INT30(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT30_SHIFT))&DMA_INTL_INT30_MASK)
#define DMA_INTL_INT31_MASK                      0x80000000u
#define DMA_INTL_INT31_SHIFT                     31u
#define DMA_INTL_INT31_WIDTH                     1u
#define DMA_INTL_INT31(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_INTL_INT31_SHIFT))&DMA_INTL_INT31_MASK)
/* ERRH Bit Fields */
#define DMA_ERRH_ERR32_MASK                      0x1u
#define DMA_ERRH_ERR32_SHIFT                     0u
#define DMA_ERRH_ERR32_WIDTH                     1u
#define DMA_ERRH_ERR32(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR32_SHIFT))&DMA_ERRH_ERR32_MASK)
#define DMA_ERRH_ERR33_MASK                      0x2u
#define DMA_ERRH_ERR33_SHIFT                     1u
#define DMA_ERRH_ERR33_WIDTH                     1u
#define DMA_ERRH_ERR33(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR33_SHIFT))&DMA_ERRH_ERR33_MASK)
#define DMA_ERRH_ERR34_MASK                      0x4u
#define DMA_ERRH_ERR34_SHIFT                     2u
#define DMA_ERRH_ERR34_WIDTH                     1u
#define DMA_ERRH_ERR34(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR34_SHIFT))&DMA_ERRH_ERR34_MASK)
#define DMA_ERRH_ERR35_MASK                      0x8u
#define DMA_ERRH_ERR35_SHIFT                     3u
#define DMA_ERRH_ERR35_WIDTH                     1u
#define DMA_ERRH_ERR35(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR35_SHIFT))&DMA_ERRH_ERR35_MASK)
#define DMA_ERRH_ERR36_MASK                      0x10u
#define DMA_ERRH_ERR36_SHIFT                     4u
#define DMA_ERRH_ERR36_WIDTH                     1u
#define DMA_ERRH_ERR36(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR36_SHIFT))&DMA_ERRH_ERR36_MASK)
#define DMA_ERRH_ERR37_MASK                      0x20u
#define DMA_ERRH_ERR37_SHIFT                     5u
#define DMA_ERRH_ERR37_WIDTH                     1u
#define DMA_ERRH_ERR37(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR37_SHIFT))&DMA_ERRH_ERR37_MASK)
#define DMA_ERRH_ERR38_MASK                      0x40u
#define DMA_ERRH_ERR38_SHIFT                     6u
#define DMA_ERRH_ERR38_WIDTH                     1u
#define DMA_ERRH_ERR38(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR38_SHIFT))&DMA_ERRH_ERR38_MASK)
#define DMA_ERRH_ERR39_MASK                      0x80u
#define DMA_ERRH_ERR39_SHIFT                     7u
#define DMA_ERRH_ERR39_WIDTH                     1u
#define DMA_ERRH_ERR39(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR39_SHIFT))&DMA_ERRH_ERR39_MASK)
#define DMA_ERRH_ERR40_MASK                      0x100u
#define DMA_ERRH_ERR40_SHIFT                     8u
#define DMA_ERRH_ERR40_WIDTH                     1u
#define DMA_ERRH_ERR40(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR40_SHIFT))&DMA_ERRH_ERR40_MASK)
#define DMA_ERRH_ERR41_MASK                      0x200u
#define DMA_ERRH_ERR41_SHIFT                     9u
#define DMA_ERRH_ERR41_WIDTH                     1u
#define DMA_ERRH_ERR41(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR41_SHIFT))&DMA_ERRH_ERR41_MASK)
#define DMA_ERRH_ERR42_MASK                      0x400u
#define DMA_ERRH_ERR42_SHIFT                     10u
#define DMA_ERRH_ERR42_WIDTH                     1u
#define DMA_ERRH_ERR42(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR42_SHIFT))&DMA_ERRH_ERR42_MASK)
#define DMA_ERRH_ERR43_MASK                      0x800u
#define DMA_ERRH_ERR43_SHIFT                     11u
#define DMA_ERRH_ERR43_WIDTH                     1u
#define DMA_ERRH_ERR43(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR43_SHIFT))&DMA_ERRH_ERR43_MASK)
#define DMA_ERRH_ERR44_MASK                      0x1000u
#define DMA_ERRH_ERR44_SHIFT                     12u
#define DMA_ERRH_ERR44_WIDTH                     1u
#define DMA_ERRH_ERR44(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR44_SHIFT))&DMA_ERRH_ERR44_MASK)
#define DMA_ERRH_ERR45_MASK                      0x2000u
#define DMA_ERRH_ERR45_SHIFT                     13u
#define DMA_ERRH_ERR45_WIDTH                     1u
#define DMA_ERRH_ERR45(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR45_SHIFT))&DMA_ERRH_ERR45_MASK)
#define DMA_ERRH_ERR46_MASK                      0x4000u
#define DMA_ERRH_ERR46_SHIFT                     14u
#define DMA_ERRH_ERR46_WIDTH                     1u
#define DMA_ERRH_ERR46(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR46_SHIFT))&DMA_ERRH_ERR46_MASK)
#define DMA_ERRH_ERR47_MASK                      0x8000u
#define DMA_ERRH_ERR47_SHIFT                     15u
#define DMA_ERRH_ERR47_WIDTH                     1u
#define DMA_ERRH_ERR47(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR47_SHIFT))&DMA_ERRH_ERR47_MASK)
#define DMA_ERRH_ERR48_MASK                      0x10000u
#define DMA_ERRH_ERR48_SHIFT                     16u
#define DMA_ERRH_ERR48_WIDTH                     1u
#define DMA_ERRH_ERR48(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR48_SHIFT))&DMA_ERRH_ERR48_MASK)
#define DMA_ERRH_ERR49_MASK                      0x20000u
#define DMA_ERRH_ERR49_SHIFT                     17u
#define DMA_ERRH_ERR49_WIDTH                     1u
#define DMA_ERRH_ERR49(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR49_SHIFT))&DMA_ERRH_ERR49_MASK)
#define DMA_ERRH_ERR50_MASK                      0x40000u
#define DMA_ERRH_ERR50_SHIFT                     18u
#define DMA_ERRH_ERR50_WIDTH                     1u
#define DMA_ERRH_ERR50(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR50_SHIFT))&DMA_ERRH_ERR50_MASK)
#define DMA_ERRH_ERR51_MASK                      0x80000u
#define DMA_ERRH_ERR51_SHIFT                     19u
#define DMA_ERRH_ERR51_WIDTH                     1u
#define DMA_ERRH_ERR51(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR51_SHIFT))&DMA_ERRH_ERR51_MASK)
#define DMA_ERRH_ERR52_MASK                      0x100000u
#define DMA_ERRH_ERR52_SHIFT                     20u
#define DMA_ERRH_ERR52_WIDTH                     1u
#define DMA_ERRH_ERR52(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR52_SHIFT))&DMA_ERRH_ERR52_MASK)
#define DMA_ERRH_ERR53_MASK                      0x200000u
#define DMA_ERRH_ERR53_SHIFT                     21u
#define DMA_ERRH_ERR53_WIDTH                     1u
#define DMA_ERRH_ERR53(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR53_SHIFT))&DMA_ERRH_ERR53_MASK)
#define DMA_ERRH_ERR54_MASK                      0x400000u
#define DMA_ERRH_ERR54_SHIFT                     22u
#define DMA_ERRH_ERR54_WIDTH                     1u
#define DMA_ERRH_ERR54(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR54_SHIFT))&DMA_ERRH_ERR54_MASK)
#define DMA_ERRH_ERR55_MASK                      0x800000u
#define DMA_ERRH_ERR55_SHIFT                     23u
#define DMA_ERRH_ERR55_WIDTH                     1u
#define DMA_ERRH_ERR55(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR55_SHIFT))&DMA_ERRH_ERR55_MASK)
#define DMA_ERRH_ERR56_MASK                      0x1000000u
#define DMA_ERRH_ERR56_SHIFT                     24u
#define DMA_ERRH_ERR56_WIDTH                     1u
#define DMA_ERRH_ERR56(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR56_SHIFT))&DMA_ERRH_ERR56_MASK)
#define DMA_ERRH_ERR57_MASK                      0x2000000u
#define DMA_ERRH_ERR57_SHIFT                     25u
#define DMA_ERRH_ERR57_WIDTH                     1u
#define DMA_ERRH_ERR57(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR57_SHIFT))&DMA_ERRH_ERR57_MASK)
#define DMA_ERRH_ERR58_MASK                      0x4000000u
#define DMA_ERRH_ERR58_SHIFT                     26u
#define DMA_ERRH_ERR58_WIDTH                     1u
#define DMA_ERRH_ERR58(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR58_SHIFT))&DMA_ERRH_ERR58_MASK)
#define DMA_ERRH_ERR59_MASK                      0x8000000u
#define DMA_ERRH_ERR59_SHIFT                     27u
#define DMA_ERRH_ERR59_WIDTH                     1u
#define DMA_ERRH_ERR59(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR59_SHIFT))&DMA_ERRH_ERR59_MASK)
#define DMA_ERRH_ERR60_MASK                      0x10000000u
#define DMA_ERRH_ERR60_SHIFT                     28u
#define DMA_ERRH_ERR60_WIDTH                     1u
#define DMA_ERRH_ERR60(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR60_SHIFT))&DMA_ERRH_ERR60_MASK)
#define DMA_ERRH_ERR61_MASK                      0x20000000u
#define DMA_ERRH_ERR61_SHIFT                     29u
#define DMA_ERRH_ERR61_WIDTH                     1u
#define DMA_ERRH_ERR61(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR61_SHIFT))&DMA_ERRH_ERR61_MASK)
#define DMA_ERRH_ERR62_MASK                      0x40000000u
#define DMA_ERRH_ERR62_SHIFT                     30u
#define DMA_ERRH_ERR62_WIDTH                     1u
#define DMA_ERRH_ERR62(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR62_SHIFT))&DMA_ERRH_ERR62_MASK)
#define DMA_ERRH_ERR63_MASK                      0x80000000u
#define DMA_ERRH_ERR63_SHIFT                     31u
#define DMA_ERRH_ERR63_WIDTH                     1u
#define DMA_ERRH_ERR63(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRH_ERR63_SHIFT))&DMA_ERRH_ERR63_MASK)
/* ERRL Bit Fields */
#define DMA_ERRL_ERR0_MASK                       0x1u
#define DMA_ERRL_ERR0_SHIFT                      0u
#define DMA_ERRL_ERR0_WIDTH                      1u
#define DMA_ERRL_ERR0(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR0_SHIFT))&DMA_ERRL_ERR0_MASK)
#define DMA_ERRL_ERR1_MASK                       0x2u
#define DMA_ERRL_ERR1_SHIFT                      1u
#define DMA_ERRL_ERR1_WIDTH                      1u
#define DMA_ERRL_ERR1(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR1_SHIFT))&DMA_ERRL_ERR1_MASK)
#define DMA_ERRL_ERR2_MASK                       0x4u
#define DMA_ERRL_ERR2_SHIFT                      2u
#define DMA_ERRL_ERR2_WIDTH                      1u
#define DMA_ERRL_ERR2(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR2_SHIFT))&DMA_ERRL_ERR2_MASK)
#define DMA_ERRL_ERR3_MASK                       0x8u
#define DMA_ERRL_ERR3_SHIFT                      3u
#define DMA_ERRL_ERR3_WIDTH                      1u
#define DMA_ERRL_ERR3(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR3_SHIFT))&DMA_ERRL_ERR3_MASK)
#define DMA_ERRL_ERR4_MASK                       0x10u
#define DMA_ERRL_ERR4_SHIFT                      4u
#define DMA_ERRL_ERR4_WIDTH                      1u
#define DMA_ERRL_ERR4(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR4_SHIFT))&DMA_ERRL_ERR4_MASK)
#define DMA_ERRL_ERR5_MASK                       0x20u
#define DMA_ERRL_ERR5_SHIFT                      5u
#define DMA_ERRL_ERR5_WIDTH                      1u
#define DMA_ERRL_ERR5(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR5_SHIFT))&DMA_ERRL_ERR5_MASK)
#define DMA_ERRL_ERR6_MASK                       0x40u
#define DMA_ERRL_ERR6_SHIFT                      6u
#define DMA_ERRL_ERR6_WIDTH                      1u
#define DMA_ERRL_ERR6(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR6_SHIFT))&DMA_ERRL_ERR6_MASK)
#define DMA_ERRL_ERR7_MASK                       0x80u
#define DMA_ERRL_ERR7_SHIFT                      7u
#define DMA_ERRL_ERR7_WIDTH                      1u
#define DMA_ERRL_ERR7(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR7_SHIFT))&DMA_ERRL_ERR7_MASK)
#define DMA_ERRL_ERR8_MASK                       0x100u
#define DMA_ERRL_ERR8_SHIFT                      8u
#define DMA_ERRL_ERR8_WIDTH                      1u
#define DMA_ERRL_ERR8(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR8_SHIFT))&DMA_ERRL_ERR8_MASK)
#define DMA_ERRL_ERR9_MASK                       0x200u
#define DMA_ERRL_ERR9_SHIFT                      9u
#define DMA_ERRL_ERR9_WIDTH                      1u
#define DMA_ERRL_ERR9(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR9_SHIFT))&DMA_ERRL_ERR9_MASK)
#define DMA_ERRL_ERR10_MASK                      0x400u
#define DMA_ERRL_ERR10_SHIFT                     10u
#define DMA_ERRL_ERR10_WIDTH                     1u
#define DMA_ERRL_ERR10(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR10_SHIFT))&DMA_ERRL_ERR10_MASK)
#define DMA_ERRL_ERR11_MASK                      0x800u
#define DMA_ERRL_ERR11_SHIFT                     11u
#define DMA_ERRL_ERR11_WIDTH                     1u
#define DMA_ERRL_ERR11(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR11_SHIFT))&DMA_ERRL_ERR11_MASK)
#define DMA_ERRL_ERR12_MASK                      0x1000u
#define DMA_ERRL_ERR12_SHIFT                     12u
#define DMA_ERRL_ERR12_WIDTH                     1u
#define DMA_ERRL_ERR12(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR12_SHIFT))&DMA_ERRL_ERR12_MASK)
#define DMA_ERRL_ERR13_MASK                      0x2000u
#define DMA_ERRL_ERR13_SHIFT                     13u
#define DMA_ERRL_ERR13_WIDTH                     1u
#define DMA_ERRL_ERR13(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR13_SHIFT))&DMA_ERRL_ERR13_MASK)
#define DMA_ERRL_ERR14_MASK                      0x4000u
#define DMA_ERRL_ERR14_SHIFT                     14u
#define DMA_ERRL_ERR14_WIDTH                     1u
#define DMA_ERRL_ERR14(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR14_SHIFT))&DMA_ERRL_ERR14_MASK)
#define DMA_ERRL_ERR15_MASK                      0x8000u
#define DMA_ERRL_ERR15_SHIFT                     15u
#define DMA_ERRL_ERR15_WIDTH                     1u
#define DMA_ERRL_ERR15(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR15_SHIFT))&DMA_ERRL_ERR15_MASK)
#define DMA_ERRL_ERR16_MASK                      0x10000u
#define DMA_ERRL_ERR16_SHIFT                     16u
#define DMA_ERRL_ERR16_WIDTH                     1u
#define DMA_ERRL_ERR16(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR16_SHIFT))&DMA_ERRL_ERR16_MASK)
#define DMA_ERRL_ERR17_MASK                      0x20000u
#define DMA_ERRL_ERR17_SHIFT                     17u
#define DMA_ERRL_ERR17_WIDTH                     1u
#define DMA_ERRL_ERR17(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR17_SHIFT))&DMA_ERRL_ERR17_MASK)
#define DMA_ERRL_ERR18_MASK                      0x40000u
#define DMA_ERRL_ERR18_SHIFT                     18u
#define DMA_ERRL_ERR18_WIDTH                     1u
#define DMA_ERRL_ERR18(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR18_SHIFT))&DMA_ERRL_ERR18_MASK)
#define DMA_ERRL_ERR19_MASK                      0x80000u
#define DMA_ERRL_ERR19_SHIFT                     19u
#define DMA_ERRL_ERR19_WIDTH                     1u
#define DMA_ERRL_ERR19(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR19_SHIFT))&DMA_ERRL_ERR19_MASK)
#define DMA_ERRL_ERR20_MASK                      0x100000u
#define DMA_ERRL_ERR20_SHIFT                     20u
#define DMA_ERRL_ERR20_WIDTH                     1u
#define DMA_ERRL_ERR20(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR20_SHIFT))&DMA_ERRL_ERR20_MASK)
#define DMA_ERRL_ERR21_MASK                      0x200000u
#define DMA_ERRL_ERR21_SHIFT                     21u
#define DMA_ERRL_ERR21_WIDTH                     1u
#define DMA_ERRL_ERR21(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR21_SHIFT))&DMA_ERRL_ERR21_MASK)
#define DMA_ERRL_ERR22_MASK                      0x400000u
#define DMA_ERRL_ERR22_SHIFT                     22u
#define DMA_ERRL_ERR22_WIDTH                     1u
#define DMA_ERRL_ERR22(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR22_SHIFT))&DMA_ERRL_ERR22_MASK)
#define DMA_ERRL_ERR23_MASK                      0x800000u
#define DMA_ERRL_ERR23_SHIFT                     23u
#define DMA_ERRL_ERR23_WIDTH                     1u
#define DMA_ERRL_ERR23(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR23_SHIFT))&DMA_ERRL_ERR23_MASK)
#define DMA_ERRL_ERR24_MASK                      0x1000000u
#define DMA_ERRL_ERR24_SHIFT                     24u
#define DMA_ERRL_ERR24_WIDTH                     1u
#define DMA_ERRL_ERR24(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR24_SHIFT))&DMA_ERRL_ERR24_MASK)
#define DMA_ERRL_ERR25_MASK                      0x2000000u
#define DMA_ERRL_ERR25_SHIFT                     25u
#define DMA_ERRL_ERR25_WIDTH                     1u
#define DMA_ERRL_ERR25(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR25_SHIFT))&DMA_ERRL_ERR25_MASK)
#define DMA_ERRL_ERR26_MASK                      0x4000000u
#define DMA_ERRL_ERR26_SHIFT                     26u
#define DMA_ERRL_ERR26_WIDTH                     1u
#define DMA_ERRL_ERR26(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR26_SHIFT))&DMA_ERRL_ERR26_MASK)
#define DMA_ERRL_ERR27_MASK                      0x8000000u
#define DMA_ERRL_ERR27_SHIFT                     27u
#define DMA_ERRL_ERR27_WIDTH                     1u
#define DMA_ERRL_ERR27(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR27_SHIFT))&DMA_ERRL_ERR27_MASK)
#define DMA_ERRL_ERR28_MASK                      0x10000000u
#define DMA_ERRL_ERR28_SHIFT                     28u
#define DMA_ERRL_ERR28_WIDTH                     1u
#define DMA_ERRL_ERR28(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR28_SHIFT))&DMA_ERRL_ERR28_MASK)
#define DMA_ERRL_ERR29_MASK                      0x20000000u
#define DMA_ERRL_ERR29_SHIFT                     29u
#define DMA_ERRL_ERR29_WIDTH                     1u
#define DMA_ERRL_ERR29(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR29_SHIFT))&DMA_ERRL_ERR29_MASK)
#define DMA_ERRL_ERR30_MASK                      0x40000000u
#define DMA_ERRL_ERR30_SHIFT                     30u
#define DMA_ERRL_ERR30_WIDTH                     1u
#define DMA_ERRL_ERR30(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR30_SHIFT))&DMA_ERRL_ERR30_MASK)
#define DMA_ERRL_ERR31_MASK                      0x80000000u
#define DMA_ERRL_ERR31_SHIFT                     31u
#define DMA_ERRL_ERR31_WIDTH                     1u
#define DMA_ERRL_ERR31(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_ERRL_ERR31_SHIFT))&DMA_ERRL_ERR31_MASK)
/* HRSH Bit Fields */
#define DMA_HRSH_HRS32_MASK                      0x1u
#define DMA_HRSH_HRS32_SHIFT                     0u
#define DMA_HRSH_HRS32_WIDTH                     1u
#define DMA_HRSH_HRS32(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS32_SHIFT))&DMA_HRSH_HRS32_MASK)
#define DMA_HRSH_HRS33_MASK                      0x2u
#define DMA_HRSH_HRS33_SHIFT                     1u
#define DMA_HRSH_HRS33_WIDTH                     1u
#define DMA_HRSH_HRS33(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS33_SHIFT))&DMA_HRSH_HRS33_MASK)
#define DMA_HRSH_HRS34_MASK                      0x4u
#define DMA_HRSH_HRS34_SHIFT                     2u
#define DMA_HRSH_HRS34_WIDTH                     1u
#define DMA_HRSH_HRS34(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS34_SHIFT))&DMA_HRSH_HRS34_MASK)
#define DMA_HRSH_HRS35_MASK                      0x8u
#define DMA_HRSH_HRS35_SHIFT                     3u
#define DMA_HRSH_HRS35_WIDTH                     1u
#define DMA_HRSH_HRS35(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS35_SHIFT))&DMA_HRSH_HRS35_MASK)
#define DMA_HRSH_HRS36_MASK                      0x10u
#define DMA_HRSH_HRS36_SHIFT                     4u
#define DMA_HRSH_HRS36_WIDTH                     1u
#define DMA_HRSH_HRS36(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS36_SHIFT))&DMA_HRSH_HRS36_MASK)
#define DMA_HRSH_HRS37_MASK                      0x20u
#define DMA_HRSH_HRS37_SHIFT                     5u
#define DMA_HRSH_HRS37_WIDTH                     1u
#define DMA_HRSH_HRS37(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS37_SHIFT))&DMA_HRSH_HRS37_MASK)
#define DMA_HRSH_HRS38_MASK                      0x40u
#define DMA_HRSH_HRS38_SHIFT                     6u
#define DMA_HRSH_HRS38_WIDTH                     1u
#define DMA_HRSH_HRS38(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS38_SHIFT))&DMA_HRSH_HRS38_MASK)
#define DMA_HRSH_HRS39_MASK                      0x80u
#define DMA_HRSH_HRS39_SHIFT                     7u
#define DMA_HRSH_HRS39_WIDTH                     1u
#define DMA_HRSH_HRS39(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS39_SHIFT))&DMA_HRSH_HRS39_MASK)
#define DMA_HRSH_HRS40_MASK                      0x100u
#define DMA_HRSH_HRS40_SHIFT                     8u
#define DMA_HRSH_HRS40_WIDTH                     1u
#define DMA_HRSH_HRS40(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS40_SHIFT))&DMA_HRSH_HRS40_MASK)
#define DMA_HRSH_HRS41_MASK                      0x200u
#define DMA_HRSH_HRS41_SHIFT                     9u
#define DMA_HRSH_HRS41_WIDTH                     1u
#define DMA_HRSH_HRS41(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS41_SHIFT))&DMA_HRSH_HRS41_MASK)
#define DMA_HRSH_HRS42_MASK                      0x400u
#define DMA_HRSH_HRS42_SHIFT                     10u
#define DMA_HRSH_HRS42_WIDTH                     1u
#define DMA_HRSH_HRS42(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS42_SHIFT))&DMA_HRSH_HRS42_MASK)
#define DMA_HRSH_HRS43_MASK                      0x800u
#define DMA_HRSH_HRS43_SHIFT                     11u
#define DMA_HRSH_HRS43_WIDTH                     1u
#define DMA_HRSH_HRS43(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS43_SHIFT))&DMA_HRSH_HRS43_MASK)
#define DMA_HRSH_HRS44_MASK                      0x1000u
#define DMA_HRSH_HRS44_SHIFT                     12u
#define DMA_HRSH_HRS44_WIDTH                     1u
#define DMA_HRSH_HRS44(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS44_SHIFT))&DMA_HRSH_HRS44_MASK)
#define DMA_HRSH_HRS45_MASK                      0x2000u
#define DMA_HRSH_HRS45_SHIFT                     13u
#define DMA_HRSH_HRS45_WIDTH                     1u
#define DMA_HRSH_HRS45(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS45_SHIFT))&DMA_HRSH_HRS45_MASK)
#define DMA_HRSH_HRS46_MASK                      0x4000u
#define DMA_HRSH_HRS46_SHIFT                     14u
#define DMA_HRSH_HRS46_WIDTH                     1u
#define DMA_HRSH_HRS46(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS46_SHIFT))&DMA_HRSH_HRS46_MASK)
#define DMA_HRSH_HRS47_MASK                      0x8000u
#define DMA_HRSH_HRS47_SHIFT                     15u
#define DMA_HRSH_HRS47_WIDTH                     1u
#define DMA_HRSH_HRS47(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS47_SHIFT))&DMA_HRSH_HRS47_MASK)
#define DMA_HRSH_HRS48_MASK                      0x10000u
#define DMA_HRSH_HRS48_SHIFT                     16u
#define DMA_HRSH_HRS48_WIDTH                     1u
#define DMA_HRSH_HRS48(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS48_SHIFT))&DMA_HRSH_HRS48_MASK)
#define DMA_HRSH_HRS49_MASK                      0x20000u
#define DMA_HRSH_HRS49_SHIFT                     17u
#define DMA_HRSH_HRS49_WIDTH                     1u
#define DMA_HRSH_HRS49(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS49_SHIFT))&DMA_HRSH_HRS49_MASK)
#define DMA_HRSH_HRS50_MASK                      0x40000u
#define DMA_HRSH_HRS50_SHIFT                     18u
#define DMA_HRSH_HRS50_WIDTH                     1u
#define DMA_HRSH_HRS50(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS50_SHIFT))&DMA_HRSH_HRS50_MASK)
#define DMA_HRSH_HRS51_MASK                      0x80000u
#define DMA_HRSH_HRS51_SHIFT                     19u
#define DMA_HRSH_HRS51_WIDTH                     1u
#define DMA_HRSH_HRS51(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS51_SHIFT))&DMA_HRSH_HRS51_MASK)
#define DMA_HRSH_HRS52_MASK                      0x100000u
#define DMA_HRSH_HRS52_SHIFT                     20u
#define DMA_HRSH_HRS52_WIDTH                     1u
#define DMA_HRSH_HRS52(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS52_SHIFT))&DMA_HRSH_HRS52_MASK)
#define DMA_HRSH_HRS53_MASK                      0x200000u
#define DMA_HRSH_HRS53_SHIFT                     21u
#define DMA_HRSH_HRS53_WIDTH                     1u
#define DMA_HRSH_HRS53(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS53_SHIFT))&DMA_HRSH_HRS53_MASK)
#define DMA_HRSH_HRS54_MASK                      0x400000u
#define DMA_HRSH_HRS54_SHIFT                     22u
#define DMA_HRSH_HRS54_WIDTH                     1u
#define DMA_HRSH_HRS54(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS54_SHIFT))&DMA_HRSH_HRS54_MASK)
#define DMA_HRSH_HRS55_MASK                      0x800000u
#define DMA_HRSH_HRS55_SHIFT                     23u
#define DMA_HRSH_HRS55_WIDTH                     1u
#define DMA_HRSH_HRS55(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS55_SHIFT))&DMA_HRSH_HRS55_MASK)
#define DMA_HRSH_HRS56_MASK                      0x1000000u
#define DMA_HRSH_HRS56_SHIFT                     24u
#define DMA_HRSH_HRS56_WIDTH                     1u
#define DMA_HRSH_HRS56(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS56_SHIFT))&DMA_HRSH_HRS56_MASK)
#define DMA_HRSH_HRS57_MASK                      0x2000000u
#define DMA_HRSH_HRS57_SHIFT                     25u
#define DMA_HRSH_HRS57_WIDTH                     1u
#define DMA_HRSH_HRS57(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS57_SHIFT))&DMA_HRSH_HRS57_MASK)
#define DMA_HRSH_HRS58_MASK                      0x4000000u
#define DMA_HRSH_HRS58_SHIFT                     26u
#define DMA_HRSH_HRS58_WIDTH                     1u
#define DMA_HRSH_HRS58(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS58_SHIFT))&DMA_HRSH_HRS58_MASK)
#define DMA_HRSH_HRS59_MASK                      0x8000000u
#define DMA_HRSH_HRS59_SHIFT                     27u
#define DMA_HRSH_HRS59_WIDTH                     1u
#define DMA_HRSH_HRS59(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS59_SHIFT))&DMA_HRSH_HRS59_MASK)
#define DMA_HRSH_HRS60_MASK                      0x10000000u
#define DMA_HRSH_HRS60_SHIFT                     28u
#define DMA_HRSH_HRS60_WIDTH                     1u
#define DMA_HRSH_HRS60(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS60_SHIFT))&DMA_HRSH_HRS60_MASK)
#define DMA_HRSH_HRS61_MASK                      0x20000000u
#define DMA_HRSH_HRS61_SHIFT                     29u
#define DMA_HRSH_HRS61_WIDTH                     1u
#define DMA_HRSH_HRS61(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS61_SHIFT))&DMA_HRSH_HRS61_MASK)
#define DMA_HRSH_HRS62_MASK                      0x40000000u
#define DMA_HRSH_HRS62_SHIFT                     30u
#define DMA_HRSH_HRS62_WIDTH                     1u
#define DMA_HRSH_HRS62(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS62_SHIFT))&DMA_HRSH_HRS62_MASK)
#define DMA_HRSH_HRS63_MASK                      0x80000000u
#define DMA_HRSH_HRS63_SHIFT                     31u
#define DMA_HRSH_HRS63_WIDTH                     1u
#define DMA_HRSH_HRS63(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSH_HRS63_SHIFT))&DMA_HRSH_HRS63_MASK)
/* HRSL Bit Fields */
#define DMA_HRSL_HRS0_MASK                       0x1u
#define DMA_HRSL_HRS0_SHIFT                      0u
#define DMA_HRSL_HRS0_WIDTH                      1u
#define DMA_HRSL_HRS0(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS0_SHIFT))&DMA_HRSL_HRS0_MASK)
#define DMA_HRSL_HRS1_MASK                       0x2u
#define DMA_HRSL_HRS1_SHIFT                      1u
#define DMA_HRSL_HRS1_WIDTH                      1u
#define DMA_HRSL_HRS1(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS1_SHIFT))&DMA_HRSL_HRS1_MASK)
#define DMA_HRSL_HRS2_MASK                       0x4u
#define DMA_HRSL_HRS2_SHIFT                      2u
#define DMA_HRSL_HRS2_WIDTH                      1u
#define DMA_HRSL_HRS2(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS2_SHIFT))&DMA_HRSL_HRS2_MASK)
#define DMA_HRSL_HRS3_MASK                       0x8u
#define DMA_HRSL_HRS3_SHIFT                      3u
#define DMA_HRSL_HRS3_WIDTH                      1u
#define DMA_HRSL_HRS3(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS3_SHIFT))&DMA_HRSL_HRS3_MASK)
#define DMA_HRSL_HRS4_MASK                       0x10u
#define DMA_HRSL_HRS4_SHIFT                      4u
#define DMA_HRSL_HRS4_WIDTH                      1u
#define DMA_HRSL_HRS4(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS4_SHIFT))&DMA_HRSL_HRS4_MASK)
#define DMA_HRSL_HRS5_MASK                       0x20u
#define DMA_HRSL_HRS5_SHIFT                      5u
#define DMA_HRSL_HRS5_WIDTH                      1u
#define DMA_HRSL_HRS5(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS5_SHIFT))&DMA_HRSL_HRS5_MASK)
#define DMA_HRSL_HRS6_MASK                       0x40u
#define DMA_HRSL_HRS6_SHIFT                      6u
#define DMA_HRSL_HRS6_WIDTH                      1u
#define DMA_HRSL_HRS6(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS6_SHIFT))&DMA_HRSL_HRS6_MASK)
#define DMA_HRSL_HRS7_MASK                       0x80u
#define DMA_HRSL_HRS7_SHIFT                      7u
#define DMA_HRSL_HRS7_WIDTH                      1u
#define DMA_HRSL_HRS7(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS7_SHIFT))&DMA_HRSL_HRS7_MASK)
#define DMA_HRSL_HRS8_MASK                       0x100u
#define DMA_HRSL_HRS8_SHIFT                      8u
#define DMA_HRSL_HRS8_WIDTH                      1u
#define DMA_HRSL_HRS8(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS8_SHIFT))&DMA_HRSL_HRS8_MASK)
#define DMA_HRSL_HRS9_MASK                       0x200u
#define DMA_HRSL_HRS9_SHIFT                      9u
#define DMA_HRSL_HRS9_WIDTH                      1u
#define DMA_HRSL_HRS9(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS9_SHIFT))&DMA_HRSL_HRS9_MASK)
#define DMA_HRSL_HRS10_MASK                      0x400u
#define DMA_HRSL_HRS10_SHIFT                     10u
#define DMA_HRSL_HRS10_WIDTH                     1u
#define DMA_HRSL_HRS10(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS10_SHIFT))&DMA_HRSL_HRS10_MASK)
#define DMA_HRSL_HRS11_MASK                      0x800u
#define DMA_HRSL_HRS11_SHIFT                     11u
#define DMA_HRSL_HRS11_WIDTH                     1u
#define DMA_HRSL_HRS11(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS11_SHIFT))&DMA_HRSL_HRS11_MASK)
#define DMA_HRSL_HRS12_MASK                      0x1000u
#define DMA_HRSL_HRS12_SHIFT                     12u
#define DMA_HRSL_HRS12_WIDTH                     1u
#define DMA_HRSL_HRS12(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS12_SHIFT))&DMA_HRSL_HRS12_MASK)
#define DMA_HRSL_HRS13_MASK                      0x2000u
#define DMA_HRSL_HRS13_SHIFT                     13u
#define DMA_HRSL_HRS13_WIDTH                     1u
#define DMA_HRSL_HRS13(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS13_SHIFT))&DMA_HRSL_HRS13_MASK)
#define DMA_HRSL_HRS14_MASK                      0x4000u
#define DMA_HRSL_HRS14_SHIFT                     14u
#define DMA_HRSL_HRS14_WIDTH                     1u
#define DMA_HRSL_HRS14(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS14_SHIFT))&DMA_HRSL_HRS14_MASK)
#define DMA_HRSL_HRS15_MASK                      0x8000u
#define DMA_HRSL_HRS15_SHIFT                     15u
#define DMA_HRSL_HRS15_WIDTH                     1u
#define DMA_HRSL_HRS15(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS15_SHIFT))&DMA_HRSL_HRS15_MASK)
#define DMA_HRSL_HRS16_MASK                      0x10000u
#define DMA_HRSL_HRS16_SHIFT                     16u
#define DMA_HRSL_HRS16_WIDTH                     1u
#define DMA_HRSL_HRS16(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS16_SHIFT))&DMA_HRSL_HRS16_MASK)
#define DMA_HRSL_HRS17_MASK                      0x20000u
#define DMA_HRSL_HRS17_SHIFT                     17u
#define DMA_HRSL_HRS17_WIDTH                     1u
#define DMA_HRSL_HRS17(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS17_SHIFT))&DMA_HRSL_HRS17_MASK)
#define DMA_HRSL_HRS18_MASK                      0x40000u
#define DMA_HRSL_HRS18_SHIFT                     18u
#define DMA_HRSL_HRS18_WIDTH                     1u
#define DMA_HRSL_HRS18(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS18_SHIFT))&DMA_HRSL_HRS18_MASK)
#define DMA_HRSL_HRS19_MASK                      0x80000u
#define DMA_HRSL_HRS19_SHIFT                     19u
#define DMA_HRSL_HRS19_WIDTH                     1u
#define DMA_HRSL_HRS19(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS19_SHIFT))&DMA_HRSL_HRS19_MASK)
#define DMA_HRSL_HRS20_MASK                      0x100000u
#define DMA_HRSL_HRS20_SHIFT                     20u
#define DMA_HRSL_HRS20_WIDTH                     1u
#define DMA_HRSL_HRS20(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS20_SHIFT))&DMA_HRSL_HRS20_MASK)
#define DMA_HRSL_HRS21_MASK                      0x200000u
#define DMA_HRSL_HRS21_SHIFT                     21u
#define DMA_HRSL_HRS21_WIDTH                     1u
#define DMA_HRSL_HRS21(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS21_SHIFT))&DMA_HRSL_HRS21_MASK)
#define DMA_HRSL_HRS22_MASK                      0x400000u
#define DMA_HRSL_HRS22_SHIFT                     22u
#define DMA_HRSL_HRS22_WIDTH                     1u
#define DMA_HRSL_HRS22(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS22_SHIFT))&DMA_HRSL_HRS22_MASK)
#define DMA_HRSL_HRS23_MASK                      0x800000u
#define DMA_HRSL_HRS23_SHIFT                     23u
#define DMA_HRSL_HRS23_WIDTH                     1u
#define DMA_HRSL_HRS23(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS23_SHIFT))&DMA_HRSL_HRS23_MASK)
#define DMA_HRSL_HRS24_MASK                      0x1000000u
#define DMA_HRSL_HRS24_SHIFT                     24u
#define DMA_HRSL_HRS24_WIDTH                     1u
#define DMA_HRSL_HRS24(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS24_SHIFT))&DMA_HRSL_HRS24_MASK)
#define DMA_HRSL_HRS25_MASK                      0x2000000u
#define DMA_HRSL_HRS25_SHIFT                     25u
#define DMA_HRSL_HRS25_WIDTH                     1u
#define DMA_HRSL_HRS25(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS25_SHIFT))&DMA_HRSL_HRS25_MASK)
#define DMA_HRSL_HRS26_MASK                      0x4000000u
#define DMA_HRSL_HRS26_SHIFT                     26u
#define DMA_HRSL_HRS26_WIDTH                     1u
#define DMA_HRSL_HRS26(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS26_SHIFT))&DMA_HRSL_HRS26_MASK)
#define DMA_HRSL_HRS27_MASK                      0x8000000u
#define DMA_HRSL_HRS27_SHIFT                     27u
#define DMA_HRSL_HRS27_WIDTH                     1u
#define DMA_HRSL_HRS27(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS27_SHIFT))&DMA_HRSL_HRS27_MASK)
#define DMA_HRSL_HRS28_MASK                      0x10000000u
#define DMA_HRSL_HRS28_SHIFT                     28u
#define DMA_HRSL_HRS28_WIDTH                     1u
#define DMA_HRSL_HRS28(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS28_SHIFT))&DMA_HRSL_HRS28_MASK)
#define DMA_HRSL_HRS29_MASK                      0x20000000u
#define DMA_HRSL_HRS29_SHIFT                     29u
#define DMA_HRSL_HRS29_WIDTH                     1u
#define DMA_HRSL_HRS29(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS29_SHIFT))&DMA_HRSL_HRS29_MASK)
#define DMA_HRSL_HRS30_MASK                      0x40000000u
#define DMA_HRSL_HRS30_SHIFT                     30u
#define DMA_HRSL_HRS30_WIDTH                     1u
#define DMA_HRSL_HRS30(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS30_SHIFT))&DMA_HRSL_HRS30_MASK)
#define DMA_HRSL_HRS31_MASK                      0x80000000u
#define DMA_HRSL_HRS31_SHIFT                     31u
#define DMA_HRSL_HRS31_WIDTH                     1u
#define DMA_HRSL_HRS31(x)                        (((uint32_t)(((uint32_t)(x))<<DMA_HRSL_HRS31_SHIFT))&DMA_HRSL_HRS31_MASK)
/* GPOR Bit Fields */
#define DMA_GPOR_GPOR_MASK                       0xFFFFFFFFu
#define DMA_GPOR_GPOR_SHIFT                      0u
#define DMA_GPOR_GPOR_WIDTH                      32u
#define DMA_GPOR_GPOR(x)                         (((uint32_t)(((uint32_t)(x))<<DMA_GPOR_GPOR_SHIFT))&DMA_GPOR_GPOR_MASK)
/* DCHPRI Bit Fields */
#define DMA_DCHPRI_CHPRI_MASK                    0xFu
#define DMA_DCHPRI_CHPRI_SHIFT                   0u
#define DMA_DCHPRI_CHPRI_WIDTH                   4u
#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_CHPRI_SHIFT))&DMA_DCHPRI_CHPRI_MASK)
#define DMA_DCHPRI_GRPPRI_MASK                   0x30u
#define DMA_DCHPRI_GRPPRI_SHIFT                  4u
#define DMA_DCHPRI_GRPPRI_WIDTH                  2u
#define DMA_DCHPRI_GRPPRI(x)                     (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_GRPPRI_SHIFT))&DMA_DCHPRI_GRPPRI_MASK)
#define DMA_DCHPRI_DPA_MASK                      0x40u
#define DMA_DCHPRI_DPA_SHIFT                     6u
#define DMA_DCHPRI_DPA_WIDTH                     1u
#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_DPA_SHIFT))&DMA_DCHPRI_DPA_MASK)
#define DMA_DCHPRI_ECP_MASK                      0x80u
#define DMA_DCHPRI_ECP_SHIFT                     7u
#define DMA_DCHPRI_ECP_WIDTH                     1u
#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))<<DMA_DCHPRI_ECP_SHIFT))&DMA_DCHPRI_ECP_MASK)
/* TCD_SADDR Bit Fields */
#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu
#define DMA_TCD_SADDR_SADDR_SHIFT                0u
#define DMA_TCD_SADDR_SADDR_WIDTH                32u
#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_SADDR_SADDR_SHIFT))&DMA_TCD_SADDR_SADDR_MASK)
/* TCD_ATTR Bit Fields */
#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u
#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u
#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u
#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_DSIZE_SHIFT))&DMA_TCD_ATTR_DSIZE_MASK)
#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u
#define DMA_TCD_ATTR_DMOD_SHIFT                  3u
#define DMA_TCD_ATTR_DMOD_WIDTH                  5u
#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_DMOD_SHIFT))&DMA_TCD_ATTR_DMOD_MASK)
#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u
#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u
#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u
#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_SSIZE_SHIFT))&DMA_TCD_ATTR_SSIZE_MASK)
#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u
#define DMA_TCD_ATTR_SMOD_SHIFT                  11u
#define DMA_TCD_ATTR_SMOD_WIDTH                  5u
#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_ATTR_SMOD_SHIFT))&DMA_TCD_ATTR_SMOD_MASK)
/* TCD_SOFF Bit Fields */
#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu
#define DMA_TCD_SOFF_SOFF_SHIFT                  0u
#define DMA_TCD_SOFF_SOFF_WIDTH                  16u
#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_SOFF_SOFF_SHIFT))&DMA_TCD_SOFF_SOFF_MASK)
/* TCD_NBYTES_MLNO Bit Fields */
#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu
#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u
#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u
#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLNO_NBYTES_MASK)
/* TCD_NBYTES_MLOFFNO Bit Fields */
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u
#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u
#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u
#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)
/* TCD_NBYTES_MLOFFYES Bit Fields */
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u
#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u
#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u
#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u
#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))<<DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)
/* TCD_SLAST Bit Fields */
#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu
#define DMA_TCD_SLAST_SLAST_SHIFT                0u
#define DMA_TCD_SLAST_SLAST_WIDTH                32u
#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_SLAST_SLAST_SHIFT))&DMA_TCD_SLAST_SLAST_MASK)
/* TCD_DADDR Bit Fields */
#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu
#define DMA_TCD_DADDR_DADDR_SHIFT                0u
#define DMA_TCD_DADDR_DADDR_WIDTH                32u
#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))<<DMA_TCD_DADDR_DADDR_SHIFT))&DMA_TCD_DADDR_DADDR_MASK)
/* TCD_CITER_ELINKNO Bit Fields */
#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu
#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u
#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u
#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&DMA_TCD_CITER_ELINKNO_CITER_MASK)
#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u
#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u
#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u
#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&DMA_TCD_CITER_ELINKNO_ELINK_MASK)
/* TCD_CITER_ELINKYES Bit Fields */
#define DMA_TCD_CITER_ELINKYES_CITER_MASK        0x1FFu
#define DMA_TCD_CITER_ELINKYES_CITER_SHIFT       0u
#define DMA_TCD_CITER_ELINKYES_CITER_WIDTH       9u
#define DMA_TCD_CITER_ELINKYES_CITER(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_CITER_SHIFT))&DMA_TCD_CITER_ELINKYES_CITER_MASK)
#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x7E00u
#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u
#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      6u
#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&DMA_TCD_CITER_ELINKYES_LINKCH_MASK)
#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u
#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u
#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u
#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&DMA_TCD_CITER_ELINKYES_ELINK_MASK)
/* TCD_DOFF Bit Fields */
#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu
#define DMA_TCD_DOFF_DOFF_SHIFT                  0u
#define DMA_TCD_DOFF_DOFF_WIDTH                  16u
#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_DOFF_DOFF_SHIFT))&DMA_TCD_DOFF_DOFF_MASK)
/* TCD_DLASTSGA Bit Fields */
#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu
#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u
#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u
#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))<<DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&DMA_TCD_DLASTSGA_DLASTSGA_MASK)
/* TCD_BITER_ELINKNO Bit Fields */
#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu
#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u
#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u
#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&DMA_TCD_BITER_ELINKNO_BITER_MASK)
#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u
#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u
#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u
#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&DMA_TCD_BITER_ELINKNO_ELINK_MASK)
/* TCD_BITER_ELINKYES Bit Fields */
#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu
#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u
#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u
#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&DMA_TCD_BITER_ELINKYES_BITER_MASK)
#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x7E00u
#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u
#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      6u
#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&DMA_TCD_BITER_ELINKYES_LINKCH_MASK)
#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u
#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u
#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u
#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))<<DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&DMA_TCD_BITER_ELINKYES_ELINK_MASK)
/* TCD_CSR Bit Fields */
#define DMA_TCD_CSR_START_MASK                   0x1u
#define DMA_TCD_CSR_START_SHIFT                  0u
#define DMA_TCD_CSR_START_WIDTH                  1u
#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_START_SHIFT))&DMA_TCD_CSR_START_MASK)
#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u
#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u
#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u
#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_INTMAJOR_SHIFT))&DMA_TCD_CSR_INTMAJOR_MASK)
#define DMA_TCD_CSR_INTHALF_MASK                 0x4u
#define DMA_TCD_CSR_INTHALF_SHIFT                2u
#define DMA_TCD_CSR_INTHALF_WIDTH                1u
#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_INTHALF_SHIFT))&DMA_TCD_CSR_INTHALF_MASK)
#define DMA_TCD_CSR_DREQ_MASK                    0x8u
#define DMA_TCD_CSR_DREQ_SHIFT                   3u
#define DMA_TCD_CSR_DREQ_WIDTH                   1u
#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_DREQ_SHIFT))&DMA_TCD_CSR_DREQ_MASK)
#define DMA_TCD_CSR_ESG_MASK                     0x10u
#define DMA_TCD_CSR_ESG_SHIFT                    4u
#define DMA_TCD_CSR_ESG_WIDTH                    1u
#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_ESG_SHIFT))&DMA_TCD_CSR_ESG_MASK)
#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u
#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u
#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u
#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_MAJORELINK_SHIFT))&DMA_TCD_CSR_MAJORELINK_MASK)
#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u
#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u
#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u
#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_ACTIVE_SHIFT))&DMA_TCD_CSR_ACTIVE_MASK)
#define DMA_TCD_CSR_DONE_MASK                    0x80u
#define DMA_TCD_CSR_DONE_SHIFT                   7u
#define DMA_TCD_CSR_DONE_WIDTH                   1u
#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_DONE_SHIFT))&DMA_TCD_CSR_DONE_MASK)
#define DMA_TCD_CSR_MAJORLINKCH_MASK             0x3F00u
#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u
#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            6u
#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_MAJORLINKCH_SHIFT))&DMA_TCD_CSR_MAJORLINKCH_MASK)
#define DMA_TCD_CSR_BWC_MASK                     0xC000u
#define DMA_TCD_CSR_BWC_SHIFT                    14u
#define DMA_TCD_CSR_BWC_WIDTH                    2u
#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))<<DMA_TCD_CSR_BWC_SHIFT))&DMA_TCD_CSR_BWC_MASK)

/*!
 * @}
 */ /* end of group DMA_Register_Masks */


/*!
 * @}
 */ /* end of group DMA_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DSPI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DSPI_Peripheral_Access_Layer DSPI Peripheral Access Layer
 * @{
 */


/** DSPI - Size of Registers Arrays */
#define DSPI_CTAR_COUNT                          8u
#define DSPI_CTAR_SLAVE_COUNT                    2u
#define DSPI_TXFR_COUNT                          4u
#define DSPI_RXFR_COUNT                          4u

/** DSPI - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __IO uint32_t TCR;                               /**< Transfer Count Register, offset: 0x8 */
  union {                                          /* offset: 0xC */
    __IO uint32_t CTAR[DSPI_CTAR_COUNT];             /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
    __IO uint32_t CTAR_SLAVE[DSPI_CTAR_SLAVE_COUNT]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
  } MODE;
  __IO uint32_t SR;                                /**< Status Register, offset: 0x2C */
  __IO uint32_t RSER;                              /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
  union {                                          /* offset: 0x34 */
    struct {                                         /* offset: 0x34 */
      __IO uint16_t CMD;                               /**< DSPI_1_PUSHR_FIFO_CMD register...DSPI_2_PUSHR_FIFO_CMD register., offset: 0x34 */
      __IO uint16_t TX;                                /**< DSPI_1_PUSHR_FIFO_TX register...DSPI_2_PUSHR_FIFO_TX register., offset: 0x36 */
    } FIFO;
    __IO uint32_t PUSHR;                             /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
    __IO uint32_t SLAVE;                             /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
  } PUSHR;
  __I  uint32_t POPR;                              /**< POP RX FIFO Register, offset: 0x38 */
  __I  uint32_t TXFR[DSPI_TXFR_COUNT];             /**< Transmit FIFO Registers, array offset: 0x3C, array step: 0x4 */
       uint8_t RESERVED_1[48];
  __I  uint32_t RXFR[DSPI_RXFR_COUNT];             /**< Receive FIFO Registers, array offset: 0x7C, array step: 0x4 */
       uint8_t RESERVED_2[48];
  __IO uint32_t DSICR0;                            /**< DSI Configuration Register 0, offset: 0xBC */
  __I  uint32_t SDR0;                              /**< DSI Serialization Data Register 0, offset: 0xC0 */
  __IO uint32_t ASDR0;                             /**< DSI Alternate Serialization Data Register 0, offset: 0xC4 */
  __I  uint32_t COMPR0;                            /**< DSI Transmit Comparison Register 0, offset: 0xC8 */
  __I  uint32_t DDR0;                              /**< DSI Deserialization Data Register 0, offset: 0xCC */
  __IO uint32_t DSICR1;                            /**< DSI Configuration Register 1, offset: 0xD0 */
  __IO uint32_t SSR0;                              /**< DSI Serialization Source Select Register 0, offset: 0xD4 */
  __IO uint32_t PISR0;                             /**< DSI Parallel Input Select Register 0, offset: 0xD8 */
  __IO uint32_t PISR1;                             /**< DSI Parallel Input Select Register 1, offset: 0xDC */
  __IO uint32_t PISR2;                             /**< DSI Parallel Input Select Register 2, offset: 0xE0 */
  __IO uint32_t PISR3;                             /**< DSI Parallel Input Select Register 3, offset: 0xE4 */
  __IO uint32_t DIMR0;                             /**< DSI Deserialized Data Interrupt Mask Register 0, offset: 0xE8 */
  __IO uint32_t DPIR0;                             /**< DSI Deserialized Data Polarity Interrupt Register 0, offset: 0xEC */
} DSPI_Type, *DSPI_MemMapPtr;

 /** Number of instances of the DSPI module. */
#define DSPI_INSTANCE_COUNT                      (5u)


/* DSPI - Peripheral instance base addresses */
/** Peripheral DSPI_0 base address */
#define DSPI_0_BASE                              (0xFFF90000u)
/** Peripheral DSPI_0 base pointer */
#define DSPI_0                                   ((DSPI_Type *)DSPI_0_BASE)
/** Peripheral DSPI_1 base address */
#define DSPI_1_BASE                              (0xFFF94000u)
/** Peripheral DSPI_1 base pointer */
#define DSPI_1                                   ((DSPI_Type *)DSPI_1_BASE)
/** Peripheral DSPI_2 base address */
#define DSPI_2_BASE                              (0xFFF98000u)
/** Peripheral DSPI_2 base pointer */
#define DSPI_2                                   ((DSPI_Type *)DSPI_2_BASE)
/** Peripheral DSPI_3 base address */
#define DSPI_3_BASE                              (0xC3FDC000u)
/** Peripheral DSPI_3 base pointer */
#define DSPI_3                                   ((DSPI_Type *)DSPI_3_BASE)
/** Peripheral DSPI_4 base address */
#define DSPI_4_BASE                              (0xC3FE0000u)
/** Peripheral DSPI_4 base pointer */
#define DSPI_4                                   ((DSPI_Type *)DSPI_4_BASE)
/** Array initializer of DSPI peripheral base addresses */
#define DSPI_BASE_ADDRS                          { DSPI_0_BASE, DSPI_1_BASE, DSPI_2_BASE, DSPI_3_BASE, DSPI_4_BASE }
/** Array initializer of DSPI peripheral base pointers */
#define DSPI_BASE_PTRS                           { DSPI_0, DSPI_1, DSPI_2, DSPI_3, DSPI_4 }

/* ----------------------------------------------------------------------------
   -- DSPI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DSPI_Register_Masks DSPI Register Masks
 * @{
 */

/* MCR Bit Fields */
#define DSPI_MCR_HALT_MASK                       0x1u
#define DSPI_MCR_HALT_SHIFT                      0u
#define DSPI_MCR_HALT_WIDTH                      1u
#define DSPI_MCR_HALT(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_HALT_SHIFT))&DSPI_MCR_HALT_MASK)
#define DSPI_MCR_PES_MASK                        0x2u
#define DSPI_MCR_PES_SHIFT                       1u
#define DSPI_MCR_PES_WIDTH                       1u
#define DSPI_MCR_PES(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_PES_SHIFT))&DSPI_MCR_PES_MASK)
#define DSPI_MCR_SMPL_PT_MASK                    0x300u
#define DSPI_MCR_SMPL_PT_SHIFT                   8u
#define DSPI_MCR_SMPL_PT_WIDTH                   2u
#define DSPI_MCR_SMPL_PT(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_SMPL_PT_SHIFT))&DSPI_MCR_SMPL_PT_MASK)
#define DSPI_MCR_CLR_RXF_MASK                    0x400u
#define DSPI_MCR_CLR_RXF_SHIFT                   10u
#define DSPI_MCR_CLR_RXF_WIDTH                   1u
#define DSPI_MCR_CLR_RXF(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_CLR_RXF_SHIFT))&DSPI_MCR_CLR_RXF_MASK)
#define DSPI_MCR_CLR_TXF_MASK                    0x800u
#define DSPI_MCR_CLR_TXF_SHIFT                   11u
#define DSPI_MCR_CLR_TXF_WIDTH                   1u
#define DSPI_MCR_CLR_TXF(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_CLR_TXF_SHIFT))&DSPI_MCR_CLR_TXF_MASK)
#define DSPI_MCR_DIS_RXF_MASK                    0x1000u
#define DSPI_MCR_DIS_RXF_SHIFT                   12u
#define DSPI_MCR_DIS_RXF_WIDTH                   1u
#define DSPI_MCR_DIS_RXF(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_DIS_RXF_SHIFT))&DSPI_MCR_DIS_RXF_MASK)
#define DSPI_MCR_DIS_TXF_MASK                    0x2000u
#define DSPI_MCR_DIS_TXF_SHIFT                   13u
#define DSPI_MCR_DIS_TXF_WIDTH                   1u
#define DSPI_MCR_DIS_TXF(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_DIS_TXF_SHIFT))&DSPI_MCR_DIS_TXF_MASK)
#define DSPI_MCR_MDIS_MASK                       0x4000u
#define DSPI_MCR_MDIS_SHIFT                      14u
#define DSPI_MCR_MDIS_WIDTH                      1u
#define DSPI_MCR_MDIS(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_MDIS_SHIFT))&DSPI_MCR_MDIS_MASK)
#define DSPI_MCR_PCSIS_MASK                      0x3F0000u
#define DSPI_MCR_PCSIS_SHIFT                     16u
#define DSPI_MCR_PCSIS_WIDTH                     6u
#define DSPI_MCR_PCSIS(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_PCSIS_SHIFT))&DSPI_MCR_PCSIS_MASK)
#define DSPI_MCR_ROOE_MASK                       0x1000000u
#define DSPI_MCR_ROOE_SHIFT                      24u
#define DSPI_MCR_ROOE_WIDTH                      1u
#define DSPI_MCR_ROOE(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_ROOE_SHIFT))&DSPI_MCR_ROOE_MASK)
#define DSPI_MCR_PCSSE_MASK                      0x2000000u
#define DSPI_MCR_PCSSE_SHIFT                     25u
#define DSPI_MCR_PCSSE_WIDTH                     1u
#define DSPI_MCR_PCSSE(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_PCSSE_SHIFT))&DSPI_MCR_PCSSE_MASK)
#define DSPI_MCR_MTFE_MASK                       0x4000000u
#define DSPI_MCR_MTFE_SHIFT                      26u
#define DSPI_MCR_MTFE_WIDTH                      1u
#define DSPI_MCR_MTFE(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_MTFE_SHIFT))&DSPI_MCR_MTFE_MASK)
#define DSPI_MCR_FRZ_MASK                        0x8000000u
#define DSPI_MCR_FRZ_SHIFT                       27u
#define DSPI_MCR_FRZ_WIDTH                       1u
#define DSPI_MCR_FRZ(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_FRZ_SHIFT))&DSPI_MCR_FRZ_MASK)
#define DSPI_MCR_DCONF_MASK                      0x30000000u
#define DSPI_MCR_DCONF_SHIFT                     28u
#define DSPI_MCR_DCONF_WIDTH                     2u
#define DSPI_MCR_DCONF(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_DCONF_SHIFT))&DSPI_MCR_DCONF_MASK)
#define DSPI_MCR_CONT_SCKE_MASK                  0x40000000u
#define DSPI_MCR_CONT_SCKE_SHIFT                 30u
#define DSPI_MCR_CONT_SCKE_WIDTH                 1u
#define DSPI_MCR_CONT_SCKE(x)                    (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_CONT_SCKE_SHIFT))&DSPI_MCR_CONT_SCKE_MASK)
#define DSPI_MCR_MSTR_MASK                       0x80000000u
#define DSPI_MCR_MSTR_SHIFT                      31u
#define DSPI_MCR_MSTR_WIDTH                      1u
#define DSPI_MCR_MSTR(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_MCR_MSTR_SHIFT))&DSPI_MCR_MSTR_MASK)
/* TCR Bit Fields */
#define DSPI_TCR_SPI_TCNT_MASK                   0xFFFF0000u
#define DSPI_TCR_SPI_TCNT_SHIFT                  16u
#define DSPI_TCR_SPI_TCNT_WIDTH                  16u
#define DSPI_TCR_SPI_TCNT(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_TCR_SPI_TCNT_SHIFT))&DSPI_TCR_SPI_TCNT_MASK)
/* CTAR Bit Fields */
#define DSPI_CTAR_BR_MASK                        0xFu
#define DSPI_CTAR_BR_SHIFT                       0u
#define DSPI_CTAR_BR_WIDTH                       4u
#define DSPI_CTAR_BR(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_BR_SHIFT))&DSPI_CTAR_BR_MASK)
#define DSPI_CTAR_DT_MASK                        0xF0u
#define DSPI_CTAR_DT_SHIFT                       4u
#define DSPI_CTAR_DT_WIDTH                       4u
#define DSPI_CTAR_DT(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_DT_SHIFT))&DSPI_CTAR_DT_MASK)
#define DSPI_CTAR_ASC_MASK                       0xF00u
#define DSPI_CTAR_ASC_SHIFT                      8u
#define DSPI_CTAR_ASC_WIDTH                      4u
#define DSPI_CTAR_ASC(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_ASC_SHIFT))&DSPI_CTAR_ASC_MASK)
#define DSPI_CTAR_CSSCK_MASK                     0xF000u
#define DSPI_CTAR_CSSCK_SHIFT                    12u
#define DSPI_CTAR_CSSCK_WIDTH                    4u
#define DSPI_CTAR_CSSCK(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_CSSCK_SHIFT))&DSPI_CTAR_CSSCK_MASK)
#define DSPI_CTAR_PBR_MASK                       0x30000u
#define DSPI_CTAR_PBR_SHIFT                      16u
#define DSPI_CTAR_PBR_WIDTH                      2u
#define DSPI_CTAR_PBR(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_PBR_SHIFT))&DSPI_CTAR_PBR_MASK)
#define DSPI_CTAR_PDT_MASK                       0xC0000u
#define DSPI_CTAR_PDT_SHIFT                      18u
#define DSPI_CTAR_PDT_WIDTH                      2u
#define DSPI_CTAR_PDT(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_PDT_SHIFT))&DSPI_CTAR_PDT_MASK)
#define DSPI_CTAR_PASC_MASK                      0x300000u
#define DSPI_CTAR_PASC_SHIFT                     20u
#define DSPI_CTAR_PASC_WIDTH                     2u
#define DSPI_CTAR_PASC(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_PASC_SHIFT))&DSPI_CTAR_PASC_MASK)
#define DSPI_CTAR_PCSSCK_MASK                    0xC00000u
#define DSPI_CTAR_PCSSCK_SHIFT                   22u
#define DSPI_CTAR_PCSSCK_WIDTH                   2u
#define DSPI_CTAR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_PCSSCK_SHIFT))&DSPI_CTAR_PCSSCK_MASK)
#define DSPI_CTAR_LSBFE_MASK                     0x1000000u
#define DSPI_CTAR_LSBFE_SHIFT                    24u
#define DSPI_CTAR_LSBFE_WIDTH                    1u
#define DSPI_CTAR_LSBFE(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_LSBFE_SHIFT))&DSPI_CTAR_LSBFE_MASK)
#define DSPI_CTAR_CPHA_MASK                      0x2000000u
#define DSPI_CTAR_CPHA_SHIFT                     25u
#define DSPI_CTAR_CPHA_WIDTH                     1u
#define DSPI_CTAR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_CPHA_SHIFT))&DSPI_CTAR_CPHA_MASK)
#define DSPI_CTAR_CPOL_MASK                      0x4000000u
#define DSPI_CTAR_CPOL_SHIFT                     26u
#define DSPI_CTAR_CPOL_WIDTH                     1u
#define DSPI_CTAR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_CPOL_SHIFT))&DSPI_CTAR_CPOL_MASK)
#define DSPI_CTAR_FMSZ_MASK                      0x78000000u
#define DSPI_CTAR_FMSZ_SHIFT                     27u
#define DSPI_CTAR_FMSZ_WIDTH                     4u
#define DSPI_CTAR_FMSZ(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_FMSZ_SHIFT))&DSPI_CTAR_FMSZ_MASK)
#define DSPI_CTAR_DBR_MASK                       0x80000000u
#define DSPI_CTAR_DBR_SHIFT                      31u
#define DSPI_CTAR_DBR_WIDTH                      1u
#define DSPI_CTAR_DBR(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_DBR_SHIFT))&DSPI_CTAR_DBR_MASK)
/* CTAR_SLAVE Bit Fields */
#define DSPI_CTAR_SLAVE_PP_MASK                  0x800000u
#define DSPI_CTAR_SLAVE_PP_SHIFT                 23u
#define DSPI_CTAR_SLAVE_PP_WIDTH                 1u
#define DSPI_CTAR_SLAVE_PP(x)                    (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_SLAVE_PP_SHIFT))&DSPI_CTAR_SLAVE_PP_MASK)
#define DSPI_CTAR_SLAVE_PE_MASK                  0x1000000u
#define DSPI_CTAR_SLAVE_PE_SHIFT                 24u
#define DSPI_CTAR_SLAVE_PE_WIDTH                 1u
#define DSPI_CTAR_SLAVE_PE(x)                    (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_SLAVE_PE_SHIFT))&DSPI_CTAR_SLAVE_PE_MASK)
#define DSPI_CTAR_SLAVE_CPHA_MASK                0x2000000u
#define DSPI_CTAR_SLAVE_CPHA_SHIFT               25u
#define DSPI_CTAR_SLAVE_CPHA_WIDTH               1u
#define DSPI_CTAR_SLAVE_CPHA(x)                  (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_SLAVE_CPHA_SHIFT))&DSPI_CTAR_SLAVE_CPHA_MASK)
#define DSPI_CTAR_SLAVE_CPOL_MASK                0x4000000u
#define DSPI_CTAR_SLAVE_CPOL_SHIFT               26u
#define DSPI_CTAR_SLAVE_CPOL_WIDTH               1u
#define DSPI_CTAR_SLAVE_CPOL(x)                  (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_SLAVE_CPOL_SHIFT))&DSPI_CTAR_SLAVE_CPOL_MASK)
#define DSPI_CTAR_SLAVE_FMSZ_MASK                0xF8000000u
#define DSPI_CTAR_SLAVE_FMSZ_SHIFT               27u
#define DSPI_CTAR_SLAVE_FMSZ_WIDTH               5u
#define DSPI_CTAR_SLAVE_FMSZ(x)                  (((uint32_t)(((uint32_t)(x))<<DSPI_CTAR_SLAVE_FMSZ_SHIFT))&DSPI_CTAR_SLAVE_FMSZ_MASK)
/* SR Bit Fields */
#define DSPI_SR_POPNXTPTR_MASK                   0xFu
#define DSPI_SR_POPNXTPTR_SHIFT                  0u
#define DSPI_SR_POPNXTPTR_WIDTH                  4u
#define DSPI_SR_POPNXTPTR(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_SR_POPNXTPTR_SHIFT))&DSPI_SR_POPNXTPTR_MASK)
#define DSPI_SR_RXCTR_MASK                       0xF0u
#define DSPI_SR_RXCTR_SHIFT                      4u
#define DSPI_SR_RXCTR_WIDTH                      4u
#define DSPI_SR_RXCTR(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_SR_RXCTR_SHIFT))&DSPI_SR_RXCTR_MASK)
#define DSPI_SR_TXNXTPTR_MASK                    0xF00u
#define DSPI_SR_TXNXTPTR_SHIFT                   8u
#define DSPI_SR_TXNXTPTR_WIDTH                   4u
#define DSPI_SR_TXNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TXNXTPTR_SHIFT))&DSPI_SR_TXNXTPTR_MASK)
#define DSPI_SR_TXCTR_MASK                       0xF000u
#define DSPI_SR_TXCTR_SHIFT                      12u
#define DSPI_SR_TXCTR_WIDTH                      4u
#define DSPI_SR_TXCTR(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TXCTR_SHIFT))&DSPI_SR_TXCTR_MASK)
#define DSPI_SR_RFDF_MASK                        0x20000u
#define DSPI_SR_RFDF_SHIFT                       17u
#define DSPI_SR_RFDF_WIDTH                       1u
#define DSPI_SR_RFDF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_RFDF_SHIFT))&DSPI_SR_RFDF_MASK)
#define DSPI_SR_RFOF_MASK                        0x80000u
#define DSPI_SR_RFOF_SHIFT                       19u
#define DSPI_SR_RFOF_WIDTH                       1u
#define DSPI_SR_RFOF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_RFOF_SHIFT))&DSPI_SR_RFOF_MASK)
#define DSPI_SR_DDIF_MASK                        0x100000u
#define DSPI_SR_DDIF_SHIFT                       20u
#define DSPI_SR_DDIF_WIDTH                       1u
#define DSPI_SR_DDIF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_DDIF_SHIFT))&DSPI_SR_DDIF_MASK)
#define DSPI_SR_SPEF_MASK                        0x200000u
#define DSPI_SR_SPEF_SHIFT                       21u
#define DSPI_SR_SPEF_WIDTH                       1u
#define DSPI_SR_SPEF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_SPEF_SHIFT))&DSPI_SR_SPEF_MASK)
#define DSPI_SR_DPEF_MASK                        0x400000u
#define DSPI_SR_DPEF_SHIFT                       22u
#define DSPI_SR_DPEF_WIDTH                       1u
#define DSPI_SR_DPEF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_DPEF_SHIFT))&DSPI_SR_DPEF_MASK)
#define DSPI_SR_TFFF_MASK                        0x2000000u
#define DSPI_SR_TFFF_SHIFT                       25u
#define DSPI_SR_TFFF_WIDTH                       1u
#define DSPI_SR_TFFF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TFFF_SHIFT))&DSPI_SR_TFFF_MASK)
#define DSPI_SR_TFUF_MASK                        0x8000000u
#define DSPI_SR_TFUF_SHIFT                       27u
#define DSPI_SR_TFUF_WIDTH                       1u
#define DSPI_SR_TFUF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TFUF_SHIFT))&DSPI_SR_TFUF_MASK)
#define DSPI_SR_EOQF_MASK                        0x10000000u
#define DSPI_SR_EOQF_SHIFT                       28u
#define DSPI_SR_EOQF_WIDTH                       1u
#define DSPI_SR_EOQF(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SR_EOQF_SHIFT))&DSPI_SR_EOQF_MASK)
#define DSPI_SR_TXRXS_MASK                       0x40000000u
#define DSPI_SR_TXRXS_SHIFT                      30u
#define DSPI_SR_TXRXS_WIDTH                      1u
#define DSPI_SR_TXRXS(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TXRXS_SHIFT))&DSPI_SR_TXRXS_MASK)
#define DSPI_SR_TCF_MASK                         0x80000000u
#define DSPI_SR_TCF_SHIFT                        31u
#define DSPI_SR_TCF_WIDTH                        1u
#define DSPI_SR_TCF(x)                           (((uint32_t)(((uint32_t)(x))<<DSPI_SR_TCF_SHIFT))&DSPI_SR_TCF_MASK)
/* RSER Bit Fields */
#define DSPI_RSER_RFDF_DIRS_MASK                 0x10000u
#define DSPI_RSER_RFDF_DIRS_SHIFT                16u
#define DSPI_RSER_RFDF_DIRS_WIDTH                1u
#define DSPI_RSER_RFDF_DIRS(x)                   (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_RFDF_DIRS_SHIFT))&DSPI_RSER_RFDF_DIRS_MASK)
#define DSPI_RSER_RFDF_RE_MASK                   0x20000u
#define DSPI_RSER_RFDF_RE_SHIFT                  17u
#define DSPI_RSER_RFDF_RE_WIDTH                  1u
#define DSPI_RSER_RFDF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_RFDF_RE_SHIFT))&DSPI_RSER_RFDF_RE_MASK)
#define DSPI_RSER_RFOF_RE_MASK                   0x80000u
#define DSPI_RSER_RFOF_RE_SHIFT                  19u
#define DSPI_RSER_RFOF_RE_WIDTH                  1u
#define DSPI_RSER_RFOF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_RFOF_RE_SHIFT))&DSPI_RSER_RFOF_RE_MASK)
#define DSPI_RSER_DDIF_RE_MASK                   0x100000u
#define DSPI_RSER_DDIF_RE_SHIFT                  20u
#define DSPI_RSER_DDIF_RE_WIDTH                  1u
#define DSPI_RSER_DDIF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_DDIF_RE_SHIFT))&DSPI_RSER_DDIF_RE_MASK)
#define DSPI_RSER_SPEF_RE_MASK                   0x200000u
#define DSPI_RSER_SPEF_RE_SHIFT                  21u
#define DSPI_RSER_SPEF_RE_WIDTH                  1u
#define DSPI_RSER_SPEF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_SPEF_RE_SHIFT))&DSPI_RSER_SPEF_RE_MASK)
#define DSPI_RSER_DPEF_RE_MASK                   0x400000u
#define DSPI_RSER_DPEF_RE_SHIFT                  22u
#define DSPI_RSER_DPEF_RE_WIDTH                  1u
#define DSPI_RSER_DPEF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_DPEF_RE_SHIFT))&DSPI_RSER_DPEF_RE_MASK)
#define DSPI_RSER_TFFF_DIRS_MASK                 0x1000000u
#define DSPI_RSER_TFFF_DIRS_SHIFT                24u
#define DSPI_RSER_TFFF_DIRS_WIDTH                1u
#define DSPI_RSER_TFFF_DIRS(x)                   (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_TFFF_DIRS_SHIFT))&DSPI_RSER_TFFF_DIRS_MASK)
#define DSPI_RSER_TFFF_RE_MASK                   0x2000000u
#define DSPI_RSER_TFFF_RE_SHIFT                  25u
#define DSPI_RSER_TFFF_RE_WIDTH                  1u
#define DSPI_RSER_TFFF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_TFFF_RE_SHIFT))&DSPI_RSER_TFFF_RE_MASK)
#define DSPI_RSER_TFUF_RE_MASK                   0x8000000u
#define DSPI_RSER_TFUF_RE_SHIFT                  27u
#define DSPI_RSER_TFUF_RE_WIDTH                  1u
#define DSPI_RSER_TFUF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_TFUF_RE_SHIFT))&DSPI_RSER_TFUF_RE_MASK)
#define DSPI_RSER_EOQF_RE_MASK                   0x10000000u
#define DSPI_RSER_EOQF_RE_SHIFT                  28u
#define DSPI_RSER_EOQF_RE_WIDTH                  1u
#define DSPI_RSER_EOQF_RE(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_EOQF_RE_SHIFT))&DSPI_RSER_EOQF_RE_MASK)
#define DSPI_RSER_TCF_RE_MASK                    0x80000000u
#define DSPI_RSER_TCF_RE_SHIFT                   31u
#define DSPI_RSER_TCF_RE_WIDTH                   1u
#define DSPI_RSER_TCF_RE(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_RSER_TCF_RE_SHIFT))&DSPI_RSER_TCF_RE_MASK)
/* PUSHR Bit Fields */
#define DSPI_PUSHR_TXDATA_MASK                   0xFFFFu
#define DSPI_PUSHR_TXDATA_SHIFT                  0u
#define DSPI_PUSHR_TXDATA_WIDTH                  16u
#define DSPI_PUSHR_TXDATA(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_TXDATA_SHIFT))&DSPI_PUSHR_TXDATA_MASK)
#define DSPI_PUSHR_PCS_MASK                      0x3F0000u
#define DSPI_PUSHR_PCS_SHIFT                     16u
#define DSPI_PUSHR_PCS_WIDTH                     6u
#define DSPI_PUSHR_PCS(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_PCS_SHIFT))&DSPI_PUSHR_PCS_MASK)
#define DSPI_PUSHR_PP_MASK                       0x1000000u
#define DSPI_PUSHR_PP_SHIFT                      24u
#define DSPI_PUSHR_PP_WIDTH                      1u
#define DSPI_PUSHR_PP(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_PP_SHIFT))&DSPI_PUSHR_PP_MASK)
#define DSPI_PUSHR_PE_MASK                       0x2000000u
#define DSPI_PUSHR_PE_SHIFT                      25u
#define DSPI_PUSHR_PE_WIDTH                      1u
#define DSPI_PUSHR_PE(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_PE_SHIFT))&DSPI_PUSHR_PE_MASK)
#define DSPI_PUSHR_CTCNT_MASK                    0x4000000u
#define DSPI_PUSHR_CTCNT_SHIFT                   26u
#define DSPI_PUSHR_CTCNT_WIDTH                   1u
#define DSPI_PUSHR_CTCNT(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_CTCNT_SHIFT))&DSPI_PUSHR_CTCNT_MASK)
#define DSPI_PUSHR_EOQ_MASK                      0x8000000u
#define DSPI_PUSHR_EOQ_SHIFT                     27u
#define DSPI_PUSHR_EOQ_WIDTH                     1u
#define DSPI_PUSHR_EOQ(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_EOQ_SHIFT))&DSPI_PUSHR_EOQ_MASK)
#define DSPI_PUSHR_CTAS_MASK                     0x70000000u
#define DSPI_PUSHR_CTAS_SHIFT                    28u
#define DSPI_PUSHR_CTAS_WIDTH                    3u
#define DSPI_PUSHR_CTAS(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_CTAS_SHIFT))&DSPI_PUSHR_CTAS_MASK)
#define DSPI_PUSHR_CONT_MASK                     0x80000000u
#define DSPI_PUSHR_CONT_SHIFT                    31u
#define DSPI_PUSHR_CONT_WIDTH                    1u
#define DSPI_PUSHR_CONT(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_CONT_SHIFT))&DSPI_PUSHR_CONT_MASK)
/* PUSHR_SLAVE Bit Fields */
#define DSPI_PUSHR_SLAVE_TXDATA_MASK             0xFFFFu
#define DSPI_PUSHR_SLAVE_TXDATA_SHIFT            0u
#define DSPI_PUSHR_SLAVE_TXDATA_WIDTH            16u
#define DSPI_PUSHR_SLAVE_TXDATA(x)               (((uint32_t)(((uint32_t)(x))<<DSPI_PUSHR_SLAVE_TXDATA_SHIFT))&DSPI_PUSHR_SLAVE_TXDATA_MASK)
/* POPR Bit Fields */
#define DSPI_POPR_RXDATA_MASK                    0xFFFFFFFFu
#define DSPI_POPR_RXDATA_SHIFT                   0u
#define DSPI_POPR_RXDATA_WIDTH                   32u
#define DSPI_POPR_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_POPR_RXDATA_SHIFT))&DSPI_POPR_RXDATA_MASK)
/* TXFR Bit Fields */
#define DSPI_TXFR_TXDATA_MASK                    0xFFFFu
#define DSPI_TXFR_TXDATA_SHIFT                   0u
#define DSPI_TXFR_TXDATA_WIDTH                   16u
#define DSPI_TXFR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_TXFR_TXDATA_SHIFT))&DSPI_TXFR_TXDATA_MASK)
#define DSPI_TXFR_TXCMD_TXDATA_MASK              0xFFFF0000u
#define DSPI_TXFR_TXCMD_TXDATA_SHIFT             16u
#define DSPI_TXFR_TXCMD_TXDATA_WIDTH             16u
#define DSPI_TXFR_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))<<DSPI_TXFR_TXCMD_TXDATA_SHIFT))&DSPI_TXFR_TXCMD_TXDATA_MASK)
/* RXFR Bit Fields */
#define DSPI_RXFR_RXDATA_MASK                    0xFFFFFFFFu
#define DSPI_RXFR_RXDATA_SHIFT                   0u
#define DSPI_RXFR_RXDATA_WIDTH                   32u
#define DSPI_RXFR_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_RXFR_RXDATA_SHIFT))&DSPI_RXFR_RXDATA_MASK)
/* DSICR0 Bit Fields */
#define DSPI_DSICR0_DPCSx_MASK                   0xFFu
#define DSPI_DSICR0_DPCSx_SHIFT                  0u
#define DSPI_DSICR0_DPCSx_WIDTH                  8u
#define DSPI_DSICR0_DPCSx(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_DPCSx_SHIFT))&DSPI_DSICR0_DPCSx_MASK)
#define DSPI_DSICR0_PP_MASK                      0x100u
#define DSPI_DSICR0_PP_SHIFT                     8u
#define DSPI_DSICR0_PP_WIDTH                     1u
#define DSPI_DSICR0_PP(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_PP_SHIFT))&DSPI_DSICR0_PP_MASK)
#define DSPI_DSICR0_PE_MASK                      0x200u
#define DSPI_DSICR0_PE_SHIFT                     9u
#define DSPI_DSICR0_PE_WIDTH                     1u
#define DSPI_DSICR0_PE(x)                        (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_PE_SHIFT))&DSPI_DSICR0_PE_MASK)
#define DSPI_DSICR0_PES_MASK                     0x400u
#define DSPI_DSICR0_PES_SHIFT                    10u
#define DSPI_DSICR0_PES_WIDTH                    1u
#define DSPI_DSICR0_PES(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_PES_SHIFT))&DSPI_DSICR0_PES_MASK)
#define DSPI_DSICR0_DMS_MASK                     0x800u
#define DSPI_DSICR0_DMS_SHIFT                    11u
#define DSPI_DSICR0_DMS_WIDTH                    1u
#define DSPI_DSICR0_DMS(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_DMS_SHIFT))&DSPI_DSICR0_DMS_MASK)
#define DSPI_DSICR0_DSICTAS_MASK                 0x7000u
#define DSPI_DSICR0_DSICTAS_SHIFT                12u
#define DSPI_DSICR0_DSICTAS_WIDTH                3u
#define DSPI_DSICR0_DSICTAS(x)                   (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_DSICTAS_SHIFT))&DSPI_DSICR0_DSICTAS_MASK)
#define DSPI_DSICR0_DCONT_MASK                   0x8000u
#define DSPI_DSICR0_DCONT_SHIFT                  15u
#define DSPI_DSICR0_DCONT_WIDTH                  1u
#define DSPI_DSICR0_DCONT(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_DCONT_SHIFT))&DSPI_DSICR0_DCONT_MASK)
#define DSPI_DSICR0_CID_MASK                     0x10000u
#define DSPI_DSICR0_CID_SHIFT                    16u
#define DSPI_DSICR0_CID_WIDTH                    1u
#define DSPI_DSICR0_CID(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_CID_SHIFT))&DSPI_DSICR0_CID_MASK)
#define DSPI_DSICR0_TRRE_MASK                    0x20000u
#define DSPI_DSICR0_TRRE_SHIFT                   17u
#define DSPI_DSICR0_TRRE_WIDTH                   1u
#define DSPI_DSICR0_TRRE(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_TRRE_SHIFT))&DSPI_DSICR0_TRRE_MASK)
#define DSPI_DSICR0_TPOL_MASK                    0x40000u
#define DSPI_DSICR0_TPOL_SHIFT                   18u
#define DSPI_DSICR0_TPOL_WIDTH                   1u
#define DSPI_DSICR0_TPOL(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_TPOL_SHIFT))&DSPI_DSICR0_TPOL_MASK)
#define DSPI_DSICR0_TXSS_MASK                    0x80000u
#define DSPI_DSICR0_TXSS_SHIFT                   19u
#define DSPI_DSICR0_TXSS_WIDTH                   1u
#define DSPI_DSICR0_TXSS(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_TXSS_SHIFT))&DSPI_DSICR0_TXSS_MASK)
#define DSPI_DSICR0_TSBC_MASK                    0x100000u
#define DSPI_DSICR0_TSBC_SHIFT                   20u
#define DSPI_DSICR0_TSBC_WIDTH                   1u
#define DSPI_DSICR0_TSBC(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_TSBC_SHIFT))&DSPI_DSICR0_TSBC_MASK)
#define DSPI_DSICR0_FMSZ4_MASK                   0x40000000u
#define DSPI_DSICR0_FMSZ4_SHIFT                  30u
#define DSPI_DSICR0_FMSZ4_WIDTH                  1u
#define DSPI_DSICR0_FMSZ4(x)                     (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR0_FMSZ4_SHIFT))&DSPI_DSICR0_FMSZ4_MASK)
/* SDR0 Bit Fields */
#define DSPI_SDR0_SER_DATA_MASK                  0xFFFFFFFFu
#define DSPI_SDR0_SER_DATA_SHIFT                 0u
#define DSPI_SDR0_SER_DATA_WIDTH                 32u
#define DSPI_SDR0_SER_DATA(x)                    (((uint32_t)(((uint32_t)(x))<<DSPI_SDR0_SER_DATA_SHIFT))&DSPI_SDR0_SER_DATA_MASK)
/* ASDR0 Bit Fields */
#define DSPI_ASDR0_ASER_DATA_MASK                0xFFFFFFFFu
#define DSPI_ASDR0_ASER_DATA_SHIFT               0u
#define DSPI_ASDR0_ASER_DATA_WIDTH               32u
#define DSPI_ASDR0_ASER_DATA(x)                  (((uint32_t)(((uint32_t)(x))<<DSPI_ASDR0_ASER_DATA_SHIFT))&DSPI_ASDR0_ASER_DATA_MASK)
/* COMPR0 Bit Fields */
#define DSPI_COMPR0_COMP_DATA_MASK               0xFFFFFFFFu
#define DSPI_COMPR0_COMP_DATA_SHIFT              0u
#define DSPI_COMPR0_COMP_DATA_WIDTH              32u
#define DSPI_COMPR0_COMP_DATA(x)                 (((uint32_t)(((uint32_t)(x))<<DSPI_COMPR0_COMP_DATA_SHIFT))&DSPI_COMPR0_COMP_DATA_MASK)
/* DDR0 Bit Fields */
#define DSPI_DDR0_DESER_DATA_MASK                0xFFFFFFFFu
#define DSPI_DDR0_DESER_DATA_SHIFT               0u
#define DSPI_DDR0_DESER_DATA_WIDTH               32u
#define DSPI_DDR0_DESER_DATA(x)                  (((uint32_t)(((uint32_t)(x))<<DSPI_DDR0_DESER_DATA_SHIFT))&DSPI_DDR0_DESER_DATA_MASK)
/* DSICR1 Bit Fields */
#define DSPI_DSICR1_DPCS1_x_MASK                 0xFFu
#define DSPI_DSICR1_DPCS1_x_SHIFT                0u
#define DSPI_DSICR1_DPCS1_x_WIDTH                8u
#define DSPI_DSICR1_DPCS1_x(x)                   (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR1_DPCS1_x_SHIFT))&DSPI_DSICR1_DPCS1_x_MASK)
#define DSPI_DSICR1_DSE0_MASK                    0x10000u
#define DSPI_DSICR1_DSE0_SHIFT                   16u
#define DSPI_DSICR1_DSE0_WIDTH                   1u
#define DSPI_DSICR1_DSE0(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR1_DSE0_SHIFT))&DSPI_DSICR1_DSE0_MASK)
#define DSPI_DSICR1_DSE1_MASK                    0x20000u
#define DSPI_DSICR1_DSE1_SHIFT                   17u
#define DSPI_DSICR1_DSE1_WIDTH                   1u
#define DSPI_DSICR1_DSE1(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR1_DSE1_SHIFT))&DSPI_DSICR1_DSE1_MASK)
#define DSPI_DSICR1_TSBCNT_MASK                  0x1F000000u
#define DSPI_DSICR1_TSBCNT_SHIFT                 24u
#define DSPI_DSICR1_TSBCNT_WIDTH                 5u
#define DSPI_DSICR1_TSBCNT(x)                    (((uint32_t)(((uint32_t)(x))<<DSPI_DSICR1_TSBCNT_SHIFT))&DSPI_DSICR1_TSBCNT_MASK)
/* SSR0 Bit Fields */
#define DSPI_SSR0_SS_MASK                        0xFFFFFFFFu
#define DSPI_SSR0_SS_SHIFT                       0u
#define DSPI_SSR0_SS_WIDTH                       32u
#define DSPI_SSR0_SS(x)                          (((uint32_t)(((uint32_t)(x))<<DSPI_SSR0_SS_SHIFT))&DSPI_SSR0_SS_MASK)
/* PISR0 Bit Fields */
#define DSPI_PISR0_IPS0_MASK                     0xFu
#define DSPI_PISR0_IPS0_SHIFT                    0u
#define DSPI_PISR0_IPS0_WIDTH                    4u
#define DSPI_PISR0_IPS0(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS0_SHIFT))&DSPI_PISR0_IPS0_MASK)
#define DSPI_PISR0_IPS1_MASK                     0xF0u
#define DSPI_PISR0_IPS1_SHIFT                    4u
#define DSPI_PISR0_IPS1_WIDTH                    4u
#define DSPI_PISR0_IPS1(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS1_SHIFT))&DSPI_PISR0_IPS1_MASK)
#define DSPI_PISR0_IPS2_MASK                     0xF00u
#define DSPI_PISR0_IPS2_SHIFT                    8u
#define DSPI_PISR0_IPS2_WIDTH                    4u
#define DSPI_PISR0_IPS2(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS2_SHIFT))&DSPI_PISR0_IPS2_MASK)
#define DSPI_PISR0_IPS3_MASK                     0xF000u
#define DSPI_PISR0_IPS3_SHIFT                    12u
#define DSPI_PISR0_IPS3_WIDTH                    4u
#define DSPI_PISR0_IPS3(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS3_SHIFT))&DSPI_PISR0_IPS3_MASK)
#define DSPI_PISR0_IPS4_MASK                     0xF0000u
#define DSPI_PISR0_IPS4_SHIFT                    16u
#define DSPI_PISR0_IPS4_WIDTH                    4u
#define DSPI_PISR0_IPS4(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS4_SHIFT))&DSPI_PISR0_IPS4_MASK)
#define DSPI_PISR0_IPS5_MASK                     0xF00000u
#define DSPI_PISR0_IPS5_SHIFT                    20u
#define DSPI_PISR0_IPS5_WIDTH                    4u
#define DSPI_PISR0_IPS5(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS5_SHIFT))&DSPI_PISR0_IPS5_MASK)
#define DSPI_PISR0_IPS6_MASK                     0xF000000u
#define DSPI_PISR0_IPS6_SHIFT                    24u
#define DSPI_PISR0_IPS6_WIDTH                    4u
#define DSPI_PISR0_IPS6(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS6_SHIFT))&DSPI_PISR0_IPS6_MASK)
#define DSPI_PISR0_IPS7_MASK                     0xF0000000u
#define DSPI_PISR0_IPS7_SHIFT                    28u
#define DSPI_PISR0_IPS7_WIDTH                    4u
#define DSPI_PISR0_IPS7(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR0_IPS7_SHIFT))&DSPI_PISR0_IPS7_MASK)
/* PISR1 Bit Fields */
#define DSPI_PISR1_IPS8_MASK                     0xFu
#define DSPI_PISR1_IPS8_SHIFT                    0u
#define DSPI_PISR1_IPS8_WIDTH                    4u
#define DSPI_PISR1_IPS8(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS8_SHIFT))&DSPI_PISR1_IPS8_MASK)
#define DSPI_PISR1_IPS9_MASK                     0xF0u
#define DSPI_PISR1_IPS9_SHIFT                    4u
#define DSPI_PISR1_IPS9_WIDTH                    4u
#define DSPI_PISR1_IPS9(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS9_SHIFT))&DSPI_PISR1_IPS9_MASK)
#define DSPI_PISR1_IPS10_MASK                    0xF00u
#define DSPI_PISR1_IPS10_SHIFT                   8u
#define DSPI_PISR1_IPS10_WIDTH                   4u
#define DSPI_PISR1_IPS10(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS10_SHIFT))&DSPI_PISR1_IPS10_MASK)
#define DSPI_PISR1_IPS11_MASK                    0xF000u
#define DSPI_PISR1_IPS11_SHIFT                   12u
#define DSPI_PISR1_IPS11_WIDTH                   4u
#define DSPI_PISR1_IPS11(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS11_SHIFT))&DSPI_PISR1_IPS11_MASK)
#define DSPI_PISR1_IPS12_MASK                    0xF0000u
#define DSPI_PISR1_IPS12_SHIFT                   16u
#define DSPI_PISR1_IPS12_WIDTH                   4u
#define DSPI_PISR1_IPS12(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS12_SHIFT))&DSPI_PISR1_IPS12_MASK)
#define DSPI_PISR1_IPS13_MASK                    0xF00000u
#define DSPI_PISR1_IPS13_SHIFT                   20u
#define DSPI_PISR1_IPS13_WIDTH                   4u
#define DSPI_PISR1_IPS13(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS13_SHIFT))&DSPI_PISR1_IPS13_MASK)
#define DSPI_PISR1_IPS14_MASK                    0xF000000u
#define DSPI_PISR1_IPS14_SHIFT                   24u
#define DSPI_PISR1_IPS14_WIDTH                   4u
#define DSPI_PISR1_IPS14(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS14_SHIFT))&DSPI_PISR1_IPS14_MASK)
#define DSPI_PISR1_IPS15_MASK                    0xF0000000u
#define DSPI_PISR1_IPS15_SHIFT                   28u
#define DSPI_PISR1_IPS15_WIDTH                   4u
#define DSPI_PISR1_IPS15(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR1_IPS15_SHIFT))&DSPI_PISR1_IPS15_MASK)
/* PISR2 Bit Fields */
#define DSPI_PISR2_IPS16_MASK                    0xFu
#define DSPI_PISR2_IPS16_SHIFT                   0u
#define DSPI_PISR2_IPS16_WIDTH                   4u
#define DSPI_PISR2_IPS16(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS16_SHIFT))&DSPI_PISR2_IPS16_MASK)
#define DSPI_PISR2_IPS17_MASK                    0xF0u
#define DSPI_PISR2_IPS17_SHIFT                   4u
#define DSPI_PISR2_IPS17_WIDTH                   4u
#define DSPI_PISR2_IPS17(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS17_SHIFT))&DSPI_PISR2_IPS17_MASK)
#define DSPI_PISR2_IPS18_MASK                    0xF00u
#define DSPI_PISR2_IPS18_SHIFT                   8u
#define DSPI_PISR2_IPS18_WIDTH                   4u
#define DSPI_PISR2_IPS18(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS18_SHIFT))&DSPI_PISR2_IPS18_MASK)
#define DSPI_PISR2_IPS19_MASK                    0xF000u
#define DSPI_PISR2_IPS19_SHIFT                   12u
#define DSPI_PISR2_IPS19_WIDTH                   4u
#define DSPI_PISR2_IPS19(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS19_SHIFT))&DSPI_PISR2_IPS19_MASK)
#define DSPI_PISR2_IPS20_MASK                    0xF0000u
#define DSPI_PISR2_IPS20_SHIFT                   16u
#define DSPI_PISR2_IPS20_WIDTH                   4u
#define DSPI_PISR2_IPS20(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS20_SHIFT))&DSPI_PISR2_IPS20_MASK)
#define DSPI_PISR2_IPS21_MASK                    0xF00000u
#define DSPI_PISR2_IPS21_SHIFT                   20u
#define DSPI_PISR2_IPS21_WIDTH                   4u
#define DSPI_PISR2_IPS21(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS21_SHIFT))&DSPI_PISR2_IPS21_MASK)
#define DSPI_PISR2_IPS22_MASK                    0xF000000u
#define DSPI_PISR2_IPS22_SHIFT                   24u
#define DSPI_PISR2_IPS22_WIDTH                   4u
#define DSPI_PISR2_IPS22(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS22_SHIFT))&DSPI_PISR2_IPS22_MASK)
#define DSPI_PISR2_IPS23_MASK                    0xF0000000u
#define DSPI_PISR2_IPS23_SHIFT                   28u
#define DSPI_PISR2_IPS23_WIDTH                   4u
#define DSPI_PISR2_IPS23(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR2_IPS23_SHIFT))&DSPI_PISR2_IPS23_MASK)
/* PISR3 Bit Fields */
#define DSPI_PISR3_IPS24_MASK                    0xFu
#define DSPI_PISR3_IPS24_SHIFT                   0u
#define DSPI_PISR3_IPS24_WIDTH                   4u
#define DSPI_PISR3_IPS24(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS24_SHIFT))&DSPI_PISR3_IPS24_MASK)
#define DSPI_PISR3_IPS25_MASK                    0xF0u
#define DSPI_PISR3_IPS25_SHIFT                   4u
#define DSPI_PISR3_IPS25_WIDTH                   4u
#define DSPI_PISR3_IPS25(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS25_SHIFT))&DSPI_PISR3_IPS25_MASK)
#define DSPI_PISR3_IPS26_MASK                    0xF00u
#define DSPI_PISR3_IPS26_SHIFT                   8u
#define DSPI_PISR3_IPS26_WIDTH                   4u
#define DSPI_PISR3_IPS26(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS26_SHIFT))&DSPI_PISR3_IPS26_MASK)
#define DSPI_PISR3_IPS27_MASK                    0xF000u
#define DSPI_PISR3_IPS27_SHIFT                   12u
#define DSPI_PISR3_IPS27_WIDTH                   4u
#define DSPI_PISR3_IPS27(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS27_SHIFT))&DSPI_PISR3_IPS27_MASK)
#define DSPI_PISR3_IPS28_MASK                    0xF0000u
#define DSPI_PISR3_IPS28_SHIFT                   16u
#define DSPI_PISR3_IPS28_WIDTH                   4u
#define DSPI_PISR3_IPS28(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS28_SHIFT))&DSPI_PISR3_IPS28_MASK)
#define DSPI_PISR3_IPS29_MASK                    0xF00000u
#define DSPI_PISR3_IPS29_SHIFT                   20u
#define DSPI_PISR3_IPS29_WIDTH                   4u
#define DSPI_PISR3_IPS29(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS29_SHIFT))&DSPI_PISR3_IPS29_MASK)
#define DSPI_PISR3_IPS30_MASK                    0xF000000u
#define DSPI_PISR3_IPS30_SHIFT                   24u
#define DSPI_PISR3_IPS30_WIDTH                   4u
#define DSPI_PISR3_IPS30(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS30_SHIFT))&DSPI_PISR3_IPS30_MASK)
#define DSPI_PISR3_IPS31_MASK                    0xF0000000u
#define DSPI_PISR3_IPS31_SHIFT                   28u
#define DSPI_PISR3_IPS31_WIDTH                   4u
#define DSPI_PISR3_IPS31(x)                      (((uint32_t)(((uint32_t)(x))<<DSPI_PISR3_IPS31_SHIFT))&DSPI_PISR3_IPS31_MASK)
/* DIMR0 Bit Fields */
#define DSPI_DIMR0_MASK_MASK                     0xFFFFFFFFu
#define DSPI_DIMR0_MASK_SHIFT                    0u
#define DSPI_DIMR0_MASK_WIDTH                    32u
#define DSPI_DIMR0_MASK(x)                       (((uint32_t)(((uint32_t)(x))<<DSPI_DIMR0_MASK_SHIFT))&DSPI_DIMR0_MASK_MASK)
/* DPIR0 Bit Fields */
#define DSPI_DPIR0_DP_MASK                       0xFFFFFFFFu
#define DSPI_DPIR0_DP_SHIFT                      0u
#define DSPI_DPIR0_DP_WIDTH                      32u
#define DSPI_DPIR0_DP(x)                         (((uint32_t)(((uint32_t)(x))<<DSPI_DPIR0_DP_SHIFT))&DSPI_DPIR0_DP_MASK)

/*!
 * @}
 */ /* end of group DSPI_Register_Masks */


/*!
 * @}
 */ /* end of group DSPI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- DTS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DTS_Peripheral_Access_Layer DTS Peripheral Access Layer
 * @{
 */


/** DTS - Size of Registers Arrays */

/** DTS - Register Layout Typedef */
typedef struct {
  __IO uint32_t ENABLE;                            /**< Output Enable Register, offset: 0x0 */
  __IO uint32_t STARTUP;                           /**< Startup Register, offset: 0x4 */
  __IO uint32_t SEMAPHORE;                         /**< Semaphore Register, offset: 0x8 */
  __IO uint32_t SEMAPHORE_B;                       /**< Semaphore Extension, offset: 0xC */
} DTS_Type, *DTS_MemMapPtr;

 /** Number of instances of the DTS module. */
#define DTS_INSTANCE_COUNT                       (1u)


/* DTS - Peripheral instance base addresses */
/** Peripheral DTS base address */
#define DTS_BASE                                 (0xFFE78000u)
/** Peripheral DTS base pointer */
#define DTS                                      ((DTS_Type *)DTS_BASE)
/** Array initializer of DTS peripheral base addresses */
#define DTS_BASE_ADDRS                           { DTS_BASE }
/** Array initializer of DTS peripheral base pointers */
#define DTS_BASE_PTRS                            { DTS }

/* ----------------------------------------------------------------------------
   -- DTS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DTS_Register_Masks DTS Register Masks
 * @{
 */

/* ENABLE Bit Fields */
#define DTS_ENABLE_DTS_EN_MASK                   0x1u
#define DTS_ENABLE_DTS_EN_SHIFT                  0u
#define DTS_ENABLE_DTS_EN_WIDTH                  1u
#define DTS_ENABLE_DTS_EN(x)                     (((uint32_t)(((uint32_t)(x))<<DTS_ENABLE_DTS_EN_SHIFT))&DTS_ENABLE_DTS_EN_MASK)
#define DTS_ENABLE_DTS_EN_B_MASK                 0x2u
#define DTS_ENABLE_DTS_EN_B_SHIFT                1u
#define DTS_ENABLE_DTS_EN_B_WIDTH                1u
#define DTS_ENABLE_DTS_EN_B(x)                   (((uint32_t)(((uint32_t)(x))<<DTS_ENABLE_DTS_EN_B_SHIFT))&DTS_ENABLE_DTS_EN_B_MASK)
/* STARTUP Bit Fields */
#define DTS_STARTUP_AD_MASK                      0xFFFFFFFFu
#define DTS_STARTUP_AD_SHIFT                     0u
#define DTS_STARTUP_AD_WIDTH                     32u
#define DTS_STARTUP_AD(x)                        (((uint32_t)(((uint32_t)(x))<<DTS_STARTUP_AD_SHIFT))&DTS_STARTUP_AD_MASK)
/* SEMAPHORE Bit Fields */
#define DTS_SEMAPHORE_ST_MASK                    0xFFFFFFFFu
#define DTS_SEMAPHORE_ST_SHIFT                   0u
#define DTS_SEMAPHORE_ST_WIDTH                   32u
#define DTS_SEMAPHORE_ST(x)                      (((uint32_t)(((uint32_t)(x))<<DTS_SEMAPHORE_ST_SHIFT))&DTS_SEMAPHORE_ST_MASK)
/* SEMAPHORE_B Bit Fields */
#define DTS_SEMAPHORE_B_ST_B_MASK                0xFFFFFFFFu
#define DTS_SEMAPHORE_B_ST_B_SHIFT               0u
#define DTS_SEMAPHORE_B_ST_B_WIDTH               32u
#define DTS_SEMAPHORE_B_ST_B(x)                  (((uint32_t)(((uint32_t)(x))<<DTS_SEMAPHORE_B_ST_B_SHIFT))&DTS_SEMAPHORE_B_ST_B_MASK)

/*!
 * @}
 */ /* end of group DTS_Register_Masks */


/*!
 * @}
 */ /* end of group DTS_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- EBI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EBI_Peripheral_Access_Layer EBI Peripheral Access Layer
 * @{
 */


/** EBI - Size of Registers Arrays */
#define EBI_CAL_COUNT                            4u

/** EBI - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< EBI Module Configuration Register, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __I  uint32_t TESR;                              /**< EBI Transfer Error Status Register, offset: 0x8 */
  __IO uint32_t BMCR;                              /**< EBI Bus Monitor Control Register, offset: 0xC */
       uint8_t RESERVED_1[48];
  struct {                                         /* offset: 0x40, array step: 0x8 */
    __IO uint32_t BR;                                /**< EBI Calibration Base Register, array offset: 0x40, array step: 0x8 */
    __IO uint32_t OR;                                /**< EBI Calibration Option Register, array offset: 0x44, array step: 0x8 */
  } CAL[EBI_CAL_COUNT];
} EBI_Type, *EBI_MemMapPtr;

 /** Number of instances of the EBI module. */
#define EBI_INSTANCE_COUNT                       (1u)


/* EBI - Peripheral instance base addresses */
/** Peripheral EBI base address */
#define EBI_BASE                                 (0xC3F84000u)
/** Peripheral EBI base pointer */
#define EBI                                      ((EBI_Type *)EBI_BASE)
/** Array initializer of EBI peripheral base addresses */
#define EBI_BASE_ADDRS                           { EBI_BASE }
/** Array initializer of EBI peripheral base pointers */
#define EBI_BASE_PTRS                            { EBI }

/* ----------------------------------------------------------------------------
   -- EBI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EBI_Register_Masks EBI Register Masks
 * @{
 */

/* MCR Bit Fields */
#define EBI_MCR_DBM_MASK                         0x1u
#define EBI_MCR_DBM_SHIFT                        0u
#define EBI_MCR_DBM_WIDTH                        1u
#define EBI_MCR_DBM(x)                           (((uint32_t)(((uint32_t)(x))<<EBI_MCR_DBM_SHIFT))&EBI_MCR_DBM_MASK)
#define EBI_MCR_AD_MUX_MASK                      0x2u
#define EBI_MCR_AD_MUX_SHIFT                     1u
#define EBI_MCR_AD_MUX_WIDTH                     1u
#define EBI_MCR_AD_MUX(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_MCR_AD_MUX_SHIFT))&EBI_MCR_AD_MUX_MASK)
#define EBI_MCR_D16_31_MASK                      0x4u
#define EBI_MCR_D16_31_SHIFT                     2u
#define EBI_MCR_D16_31_WIDTH                     1u
#define EBI_MCR_D16_31(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_MCR_D16_31_SHIFT))&EBI_MCR_D16_31_MASK)
#define EBI_MCR_MDIS_MASK                        0x40u
#define EBI_MCR_MDIS_SHIFT                       6u
#define EBI_MCR_MDIS_WIDTH                       1u
#define EBI_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<EBI_MCR_MDIS_SHIFT))&EBI_MCR_MDIS_MASK)
#define EBI_MCR_ACGE_MASK                        0x8000u
#define EBI_MCR_ACGE_SHIFT                       15u
#define EBI_MCR_ACGE_WIDTH                       1u
#define EBI_MCR_ACGE(x)                          (((uint32_t)(((uint32_t)(x))<<EBI_MCR_ACGE_SHIFT))&EBI_MCR_ACGE_MASK)
/* TESR Bit Fields */
#define EBI_TESR_BMTF_MASK                       0x1u
#define EBI_TESR_BMTF_SHIFT                      0u
#define EBI_TESR_BMTF_WIDTH                      1u
#define EBI_TESR_BMTF(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_TESR_BMTF_SHIFT))&EBI_TESR_BMTF_MASK)
#define EBI_TESR_TEAF_MASK                       0x2u
#define EBI_TESR_TEAF_SHIFT                      1u
#define EBI_TESR_TEAF_WIDTH                      1u
#define EBI_TESR_TEAF(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_TESR_TEAF_SHIFT))&EBI_TESR_TEAF_MASK)
/* BMCR Bit Fields */
#define EBI_BMCR_BME_MASK                        0x80u
#define EBI_BMCR_BME_SHIFT                       7u
#define EBI_BMCR_BME_WIDTH                       1u
#define EBI_BMCR_BME(x)                          (((uint32_t)(((uint32_t)(x))<<EBI_BMCR_BME_SHIFT))&EBI_BMCR_BME_MASK)
#define EBI_BMCR_BMT_MASK                        0xFF00u
#define EBI_BMCR_BMT_SHIFT                       8u
#define EBI_BMCR_BMT_WIDTH                       8u
#define EBI_BMCR_BMT(x)                          (((uint32_t)(((uint32_t)(x))<<EBI_BMCR_BMT_SHIFT))&EBI_BMCR_BMT_MASK)
/* CAL_BR Bit Fields */
#define EBI_CAL_BR_V_MASK                        0x1u
#define EBI_CAL_BR_V_SHIFT                       0u
#define EBI_CAL_BR_V_WIDTH                       1u
#define EBI_CAL_BR_V(x)                          (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_V_SHIFT))&EBI_CAL_BR_V_MASK)
#define EBI_CAL_BR_BI_MASK                       0x2u
#define EBI_CAL_BR_BI_SHIFT                      1u
#define EBI_CAL_BR_BI_WIDTH                      1u
#define EBI_CAL_BR_BI(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_BI_SHIFT))&EBI_CAL_BR_BI_MASK)
#define EBI_CAL_BR_SETA_MASK                     0x4u
#define EBI_CAL_BR_SETA_SHIFT                    2u
#define EBI_CAL_BR_SETA_WIDTH                    1u
#define EBI_CAL_BR_SETA(x)                       (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_SETA_SHIFT))&EBI_CAL_BR_SETA_MASK)
#define EBI_CAL_BR_GCSN_MASK                     0x8u
#define EBI_CAL_BR_GCSN_SHIFT                    3u
#define EBI_CAL_BR_GCSN_WIDTH                    1u
#define EBI_CAL_BR_GCSN(x)                       (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_GCSN_SHIFT))&EBI_CAL_BR_GCSN_MASK)
#define EBI_CAL_BR_TBDIP_MASK                    0x10u
#define EBI_CAL_BR_TBDIP_SHIFT                   4u
#define EBI_CAL_BR_TBDIP_WIDTH                   1u
#define EBI_CAL_BR_TBDIP(x)                      (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_TBDIP_SHIFT))&EBI_CAL_BR_TBDIP_MASK)
#define EBI_CAL_BR_WEBS_MASK                     0x20u
#define EBI_CAL_BR_WEBS_SHIFT                    5u
#define EBI_CAL_BR_WEBS_WIDTH                    1u
#define EBI_CAL_BR_WEBS(x)                       (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_WEBS_SHIFT))&EBI_CAL_BR_WEBS_MASK)
#define EBI_CAL_BR_BL_MASK                       0x40u
#define EBI_CAL_BR_BL_SHIFT                      6u
#define EBI_CAL_BR_BL_WIDTH                      1u
#define EBI_CAL_BR_BL(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_BL_SHIFT))&EBI_CAL_BR_BL_MASK)
#define EBI_CAL_BR_AD_MUX_MASK                   0x80u
#define EBI_CAL_BR_AD_MUX_SHIFT                  7u
#define EBI_CAL_BR_AD_MUX_WIDTH                  1u
#define EBI_CAL_BR_AD_MUX(x)                     (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_AD_MUX_SHIFT))&EBI_CAL_BR_AD_MUX_MASK)
#define EBI_CAL_BR_SBL_MASK                      0x100u
#define EBI_CAL_BR_SBL_SHIFT                     8u
#define EBI_CAL_BR_SBL_WIDTH                     1u
#define EBI_CAL_BR_SBL(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_SBL_SHIFT))&EBI_CAL_BR_SBL_MASK)
#define EBI_CAL_BR_EOE_MASK                      0x600u
#define EBI_CAL_BR_EOE_SHIFT                     9u
#define EBI_CAL_BR_EOE_WIDTH                     2u
#define EBI_CAL_BR_EOE(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_EOE_SHIFT))&EBI_CAL_BR_EOE_MASK)
#define EBI_CAL_BR_PS_MASK                       0x800u
#define EBI_CAL_BR_PS_SHIFT                      11u
#define EBI_CAL_BR_PS_WIDTH                      1u
#define EBI_CAL_BR_PS(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_PS_SHIFT))&EBI_CAL_BR_PS_MASK)
#define EBI_CAL_BR_LWRN_MASK                     0x1000u
#define EBI_CAL_BR_LWRN_SHIFT                    12u
#define EBI_CAL_BR_LWRN_WIDTH                    1u
#define EBI_CAL_BR_LWRN(x)                       (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_LWRN_SHIFT))&EBI_CAL_BR_LWRN_MASK)
#define EBI_CAL_BR_BA_MASK                       0xFFFF8000u
#define EBI_CAL_BR_BA_SHIFT                      15u
#define EBI_CAL_BR_BA_WIDTH                      17u
#define EBI_CAL_BR_BA(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_CAL_BR_BA_SHIFT))&EBI_CAL_BR_BA_MASK)
/* CAL_OR Bit Fields */
#define EBI_CAL_OR_BSCY_MASK                     0x6u
#define EBI_CAL_OR_BSCY_SHIFT                    1u
#define EBI_CAL_OR_BSCY_WIDTH                    2u
#define EBI_CAL_OR_BSCY(x)                       (((uint32_t)(((uint32_t)(x))<<EBI_CAL_OR_BSCY_SHIFT))&EBI_CAL_OR_BSCY_MASK)
#define EBI_CAL_OR_SCY_MASK                      0xF0u
#define EBI_CAL_OR_SCY_SHIFT                     4u
#define EBI_CAL_OR_SCY_WIDTH                     4u
#define EBI_CAL_OR_SCY(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_CAL_OR_SCY_SHIFT))&EBI_CAL_OR_SCY_MASK)
#define EBI_CAL_OR_AWE_MASK                      0x400u
#define EBI_CAL_OR_AWE_SHIFT                     10u
#define EBI_CAL_OR_AWE_WIDTH                     1u
#define EBI_CAL_OR_AWE(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_CAL_OR_AWE_SHIFT))&EBI_CAL_OR_AWE_MASK)
#define EBI_CAL_OR_APS_MASK                      0x1000u
#define EBI_CAL_OR_APS_SHIFT                     12u
#define EBI_CAL_OR_APS_WIDTH                     1u
#define EBI_CAL_OR_APS(x)                        (((uint32_t)(((uint32_t)(x))<<EBI_CAL_OR_APS_SHIFT))&EBI_CAL_OR_APS_MASK)
#define EBI_CAL_OR_AM_MASK                       0xFFFF8000u
#define EBI_CAL_OR_AM_SHIFT                      15u
#define EBI_CAL_OR_AM_WIDTH                      17u
#define EBI_CAL_OR_AM(x)                         (((uint32_t)(((uint32_t)(x))<<EBI_CAL_OR_AM_SHIFT))&EBI_CAL_OR_AM_MASK)

/*!
 * @}
 */ /* end of group EBI_Register_Masks */


/*!
 * @}
 */ /* end of group EBI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- EIM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EIM_Peripheral_Access_Layer EIM Peripheral Access Layer
 * @{
 */


/** EIM - Size of Registers Arrays */
#define EIM_EICHDn_COUNT                         6u

/** EIM - Register Layout Typedef */
typedef struct {
  __IO uint32_t EIMCR;                             /**< Error Injection Module Configuration Register, offset: 0x0 */
  __IO uint32_t EICHEN;                            /**< Error Injection Channel Enable register, offset: 0x4 */
       uint8_t RESERVED_0[248];
  struct {                                         /* offset: 0x100, array step: 0x100 */
    __IO uint32_t WORD0;                             /**< Error Injection Channel Descriptor, Word0, array offset: 0x100, array step: 0x100 */
    __IO uint32_t WORD1;                             /**< Error Injection Channel Descriptor, Word1, array offset: 0x104, array step: 0x100 */
    __IO uint32_t WORD2;                             /**< Error Injection Channel Descriptor, Word2, array offset: 0x108, array step: 0x100 */
         uint8_t RESERVED_0[244];
  } EICHDn[EIM_EICHDn_COUNT];
} EIM_Type, *EIM_MemMapPtr;

 /** Number of instances of the EIM module. */
#define EIM_INSTANCE_COUNT                       (1u)


/* EIM - Peripheral instance base addresses */
/** Peripheral EIM base address */
#define EIM_BASE                                 (0xFFF64000u)
/** Peripheral EIM base pointer */
#define EIM                                      ((EIM_Type *)EIM_BASE)
/** Array initializer of EIM peripheral base addresses */
#define EIM_BASE_ADDRS                           { EIM_BASE }
/** Array initializer of EIM peripheral base pointers */
#define EIM_BASE_PTRS                            { EIM }

/* ----------------------------------------------------------------------------
   -- EIM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EIM_Register_Masks EIM Register Masks
 * @{
 */

/* EIMCR Bit Fields */
#define EIM_EIMCR_GEIEN_MASK                     0x1u
#define EIM_EIMCR_GEIEN_SHIFT                    0u
#define EIM_EIMCR_GEIEN_WIDTH                    1u
#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))<<EIM_EIMCR_GEIEN_SHIFT))&EIM_EIMCR_GEIEN_MASK)
/* EICHEN Bit Fields */
#define EIM_EICHEN_EICH5EN_MASK                  0x4000000u
#define EIM_EICHEN_EICH5EN_SHIFT                 26u
#define EIM_EICHEN_EICH5EN_WIDTH                 1u
#define EIM_EICHEN_EICH5EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH5EN_SHIFT))&EIM_EICHEN_EICH5EN_MASK)
#define EIM_EICHEN_EICH4EN_MASK                  0x8000000u
#define EIM_EICHEN_EICH4EN_SHIFT                 27u
#define EIM_EICHEN_EICH4EN_WIDTH                 1u
#define EIM_EICHEN_EICH4EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH4EN_SHIFT))&EIM_EICHEN_EICH4EN_MASK)
#define EIM_EICHEN_EICH3EN_MASK                  0x10000000u
#define EIM_EICHEN_EICH3EN_SHIFT                 28u
#define EIM_EICHEN_EICH3EN_WIDTH                 1u
#define EIM_EICHEN_EICH3EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH3EN_SHIFT))&EIM_EICHEN_EICH3EN_MASK)
#define EIM_EICHEN_EICH2EN_MASK                  0x20000000u
#define EIM_EICHEN_EICH2EN_SHIFT                 29u
#define EIM_EICHEN_EICH2EN_WIDTH                 1u
#define EIM_EICHEN_EICH2EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH2EN_SHIFT))&EIM_EICHEN_EICH2EN_MASK)
#define EIM_EICHEN_EICH1EN_MASK                  0x40000000u
#define EIM_EICHEN_EICH1EN_SHIFT                 30u
#define EIM_EICHEN_EICH1EN_WIDTH                 1u
#define EIM_EICHEN_EICH1EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH1EN_SHIFT))&EIM_EICHEN_EICH1EN_MASK)
#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u
#define EIM_EICHEN_EICH0EN_SHIFT                 31u
#define EIM_EICHEN_EICH0EN_WIDTH                 1u
#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))<<EIM_EICHEN_EICH0EN_SHIFT))&EIM_EICHEN_EICH0EN_MASK)
/* EICHDn_WORD0 Bit Fields */
#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFF000000u
#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       24u
#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       8u
#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))<<EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)
/* EICHDn_WORD1 Bit Fields */
#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu
#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u
#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u
#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))<<EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)
/* EICHDn_WORD2 Bit Fields */
#define EIM_EICHDn_WORD2_B4_7DATA_MASK_MASK      0xFFFFFFFFu
#define EIM_EICHDn_WORD2_B4_7DATA_MASK_SHIFT     0u
#define EIM_EICHDn_WORD2_B4_7DATA_MASK_WIDTH     32u
#define EIM_EICHDn_WORD2_B4_7DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))<<EIM_EICHDn_WORD2_B4_7DATA_MASK_SHIFT))&EIM_EICHDn_WORD2_B4_7DATA_MASK_MASK)

/*!
 * @}
 */ /* end of group EIM_Register_Masks */


/*!
 * @}
 */ /* end of group EIM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- EQADC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EQADC_Peripheral_Access_Layer EQADC Peripheral Access Layer
 * @{
 */


/** EQADC - Size of Registers Arrays */
#define EQADC_CFPR_COUNT                         6u
#define EQADC_RFPR_COUNT                         6u
#define EQADC_FISR_COUNT                         6u
#define EQADC_CF0R_COUNT                         4u
#define EQADC_CF0ER_COUNT                        4u
#define EQADC_CF1R_COUNT                         4u
#define EQADC_CF2R_COUNT                         4u
#define EQADC_CF3R_COUNT                         4u
#define EQADC_CF4R_COUNT                         4u
#define EQADC_CF5R_COUNT                         4u
#define EQADC_RF0R_COUNT                         4u
#define EQADC_RF1R_COUNT                         4u
#define EQADC_RF2R_COUNT                         4u
#define EQADC_RF3R_COUNT                         4u
#define EQADC_RF4R_COUNT                         4u
#define EQADC_RF5R_COUNT                         4u

/** EQADC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< EQADC Module Configuration Register, offset: 0x0 */
  __I  uint32_t TST;                               /**< EQADC Test Register, offset: 0x4 */
       uint8_t RESERVED_0[4];
  __IO uint32_t ETDFR;                             /**< EQADC External Trigger Digital Filter Register, offset: 0xC */
  __O  uint32_t CFPR[EQADC_CFPR_COUNT];            /**< EQADC CFIFO Push Register, array offset: 0x10, array step: 0x4 */
       uint8_t RESERVED_1[8];
  __I  uint32_t RFPR[EQADC_RFPR_COUNT];            /**< EQADC Result FIFO Pop Register, array offset: 0x30, array step: 0x4 */
       uint8_t RESERVED_2[8];
  __IO uint32_t CFCR0;                             /**< EQADC CFIFO Control Register 0, offset: 0x50 */
  __IO uint32_t CFCR1;                             /**< EQADC CFIFO Control Register 1, offset: 0x54 */
  __IO uint32_t CFCR2;                             /**< EQADC CFIFO Control Register 2, offset: 0x58 */
       uint8_t RESERVED_3[4];
  __IO uint32_t IDCR0;                             /**< EQADC Interrupt and DMA Control Register 0, offset: 0x60 */
  __IO uint32_t IDCR1;                             /**< EQADC Interrupt and DMA Control Register 1, offset: 0x64 */
  __IO uint32_t IDCR2;                             /**< EQADC Interrupt and DMA Control Register 2, offset: 0x68 */
       uint8_t RESERVED_4[4];
  __IO uint32_t FISR[EQADC_FISR_COUNT];            /**< EQADC FIFO and Interrupt Status Register, array offset: 0x70, array step: 0x4 */
       uint8_t RESERVED_5[8];
  __IO uint32_t CFTCR0;                            /**< EQADC CFIFO Transfer Counter Register 0, offset: 0x90 */
  __IO uint32_t CFTCR1;                            /**< EQADC CFIFO Transfer Counter Register 1, offset: 0x94 */
  __IO uint32_t CFTCR2;                            /**< EQADC CFIFO Transfer Counter Register 2, offset: 0x98 */
       uint8_t RESERVED_6[4];
  __I  uint32_t CFSSR0;                            /**< EQADC CFIFO Status Snapshot Register 0, offset: 0xA0 */
  __I  uint32_t CFSSR1;                            /**< EQADC CFIFO Status Snapshot Register 1, offset: 0xA4 */
       uint8_t RESERVED_7[4];
  __I  uint32_t CFSR;                              /**< EQADC CFIFO Status Register, offset: 0xAC */
       uint8_t RESERVED_8[32];
  __IO uint32_t STACCCR;                           /**< EQADC STAC Bus Client Configuration Register, offset: 0xD0 */
       uint8_t RESERVED_9[44];
  __I  uint32_t CF0R[EQADC_CF0R_COUNT];            /**< EQADC CFIFO0 Register, array offset: 0x100, array step: 0x4 */
  __I  uint32_t CF0ER[EQADC_CF0ER_COUNT];          /**< EQADC CFIFO0 Extension Register, array offset: 0x110, array step: 0x4 */
       uint8_t RESERVED_10[32];
  __I  uint32_t CF1R[EQADC_CF1R_COUNT];            /**< EQADC CFIFO1 Register, array offset: 0x140, array step: 0x4 */
       uint8_t RESERVED_11[48];
  __I  uint32_t CF2R[EQADC_CF2R_COUNT];            /**< EQADC CFIFO2 Register, array offset: 0x180, array step: 0x4 */
       uint8_t RESERVED_12[48];
  __I  uint32_t CF3R[EQADC_CF3R_COUNT];            /**< EQADC CFIFO3 Register, array offset: 0x1C0, array step: 0x4 */
       uint8_t RESERVED_13[48];
  __I  uint32_t CF4R[EQADC_CF4R_COUNT];            /**< EQADC CFIFO4 Register, array offset: 0x200, array step: 0x4 */
       uint8_t RESERVED_14[48];
  __I  uint32_t CF5R[EQADC_CF5R_COUNT];            /**< EQADC CFIFO5 Register, array offset: 0x240, array step: 0x4 */
       uint8_t RESERVED_15[176];
  __I  uint32_t RF0R[EQADC_RF0R_COUNT];            /**< EQADC RFIFO0 Register, array offset: 0x300, array step: 0x4 */
       uint8_t RESERVED_16[48];
  __I  uint32_t RF1R[EQADC_RF1R_COUNT];            /**< EQADC RFIFO1 Register, array offset: 0x340, array step: 0x4 */
       uint8_t RESERVED_17[48];
  __I  uint32_t RF2R[EQADC_RF2R_COUNT];            /**< EQADC RFIFO2 Register, array offset: 0x380, array step: 0x4 */
       uint8_t RESERVED_18[48];
  __I  uint32_t RF3R[EQADC_RF3R_COUNT];            /**< EQADC RFIFO3 Register, array offset: 0x3C0, array step: 0x4 */
       uint8_t RESERVED_19[48];
  __I  uint32_t RF4R[EQADC_RF4R_COUNT];            /**< EQADC RFIFO4 Register, array offset: 0x400, array step: 0x4 */
       uint8_t RESERVED_20[48];
  __I  uint32_t RF5R[EQADC_RF5R_COUNT];            /**< EQADC RFIFO5 Register, array offset: 0x440, array step: 0x4 */
} EQADC_Type, *EQADC_MemMapPtr;

 /** Number of instances of the EQADC module. */
#define EQADC_INSTANCE_COUNT                     (2u)


/* EQADC - Peripheral instance base addresses */
/** Peripheral EQADC_0 base address */
#define EQADC_0_BASE                             (0xFFF80000u)
/** Peripheral EQADC_0 base pointer */
#define EQADC_0                                  ((EQADC_Type *)EQADC_0_BASE)
/** Peripheral EQADC_1 base address */
#define EQADC_1_BASE                             (0xC3E54000u)
/** Peripheral EQADC_1 base pointer */
#define EQADC_1                                  ((EQADC_Type *)EQADC_1_BASE)
/** Array initializer of EQADC peripheral base addresses */
#define EQADC_BASE_ADDRS                         { EQADC_0_BASE, EQADC_1_BASE }
/** Array initializer of EQADC peripheral base pointers */
#define EQADC_BASE_PTRS                          { EQADC_0, EQADC_1 }

/* ----------------------------------------------------------------------------
   -- EQADC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup EQADC_Register_Masks EQADC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define EQADC_MCR_DBG_MASK                       0x3u
#define EQADC_MCR_DBG_SHIFT                      0u
#define EQADC_MCR_DBG_WIDTH                      2u
#define EQADC_MCR_DBG(x)                         (((uint32_t)(((uint32_t)(x))<<EQADC_MCR_DBG_SHIFT))&EQADC_MCR_DBG_MASK)
#define EQADC_MCR_DAM_MASK                       0x20u
#define EQADC_MCR_DAM_SHIFT                      5u
#define EQADC_MCR_DAM_WIDTH                      1u
#define EQADC_MCR_DAM(x)                         (((uint32_t)(((uint32_t)(x))<<EQADC_MCR_DAM_SHIFT))&EQADC_MCR_DAM_MASK)
#define EQADC_MCR_ICEA1_MASK                     0x40u
#define EQADC_MCR_ICEA1_SHIFT                    6u
#define EQADC_MCR_ICEA1_WIDTH                    1u
#define EQADC_MCR_ICEA1(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_MCR_ICEA1_SHIFT))&EQADC_MCR_ICEA1_MASK)
#define EQADC_MCR_ICEA0_MASK                     0x80u
#define EQADC_MCR_ICEA0_SHIFT                    7u
#define EQADC_MCR_ICEA0_WIDTH                    1u
#define EQADC_MCR_ICEA0(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_MCR_ICEA0_SHIFT))&EQADC_MCR_ICEA0_MASK)
/* ETDFR Bit Fields */
#define EQADC_ETDFR_DFL_MASK                     0xFu
#define EQADC_ETDFR_DFL_SHIFT                    0u
#define EQADC_ETDFR_DFL_WIDTH                    4u
#define EQADC_ETDFR_DFL(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_ETDFR_DFL_SHIFT))&EQADC_ETDFR_DFL_MASK)
/* CFPR Bit Fields */
#define EQADC_CFPR_CF_PUSHX_MASK                 0xFFFFFFFFu
#define EQADC_CFPR_CF_PUSHX_SHIFT                0u
#define EQADC_CFPR_CF_PUSHX_WIDTH                32u
#define EQADC_CFPR_CF_PUSHX(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFPR_CF_PUSHX_SHIFT))&EQADC_CFPR_CF_PUSHX_MASK)
/* RFPR Bit Fields */
#define EQADC_RFPR_RF_POPX_MASK                  0xFFFFu
#define EQADC_RFPR_RF_POPX_SHIFT                 0u
#define EQADC_RFPR_RF_POPX_WIDTH                 16u
#define EQADC_RFPR_RF_POPX(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_RFPR_RF_POPX_SHIFT))&EQADC_RFPR_RF_POPX_MASK)
/* CFCR0 Bit Fields */
#define EQADC_CFCR0_MODE1_MASK                   0xF0u
#define EQADC_CFCR0_MODE1_SHIFT                  4u
#define EQADC_CFCR0_MODE1_WIDTH                  4u
#define EQADC_CFCR0_MODE1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_MODE1_SHIFT))&EQADC_CFCR0_MODE1_MASK)
#define EQADC_CFCR0_CFINV1_MASK                  0x200u
#define EQADC_CFCR0_CFINV1_SHIFT                 9u
#define EQADC_CFCR0_CFINV1_WIDTH                 1u
#define EQADC_CFCR0_CFINV1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_CFINV1_SHIFT))&EQADC_CFCR0_CFINV1_MASK)
#define EQADC_CFCR0_SSE1_MASK                    0x400u
#define EQADC_CFCR0_SSE1_SHIFT                   10u
#define EQADC_CFCR0_SSE1_WIDTH                   1u
#define EQADC_CFCR0_SSE1(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_SSE1_SHIFT))&EQADC_CFCR0_SSE1_MASK)
#define EQADC_CFCR0_AMODE0_MASK                  0xF0000u
#define EQADC_CFCR0_AMODE0_SHIFT                 16u
#define EQADC_CFCR0_AMODE0_WIDTH                 4u
#define EQADC_CFCR0_AMODE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_AMODE0_SHIFT))&EQADC_CFCR0_AMODE0_MASK)
#define EQADC_CFCR0_MODE0_MASK                   0xF00000u
#define EQADC_CFCR0_MODE0_SHIFT                  20u
#define EQADC_CFCR0_MODE0_WIDTH                  4u
#define EQADC_CFCR0_MODE0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_MODE0_SHIFT))&EQADC_CFCR0_MODE0_MASK)
#define EQADC_CFCR0_CFINV0_MASK                  0x2000000u
#define EQADC_CFCR0_CFINV0_SHIFT                 25u
#define EQADC_CFCR0_CFINV0_WIDTH                 1u
#define EQADC_CFCR0_CFINV0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_CFINV0_SHIFT))&EQADC_CFCR0_CFINV0_MASK)
#define EQADC_CFCR0_SSE0_MASK                    0x4000000u
#define EQADC_CFCR0_SSE0_SHIFT                   26u
#define EQADC_CFCR0_SSE0_WIDTH                   1u
#define EQADC_CFCR0_SSE0(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_SSE0_SHIFT))&EQADC_CFCR0_SSE0_MASK)
#define EQADC_CFCR0_STRME0_MASK                  0x8000000u
#define EQADC_CFCR0_STRME0_SHIFT                 27u
#define EQADC_CFCR0_STRME0_WIDTH                 1u
#define EQADC_CFCR0_STRME0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_STRME0_SHIFT))&EQADC_CFCR0_STRME0_MASK)
#define EQADC_CFCR0_CFEEE0_MASK                  0x10000000u
#define EQADC_CFCR0_CFEEE0_SHIFT                 28u
#define EQADC_CFCR0_CFEEE0_WIDTH                 1u
#define EQADC_CFCR0_CFEEE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR0_CFEEE0_SHIFT))&EQADC_CFCR0_CFEEE0_MASK)
/* CFCR1 Bit Fields */
#define EQADC_CFCR1_MODE3_MASK                   0xF0u
#define EQADC_CFCR1_MODE3_SHIFT                  4u
#define EQADC_CFCR1_MODE3_WIDTH                  4u
#define EQADC_CFCR1_MODE3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_MODE3_SHIFT))&EQADC_CFCR1_MODE3_MASK)
#define EQADC_CFCR1_CFINV3_MASK                  0x200u
#define EQADC_CFCR1_CFINV3_SHIFT                 9u
#define EQADC_CFCR1_CFINV3_WIDTH                 1u
#define EQADC_CFCR1_CFINV3(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_CFINV3_SHIFT))&EQADC_CFCR1_CFINV3_MASK)
#define EQADC_CFCR1_SSE3_MASK                    0x400u
#define EQADC_CFCR1_SSE3_SHIFT                   10u
#define EQADC_CFCR1_SSE3_WIDTH                   1u
#define EQADC_CFCR1_SSE3(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_SSE3_SHIFT))&EQADC_CFCR1_SSE3_MASK)
#define EQADC_CFCR1_MODE2_MASK                   0xF00000u
#define EQADC_CFCR1_MODE2_SHIFT                  20u
#define EQADC_CFCR1_MODE2_WIDTH                  4u
#define EQADC_CFCR1_MODE2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_MODE2_SHIFT))&EQADC_CFCR1_MODE2_MASK)
#define EQADC_CFCR1_CFINV2_MASK                  0x2000000u
#define EQADC_CFCR1_CFINV2_SHIFT                 25u
#define EQADC_CFCR1_CFINV2_WIDTH                 1u
#define EQADC_CFCR1_CFINV2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_CFINV2_SHIFT))&EQADC_CFCR1_CFINV2_MASK)
#define EQADC_CFCR1_SSE2_MASK                    0x4000000u
#define EQADC_CFCR1_SSE2_SHIFT                   26u
#define EQADC_CFCR1_SSE2_WIDTH                   1u
#define EQADC_CFCR1_SSE2(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR1_SSE2_SHIFT))&EQADC_CFCR1_SSE2_MASK)
/* CFCR2 Bit Fields */
#define EQADC_CFCR2_MODE5_MASK                   0xF0u
#define EQADC_CFCR2_MODE5_SHIFT                  4u
#define EQADC_CFCR2_MODE5_WIDTH                  4u
#define EQADC_CFCR2_MODE5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_MODE5_SHIFT))&EQADC_CFCR2_MODE5_MASK)
#define EQADC_CFCR2_CFINV5_MASK                  0x200u
#define EQADC_CFCR2_CFINV5_SHIFT                 9u
#define EQADC_CFCR2_CFINV5_WIDTH                 1u
#define EQADC_CFCR2_CFINV5(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_CFINV5_SHIFT))&EQADC_CFCR2_CFINV5_MASK)
#define EQADC_CFCR2_SSE5_MASK                    0x400u
#define EQADC_CFCR2_SSE5_SHIFT                   10u
#define EQADC_CFCR2_SSE5_WIDTH                   1u
#define EQADC_CFCR2_SSE5(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_SSE5_SHIFT))&EQADC_CFCR2_SSE5_MASK)
#define EQADC_CFCR2_MODE4_MASK                   0xF00000u
#define EQADC_CFCR2_MODE4_SHIFT                  20u
#define EQADC_CFCR2_MODE4_WIDTH                  4u
#define EQADC_CFCR2_MODE4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_MODE4_SHIFT))&EQADC_CFCR2_MODE4_MASK)
#define EQADC_CFCR2_CFINV4_MASK                  0x2000000u
#define EQADC_CFCR2_CFINV4_SHIFT                 25u
#define EQADC_CFCR2_CFINV4_WIDTH                 1u
#define EQADC_CFCR2_CFINV4(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_CFINV4_SHIFT))&EQADC_CFCR2_CFINV4_MASK)
#define EQADC_CFCR2_SSE4_MASK                    0x4000000u
#define EQADC_CFCR2_SSE4_SHIFT                   26u
#define EQADC_CFCR2_SSE4_WIDTH                   1u
#define EQADC_CFCR2_SSE4(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_CFCR2_SSE4_SHIFT))&EQADC_CFCR2_SSE4_MASK)
/* IDCR0 Bit Fields */
#define EQADC_IDCR0_RFDS1_MASK                   0x1u
#define EQADC_IDCR0_RFDS1_SHIFT                  0u
#define EQADC_IDCR0_RFDS1_WIDTH                  1u
#define EQADC_IDCR0_RFDS1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFDS1_SHIFT))&EQADC_IDCR0_RFDS1_MASK)
#define EQADC_IDCR0_RFDE1_MASK                   0x2u
#define EQADC_IDCR0_RFDE1_SHIFT                  1u
#define EQADC_IDCR0_RFDE1_WIDTH                  1u
#define EQADC_IDCR0_RFDE1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFDE1_SHIFT))&EQADC_IDCR0_RFDE1_MASK)
#define EQADC_IDCR0_RFOIE1_MASK                  0x8u
#define EQADC_IDCR0_RFOIE1_SHIFT                 3u
#define EQADC_IDCR0_RFOIE1_WIDTH                 1u
#define EQADC_IDCR0_RFOIE1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFOIE1_SHIFT))&EQADC_IDCR0_RFOIE1_MASK)
#define EQADC_IDCR0_CFFS1_MASK                   0x100u
#define EQADC_IDCR0_CFFS1_SHIFT                  8u
#define EQADC_IDCR0_CFFS1_WIDTH                  1u
#define EQADC_IDCR0_CFFS1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFFS1_SHIFT))&EQADC_IDCR0_CFFS1_MASK)
#define EQADC_IDCR0_CFFE1_MASK                   0x200u
#define EQADC_IDCR0_CFFE1_SHIFT                  9u
#define EQADC_IDCR0_CFFE1_WIDTH                  1u
#define EQADC_IDCR0_CFFE1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFFE1_SHIFT))&EQADC_IDCR0_CFFE1_MASK)
#define EQADC_IDCR0_CFUIE1_MASK                  0x800u
#define EQADC_IDCR0_CFUIE1_SHIFT                 11u
#define EQADC_IDCR0_CFUIE1_WIDTH                 1u
#define EQADC_IDCR0_CFUIE1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFUIE1_SHIFT))&EQADC_IDCR0_CFUIE1_MASK)
#define EQADC_IDCR0_EOQIE1_MASK                  0x1000u
#define EQADC_IDCR0_EOQIE1_SHIFT                 12u
#define EQADC_IDCR0_EOQIE1_WIDTH                 1u
#define EQADC_IDCR0_EOQIE1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_EOQIE1_SHIFT))&EQADC_IDCR0_EOQIE1_MASK)
#define EQADC_IDCR0_PIE1_MASK                    0x2000u
#define EQADC_IDCR0_PIE1_SHIFT                   13u
#define EQADC_IDCR0_PIE1_WIDTH                   1u
#define EQADC_IDCR0_PIE1(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_PIE1_SHIFT))&EQADC_IDCR0_PIE1_MASK)
#define EQADC_IDCR0_TORIE1_MASK                  0x4000u
#define EQADC_IDCR0_TORIE1_SHIFT                 14u
#define EQADC_IDCR0_TORIE1_WIDTH                 1u
#define EQADC_IDCR0_TORIE1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_TORIE1_SHIFT))&EQADC_IDCR0_TORIE1_MASK)
#define EQADC_IDCR0_NCIE1_MASK                   0x8000u
#define EQADC_IDCR0_NCIE1_SHIFT                  15u
#define EQADC_IDCR0_NCIE1_WIDTH                  1u
#define EQADC_IDCR0_NCIE1(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_NCIE1_SHIFT))&EQADC_IDCR0_NCIE1_MASK)
#define EQADC_IDCR0_RFDS0_MASK                   0x10000u
#define EQADC_IDCR0_RFDS0_SHIFT                  16u
#define EQADC_IDCR0_RFDS0_WIDTH                  1u
#define EQADC_IDCR0_RFDS0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFDS0_SHIFT))&EQADC_IDCR0_RFDS0_MASK)
#define EQADC_IDCR0_RFDE0_MASK                   0x20000u
#define EQADC_IDCR0_RFDE0_SHIFT                  17u
#define EQADC_IDCR0_RFDE0_WIDTH                  1u
#define EQADC_IDCR0_RFDE0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFDE0_SHIFT))&EQADC_IDCR0_RFDE0_MASK)
#define EQADC_IDCR0_RFOIE0_MASK                  0x80000u
#define EQADC_IDCR0_RFOIE0_SHIFT                 19u
#define EQADC_IDCR0_RFOIE0_WIDTH                 1u
#define EQADC_IDCR0_RFOIE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_RFOIE0_SHIFT))&EQADC_IDCR0_RFOIE0_MASK)
#define EQADC_IDCR0_CFFS0_MASK                   0x1000000u
#define EQADC_IDCR0_CFFS0_SHIFT                  24u
#define EQADC_IDCR0_CFFS0_WIDTH                  1u
#define EQADC_IDCR0_CFFS0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFFS0_SHIFT))&EQADC_IDCR0_CFFS0_MASK)
#define EQADC_IDCR0_CFFE0_MASK                   0x2000000u
#define EQADC_IDCR0_CFFE0_SHIFT                  25u
#define EQADC_IDCR0_CFFE0_WIDTH                  1u
#define EQADC_IDCR0_CFFE0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFFE0_SHIFT))&EQADC_IDCR0_CFFE0_MASK)
#define EQADC_IDCR0_CFUIE0_MASK                  0x8000000u
#define EQADC_IDCR0_CFUIE0_SHIFT                 27u
#define EQADC_IDCR0_CFUIE0_WIDTH                 1u
#define EQADC_IDCR0_CFUIE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_CFUIE0_SHIFT))&EQADC_IDCR0_CFUIE0_MASK)
#define EQADC_IDCR0_EOQIE0_MASK                  0x10000000u
#define EQADC_IDCR0_EOQIE0_SHIFT                 28u
#define EQADC_IDCR0_EOQIE0_WIDTH                 1u
#define EQADC_IDCR0_EOQIE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_EOQIE0_SHIFT))&EQADC_IDCR0_EOQIE0_MASK)
#define EQADC_IDCR0_PIE0_MASK                    0x20000000u
#define EQADC_IDCR0_PIE0_SHIFT                   29u
#define EQADC_IDCR0_PIE0_WIDTH                   1u
#define EQADC_IDCR0_PIE0(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_PIE0_SHIFT))&EQADC_IDCR0_PIE0_MASK)
#define EQADC_IDCR0_TORIE0_MASK                  0x40000000u
#define EQADC_IDCR0_TORIE0_SHIFT                 30u
#define EQADC_IDCR0_TORIE0_WIDTH                 1u
#define EQADC_IDCR0_TORIE0(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_TORIE0_SHIFT))&EQADC_IDCR0_TORIE0_MASK)
#define EQADC_IDCR0_NCIE0_MASK                   0x80000000u
#define EQADC_IDCR0_NCIE0_SHIFT                  31u
#define EQADC_IDCR0_NCIE0_WIDTH                  1u
#define EQADC_IDCR0_NCIE0(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR0_NCIE0_SHIFT))&EQADC_IDCR0_NCIE0_MASK)
/* IDCR1 Bit Fields */
#define EQADC_IDCR1_RFDS3_MASK                   0x1u
#define EQADC_IDCR1_RFDS3_SHIFT                  0u
#define EQADC_IDCR1_RFDS3_WIDTH                  1u
#define EQADC_IDCR1_RFDS3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFDS3_SHIFT))&EQADC_IDCR1_RFDS3_MASK)
#define EQADC_IDCR1_RFDE3_MASK                   0x2u
#define EQADC_IDCR1_RFDE3_SHIFT                  1u
#define EQADC_IDCR1_RFDE3_WIDTH                  1u
#define EQADC_IDCR1_RFDE3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFDE3_SHIFT))&EQADC_IDCR1_RFDE3_MASK)
#define EQADC_IDCR1_RFOIE3_MASK                  0x8u
#define EQADC_IDCR1_RFOIE3_SHIFT                 3u
#define EQADC_IDCR1_RFOIE3_WIDTH                 1u
#define EQADC_IDCR1_RFOIE3(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFOIE3_SHIFT))&EQADC_IDCR1_RFOIE3_MASK)
#define EQADC_IDCR1_CFFS3_MASK                   0x100u
#define EQADC_IDCR1_CFFS3_SHIFT                  8u
#define EQADC_IDCR1_CFFS3_WIDTH                  1u
#define EQADC_IDCR1_CFFS3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFFS3_SHIFT))&EQADC_IDCR1_CFFS3_MASK)
#define EQADC_IDCR1_CFFE3_MASK                   0x200u
#define EQADC_IDCR1_CFFE3_SHIFT                  9u
#define EQADC_IDCR1_CFFE3_WIDTH                  1u
#define EQADC_IDCR1_CFFE3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFFE3_SHIFT))&EQADC_IDCR1_CFFE3_MASK)
#define EQADC_IDCR1_CFUIE3_MASK                  0x800u
#define EQADC_IDCR1_CFUIE3_SHIFT                 11u
#define EQADC_IDCR1_CFUIE3_WIDTH                 1u
#define EQADC_IDCR1_CFUIE3(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFUIE3_SHIFT))&EQADC_IDCR1_CFUIE3_MASK)
#define EQADC_IDCR1_EOQIE3_MASK                  0x1000u
#define EQADC_IDCR1_EOQIE3_SHIFT                 12u
#define EQADC_IDCR1_EOQIE3_WIDTH                 1u
#define EQADC_IDCR1_EOQIE3(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_EOQIE3_SHIFT))&EQADC_IDCR1_EOQIE3_MASK)
#define EQADC_IDCR1_PIE3_MASK                    0x2000u
#define EQADC_IDCR1_PIE3_SHIFT                   13u
#define EQADC_IDCR1_PIE3_WIDTH                   1u
#define EQADC_IDCR1_PIE3(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_PIE3_SHIFT))&EQADC_IDCR1_PIE3_MASK)
#define EQADC_IDCR1_TORIE3_MASK                  0x4000u
#define EQADC_IDCR1_TORIE3_SHIFT                 14u
#define EQADC_IDCR1_TORIE3_WIDTH                 1u
#define EQADC_IDCR1_TORIE3(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_TORIE3_SHIFT))&EQADC_IDCR1_TORIE3_MASK)
#define EQADC_IDCR1_NCIE3_MASK                   0x8000u
#define EQADC_IDCR1_NCIE3_SHIFT                  15u
#define EQADC_IDCR1_NCIE3_WIDTH                  1u
#define EQADC_IDCR1_NCIE3(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_NCIE3_SHIFT))&EQADC_IDCR1_NCIE3_MASK)
#define EQADC_IDCR1_RFDS2_MASK                   0x10000u
#define EQADC_IDCR1_RFDS2_SHIFT                  16u
#define EQADC_IDCR1_RFDS2_WIDTH                  1u
#define EQADC_IDCR1_RFDS2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFDS2_SHIFT))&EQADC_IDCR1_RFDS2_MASK)
#define EQADC_IDCR1_RFDE2_MASK                   0x20000u
#define EQADC_IDCR1_RFDE2_SHIFT                  17u
#define EQADC_IDCR1_RFDE2_WIDTH                  1u
#define EQADC_IDCR1_RFDE2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFDE2_SHIFT))&EQADC_IDCR1_RFDE2_MASK)
#define EQADC_IDCR1_RFOIE2_MASK                  0x80000u
#define EQADC_IDCR1_RFOIE2_SHIFT                 19u
#define EQADC_IDCR1_RFOIE2_WIDTH                 1u
#define EQADC_IDCR1_RFOIE2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_RFOIE2_SHIFT))&EQADC_IDCR1_RFOIE2_MASK)
#define EQADC_IDCR1_CFFS2_MASK                   0x1000000u
#define EQADC_IDCR1_CFFS2_SHIFT                  24u
#define EQADC_IDCR1_CFFS2_WIDTH                  1u
#define EQADC_IDCR1_CFFS2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFFS2_SHIFT))&EQADC_IDCR1_CFFS2_MASK)
#define EQADC_IDCR1_CFFE2_MASK                   0x2000000u
#define EQADC_IDCR1_CFFE2_SHIFT                  25u
#define EQADC_IDCR1_CFFE2_WIDTH                  1u
#define EQADC_IDCR1_CFFE2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFFE2_SHIFT))&EQADC_IDCR1_CFFE2_MASK)
#define EQADC_IDCR1_CFUIE2_MASK                  0x8000000u
#define EQADC_IDCR1_CFUIE2_SHIFT                 27u
#define EQADC_IDCR1_CFUIE2_WIDTH                 1u
#define EQADC_IDCR1_CFUIE2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_CFUIE2_SHIFT))&EQADC_IDCR1_CFUIE2_MASK)
#define EQADC_IDCR1_EOQIE2_MASK                  0x10000000u
#define EQADC_IDCR1_EOQIE2_SHIFT                 28u
#define EQADC_IDCR1_EOQIE2_WIDTH                 1u
#define EQADC_IDCR1_EOQIE2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_EOQIE2_SHIFT))&EQADC_IDCR1_EOQIE2_MASK)
#define EQADC_IDCR1_PIE2_MASK                    0x20000000u
#define EQADC_IDCR1_PIE2_SHIFT                   29u
#define EQADC_IDCR1_PIE2_WIDTH                   1u
#define EQADC_IDCR1_PIE2(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_PIE2_SHIFT))&EQADC_IDCR1_PIE2_MASK)
#define EQADC_IDCR1_TORIE2_MASK                  0x40000000u
#define EQADC_IDCR1_TORIE2_SHIFT                 30u
#define EQADC_IDCR1_TORIE2_WIDTH                 1u
#define EQADC_IDCR1_TORIE2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_TORIE2_SHIFT))&EQADC_IDCR1_TORIE2_MASK)
#define EQADC_IDCR1_NCIE2_MASK                   0x80000000u
#define EQADC_IDCR1_NCIE2_SHIFT                  31u
#define EQADC_IDCR1_NCIE2_WIDTH                  1u
#define EQADC_IDCR1_NCIE2(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR1_NCIE2_SHIFT))&EQADC_IDCR1_NCIE2_MASK)
/* IDCR2 Bit Fields */
#define EQADC_IDCR2_RFDS5_MASK                   0x1u
#define EQADC_IDCR2_RFDS5_SHIFT                  0u
#define EQADC_IDCR2_RFDS5_WIDTH                  1u
#define EQADC_IDCR2_RFDS5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFDS5_SHIFT))&EQADC_IDCR2_RFDS5_MASK)
#define EQADC_IDCR2_RFDE5_MASK                   0x2u
#define EQADC_IDCR2_RFDE5_SHIFT                  1u
#define EQADC_IDCR2_RFDE5_WIDTH                  1u
#define EQADC_IDCR2_RFDE5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFDE5_SHIFT))&EQADC_IDCR2_RFDE5_MASK)
#define EQADC_IDCR2_RFOIE5_MASK                  0x8u
#define EQADC_IDCR2_RFOIE5_SHIFT                 3u
#define EQADC_IDCR2_RFOIE5_WIDTH                 1u
#define EQADC_IDCR2_RFOIE5(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFOIE5_SHIFT))&EQADC_IDCR2_RFOIE5_MASK)
#define EQADC_IDCR2_CFFS5_MASK                   0x100u
#define EQADC_IDCR2_CFFS5_SHIFT                  8u
#define EQADC_IDCR2_CFFS5_WIDTH                  1u
#define EQADC_IDCR2_CFFS5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFFS5_SHIFT))&EQADC_IDCR2_CFFS5_MASK)
#define EQADC_IDCR2_CFFE5_MASK                   0x200u
#define EQADC_IDCR2_CFFE5_SHIFT                  9u
#define EQADC_IDCR2_CFFE5_WIDTH                  1u
#define EQADC_IDCR2_CFFE5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFFE5_SHIFT))&EQADC_IDCR2_CFFE5_MASK)
#define EQADC_IDCR2_CFUIE5_MASK                  0x800u
#define EQADC_IDCR2_CFUIE5_SHIFT                 11u
#define EQADC_IDCR2_CFUIE5_WIDTH                 1u
#define EQADC_IDCR2_CFUIE5(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFUIE5_SHIFT))&EQADC_IDCR2_CFUIE5_MASK)
#define EQADC_IDCR2_EOQIE5_MASK                  0x1000u
#define EQADC_IDCR2_EOQIE5_SHIFT                 12u
#define EQADC_IDCR2_EOQIE5_WIDTH                 1u
#define EQADC_IDCR2_EOQIE5(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_EOQIE5_SHIFT))&EQADC_IDCR2_EOQIE5_MASK)
#define EQADC_IDCR2_PIE5_MASK                    0x2000u
#define EQADC_IDCR2_PIE5_SHIFT                   13u
#define EQADC_IDCR2_PIE5_WIDTH                   1u
#define EQADC_IDCR2_PIE5(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_PIE5_SHIFT))&EQADC_IDCR2_PIE5_MASK)
#define EQADC_IDCR2_TORIE5_MASK                  0x4000u
#define EQADC_IDCR2_TORIE5_SHIFT                 14u
#define EQADC_IDCR2_TORIE5_WIDTH                 1u
#define EQADC_IDCR2_TORIE5(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_TORIE5_SHIFT))&EQADC_IDCR2_TORIE5_MASK)
#define EQADC_IDCR2_NCIE5_MASK                   0x8000u
#define EQADC_IDCR2_NCIE5_SHIFT                  15u
#define EQADC_IDCR2_NCIE5_WIDTH                  1u
#define EQADC_IDCR2_NCIE5(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_NCIE5_SHIFT))&EQADC_IDCR2_NCIE5_MASK)
#define EQADC_IDCR2_RFDS4_MASK                   0x10000u
#define EQADC_IDCR2_RFDS4_SHIFT                  16u
#define EQADC_IDCR2_RFDS4_WIDTH                  1u
#define EQADC_IDCR2_RFDS4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFDS4_SHIFT))&EQADC_IDCR2_RFDS4_MASK)
#define EQADC_IDCR2_RFDE4_MASK                   0x20000u
#define EQADC_IDCR2_RFDE4_SHIFT                  17u
#define EQADC_IDCR2_RFDE4_WIDTH                  1u
#define EQADC_IDCR2_RFDE4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFDE4_SHIFT))&EQADC_IDCR2_RFDE4_MASK)
#define EQADC_IDCR2_RFOIE4_MASK                  0x80000u
#define EQADC_IDCR2_RFOIE4_SHIFT                 19u
#define EQADC_IDCR2_RFOIE4_WIDTH                 1u
#define EQADC_IDCR2_RFOIE4(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_RFOIE4_SHIFT))&EQADC_IDCR2_RFOIE4_MASK)
#define EQADC_IDCR2_CFFS4_MASK                   0x1000000u
#define EQADC_IDCR2_CFFS4_SHIFT                  24u
#define EQADC_IDCR2_CFFS4_WIDTH                  1u
#define EQADC_IDCR2_CFFS4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFFS4_SHIFT))&EQADC_IDCR2_CFFS4_MASK)
#define EQADC_IDCR2_CFFE4_MASK                   0x2000000u
#define EQADC_IDCR2_CFFE4_SHIFT                  25u
#define EQADC_IDCR2_CFFE4_WIDTH                  1u
#define EQADC_IDCR2_CFFE4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFFE4_SHIFT))&EQADC_IDCR2_CFFE4_MASK)
#define EQADC_IDCR2_CFUIE4_MASK                  0x8000000u
#define EQADC_IDCR2_CFUIE4_SHIFT                 27u
#define EQADC_IDCR2_CFUIE4_WIDTH                 1u
#define EQADC_IDCR2_CFUIE4(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_CFUIE4_SHIFT))&EQADC_IDCR2_CFUIE4_MASK)
#define EQADC_IDCR2_EOQIE4_MASK                  0x10000000u
#define EQADC_IDCR2_EOQIE4_SHIFT                 28u
#define EQADC_IDCR2_EOQIE4_WIDTH                 1u
#define EQADC_IDCR2_EOQIE4(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_EOQIE4_SHIFT))&EQADC_IDCR2_EOQIE4_MASK)
#define EQADC_IDCR2_PIE4_MASK                    0x20000000u
#define EQADC_IDCR2_PIE4_SHIFT                   29u
#define EQADC_IDCR2_PIE4_WIDTH                   1u
#define EQADC_IDCR2_PIE4(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_PIE4_SHIFT))&EQADC_IDCR2_PIE4_MASK)
#define EQADC_IDCR2_TORIE4_MASK                  0x40000000u
#define EQADC_IDCR2_TORIE4_SHIFT                 30u
#define EQADC_IDCR2_TORIE4_WIDTH                 1u
#define EQADC_IDCR2_TORIE4(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_TORIE4_SHIFT))&EQADC_IDCR2_TORIE4_MASK)
#define EQADC_IDCR2_NCIE4_MASK                   0x80000000u
#define EQADC_IDCR2_NCIE4_SHIFT                  31u
#define EQADC_IDCR2_NCIE4_WIDTH                  1u
#define EQADC_IDCR2_NCIE4(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_IDCR2_NCIE4_SHIFT))&EQADC_IDCR2_NCIE4_MASK)
/* FISR Bit Fields */
#define EQADC_FISR_POPNXTPTRX_MASK               0xFu
#define EQADC_FISR_POPNXTPTRX_SHIFT              0u
#define EQADC_FISR_POPNXTPTRX_WIDTH              4u
#define EQADC_FISR_POPNXTPTRX(x)                 (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_POPNXTPTRX_SHIFT))&EQADC_FISR_POPNXTPTRX_MASK)
#define EQADC_FISR_RFCTRX_MASK                   0xF0u
#define EQADC_FISR_RFCTRX_SHIFT                  4u
#define EQADC_FISR_RFCTRX_WIDTH                  4u
#define EQADC_FISR_RFCTRX(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_RFCTRX_SHIFT))&EQADC_FISR_RFCTRX_MASK)
#define EQADC_FISR_TNXTPTRX_MASK                 0xF00u
#define EQADC_FISR_TNXTPTRX_SHIFT                8u
#define EQADC_FISR_TNXTPTRX_WIDTH                4u
#define EQADC_FISR_TNXTPTRX(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_TNXTPTRX_SHIFT))&EQADC_FISR_TNXTPTRX_MASK)
#define EQADC_FISR_CFCTRX_MASK                   0xF000u
#define EQADC_FISR_CFCTRX_SHIFT                  12u
#define EQADC_FISR_CFCTRX_WIDTH                  4u
#define EQADC_FISR_CFCTRX(x)                     (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_CFCTRX_SHIFT))&EQADC_FISR_CFCTRX_MASK)
#define EQADC_FISR_RFDFX_MASK                    0x20000u
#define EQADC_FISR_RFDFX_SHIFT                   17u
#define EQADC_FISR_RFDFX_WIDTH                   1u
#define EQADC_FISR_RFDFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_RFDFX_SHIFT))&EQADC_FISR_RFDFX_MASK)
#define EQADC_FISR_RFOFX_MASK                    0x80000u
#define EQADC_FISR_RFOFX_SHIFT                   19u
#define EQADC_FISR_RFOFX_WIDTH                   1u
#define EQADC_FISR_RFOFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_RFOFX_SHIFT))&EQADC_FISR_RFOFX_MASK)
#define EQADC_FISR_CFFFX_MASK                    0x2000000u
#define EQADC_FISR_CFFFX_SHIFT                   25u
#define EQADC_FISR_CFFFX_WIDTH                   1u
#define EQADC_FISR_CFFFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_CFFFX_SHIFT))&EQADC_FISR_CFFFX_MASK)
#define EQADC_FISR_SSSX_MASK                     0x4000000u
#define EQADC_FISR_SSSX_SHIFT                    26u
#define EQADC_FISR_SSSX_WIDTH                    1u
#define EQADC_FISR_SSSX(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_SSSX_SHIFT))&EQADC_FISR_SSSX_MASK)
#define EQADC_FISR_CFUFX_MASK                    0x8000000u
#define EQADC_FISR_CFUFX_SHIFT                   27u
#define EQADC_FISR_CFUFX_WIDTH                   1u
#define EQADC_FISR_CFUFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_CFUFX_SHIFT))&EQADC_FISR_CFUFX_MASK)
#define EQADC_FISR_EOQFX_MASK                    0x10000000u
#define EQADC_FISR_EOQFX_SHIFT                   28u
#define EQADC_FISR_EOQFX_WIDTH                   1u
#define EQADC_FISR_EOQFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_EOQFX_SHIFT))&EQADC_FISR_EOQFX_MASK)
#define EQADC_FISR_PFX_MASK                      0x20000000u
#define EQADC_FISR_PFX_SHIFT                     29u
#define EQADC_FISR_PFX_WIDTH                     1u
#define EQADC_FISR_PFX(x)                        (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_PFX_SHIFT))&EQADC_FISR_PFX_MASK)
#define EQADC_FISR_TORFX_MASK                    0x40000000u
#define EQADC_FISR_TORFX_SHIFT                   30u
#define EQADC_FISR_TORFX_WIDTH                   1u
#define EQADC_FISR_TORFX(x)                      (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_TORFX_SHIFT))&EQADC_FISR_TORFX_MASK)
#define EQADC_FISR_NCFX_MASK                     0x80000000u
#define EQADC_FISR_NCFX_SHIFT                    31u
#define EQADC_FISR_NCFX_WIDTH                    1u
#define EQADC_FISR_NCFX(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_FISR_NCFX_SHIFT))&EQADC_FISR_NCFX_MASK)
/* CFTCR0 Bit Fields */
#define EQADC_CFTCR0_TC_CF1_MASK                 0x7FFu
#define EQADC_CFTCR0_TC_CF1_SHIFT                0u
#define EQADC_CFTCR0_TC_CF1_WIDTH                11u
#define EQADC_CFTCR0_TC_CF1(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR0_TC_CF1_SHIFT))&EQADC_CFTCR0_TC_CF1_MASK)
#define EQADC_CFTCR0_TC_CF0_MASK                 0x7FF0000u
#define EQADC_CFTCR0_TC_CF0_SHIFT                16u
#define EQADC_CFTCR0_TC_CF0_WIDTH                11u
#define EQADC_CFTCR0_TC_CF0(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR0_TC_CF0_SHIFT))&EQADC_CFTCR0_TC_CF0_MASK)
/* CFTCR1 Bit Fields */
#define EQADC_CFTCR1_TC_CF3_MASK                 0x7FFu
#define EQADC_CFTCR1_TC_CF3_SHIFT                0u
#define EQADC_CFTCR1_TC_CF3_WIDTH                11u
#define EQADC_CFTCR1_TC_CF3(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR1_TC_CF3_SHIFT))&EQADC_CFTCR1_TC_CF3_MASK)
#define EQADC_CFTCR1_TC_CF2_MASK                 0x7FF0000u
#define EQADC_CFTCR1_TC_CF2_SHIFT                16u
#define EQADC_CFTCR1_TC_CF2_WIDTH                11u
#define EQADC_CFTCR1_TC_CF2(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR1_TC_CF2_SHIFT))&EQADC_CFTCR1_TC_CF2_MASK)
/* CFTCR2 Bit Fields */
#define EQADC_CFTCR2_TC_CF5_MASK                 0x7FFu
#define EQADC_CFTCR2_TC_CF5_SHIFT                0u
#define EQADC_CFTCR2_TC_CF5_WIDTH                11u
#define EQADC_CFTCR2_TC_CF5(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR2_TC_CF5_SHIFT))&EQADC_CFTCR2_TC_CF5_MASK)
#define EQADC_CFTCR2_TC_CF4_MASK                 0x7FF0000u
#define EQADC_CFTCR2_TC_CF4_SHIFT                16u
#define EQADC_CFTCR2_TC_CF4_WIDTH                11u
#define EQADC_CFTCR2_TC_CF4(x)                   (((uint32_t)(((uint32_t)(x))<<EQADC_CFTCR2_TC_CF4_SHIFT))&EQADC_CFTCR2_TC_CF4_MASK)
/* CFSSR0 Bit Fields */
#define EQADC_CFSSR0_TC_LCFTCB0_MASK             0x7FFu
#define EQADC_CFSSR0_TC_LCFTCB0_SHIFT            0u
#define EQADC_CFSSR0_TC_LCFTCB0_WIDTH            11u
#define EQADC_CFSSR0_TC_LCFTCB0(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_TC_LCFTCB0_SHIFT))&EQADC_CFSSR0_TC_LCFTCB0_MASK)
#define EQADC_CFSSR0_LCFTCB0_MASK                0x7800u
#define EQADC_CFSSR0_LCFTCB0_SHIFT               11u
#define EQADC_CFSSR0_LCFTCB0_WIDTH               4u
#define EQADC_CFSSR0_LCFTCB0(x)                  (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_LCFTCB0_SHIFT))&EQADC_CFSSR0_LCFTCB0_MASK)
#define EQADC_CFSSR0_CFS5_TCB0_MASK              0x300000u
#define EQADC_CFSSR0_CFS5_TCB0_SHIFT             20u
#define EQADC_CFSSR0_CFS5_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS5_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS5_TCB0_SHIFT))&EQADC_CFSSR0_CFS5_TCB0_MASK)
#define EQADC_CFSSR0_CFS4_TCB0_MASK              0xC00000u
#define EQADC_CFSSR0_CFS4_TCB0_SHIFT             22u
#define EQADC_CFSSR0_CFS4_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS4_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS4_TCB0_SHIFT))&EQADC_CFSSR0_CFS4_TCB0_MASK)
#define EQADC_CFSSR0_CFS3_TCB0_MASK              0x3000000u
#define EQADC_CFSSR0_CFS3_TCB0_SHIFT             24u
#define EQADC_CFSSR0_CFS3_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS3_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS3_TCB0_SHIFT))&EQADC_CFSSR0_CFS3_TCB0_MASK)
#define EQADC_CFSSR0_CFS2_TCB0_MASK              0xC000000u
#define EQADC_CFSSR0_CFS2_TCB0_SHIFT             26u
#define EQADC_CFSSR0_CFS2_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS2_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS2_TCB0_SHIFT))&EQADC_CFSSR0_CFS2_TCB0_MASK)
#define EQADC_CFSSR0_CFS1_TCB0_MASK              0x30000000u
#define EQADC_CFSSR0_CFS1_TCB0_SHIFT             28u
#define EQADC_CFSSR0_CFS1_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS1_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS1_TCB0_SHIFT))&EQADC_CFSSR0_CFS1_TCB0_MASK)
#define EQADC_CFSSR0_CFS0_TCB0_MASK              0xC0000000u
#define EQADC_CFSSR0_CFS0_TCB0_SHIFT             30u
#define EQADC_CFSSR0_CFS0_TCB0_WIDTH             2u
#define EQADC_CFSSR0_CFS0_TCB0(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR0_CFS0_TCB0_SHIFT))&EQADC_CFSSR0_CFS0_TCB0_MASK)
/* CFSSR1 Bit Fields */
#define EQADC_CFSSR1_TC_LCFTCB1_MASK             0x7FFu
#define EQADC_CFSSR1_TC_LCFTCB1_SHIFT            0u
#define EQADC_CFSSR1_TC_LCFTCB1_WIDTH            11u
#define EQADC_CFSSR1_TC_LCFTCB1(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_TC_LCFTCB1_SHIFT))&EQADC_CFSSR1_TC_LCFTCB1_MASK)
#define EQADC_CFSSR1_LCFTCB1_MASK                0x7800u
#define EQADC_CFSSR1_LCFTCB1_SHIFT               11u
#define EQADC_CFSSR1_LCFTCB1_WIDTH               4u
#define EQADC_CFSSR1_LCFTCB1(x)                  (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_LCFTCB1_SHIFT))&EQADC_CFSSR1_LCFTCB1_MASK)
#define EQADC_CFSSR1_CFS5_TCB1_MASK              0x300000u
#define EQADC_CFSSR1_CFS5_TCB1_SHIFT             20u
#define EQADC_CFSSR1_CFS5_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS5_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS5_TCB1_SHIFT))&EQADC_CFSSR1_CFS5_TCB1_MASK)
#define EQADC_CFSSR1_CFS4_TCB1_MASK              0xC00000u
#define EQADC_CFSSR1_CFS4_TCB1_SHIFT             22u
#define EQADC_CFSSR1_CFS4_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS4_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS4_TCB1_SHIFT))&EQADC_CFSSR1_CFS4_TCB1_MASK)
#define EQADC_CFSSR1_CFS3_TCB1_MASK              0x3000000u
#define EQADC_CFSSR1_CFS3_TCB1_SHIFT             24u
#define EQADC_CFSSR1_CFS3_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS3_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS3_TCB1_SHIFT))&EQADC_CFSSR1_CFS3_TCB1_MASK)
#define EQADC_CFSSR1_CFS2_TCB1_MASK              0xC000000u
#define EQADC_CFSSR1_CFS2_TCB1_SHIFT             26u
#define EQADC_CFSSR1_CFS2_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS2_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS2_TCB1_SHIFT))&EQADC_CFSSR1_CFS2_TCB1_MASK)
#define EQADC_CFSSR1_CFS1_TCB1_MASK              0x30000000u
#define EQADC_CFSSR1_CFS1_TCB1_SHIFT             28u
#define EQADC_CFSSR1_CFS1_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS1_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS1_TCB1_SHIFT))&EQADC_CFSSR1_CFS1_TCB1_MASK)
#define EQADC_CFSSR1_CFS0_TCB1_MASK              0xC0000000u
#define EQADC_CFSSR1_CFS0_TCB1_SHIFT             30u
#define EQADC_CFSSR1_CFS0_TCB1_WIDTH             2u
#define EQADC_CFSSR1_CFS0_TCB1(x)                (((uint32_t)(((uint32_t)(x))<<EQADC_CFSSR1_CFS0_TCB1_SHIFT))&EQADC_CFSSR1_CFS0_TCB1_MASK)
/* CFSR Bit Fields */
#define EQADC_CFSR_CFS5_MASK                     0x300000u
#define EQADC_CFSR_CFS5_SHIFT                    20u
#define EQADC_CFSR_CFS5_WIDTH                    2u
#define EQADC_CFSR_CFS5(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS5_SHIFT))&EQADC_CFSR_CFS5_MASK)
#define EQADC_CFSR_CFS4_MASK                     0xC00000u
#define EQADC_CFSR_CFS4_SHIFT                    22u
#define EQADC_CFSR_CFS4_WIDTH                    2u
#define EQADC_CFSR_CFS4(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS4_SHIFT))&EQADC_CFSR_CFS4_MASK)
#define EQADC_CFSR_CFS3_MASK                     0x3000000u
#define EQADC_CFSR_CFS3_SHIFT                    24u
#define EQADC_CFSR_CFS3_WIDTH                    2u
#define EQADC_CFSR_CFS3(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS3_SHIFT))&EQADC_CFSR_CFS3_MASK)
#define EQADC_CFSR_CFS2_MASK                     0xC000000u
#define EQADC_CFSR_CFS2_SHIFT                    26u
#define EQADC_CFSR_CFS2_WIDTH                    2u
#define EQADC_CFSR_CFS2(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS2_SHIFT))&EQADC_CFSR_CFS2_MASK)
#define EQADC_CFSR_CFS1_MASK                     0x30000000u
#define EQADC_CFSR_CFS1_SHIFT                    28u
#define EQADC_CFSR_CFS1_WIDTH                    2u
#define EQADC_CFSR_CFS1(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS1_SHIFT))&EQADC_CFSR_CFS1_MASK)
#define EQADC_CFSR_CFS0_MASK                     0xC0000000u
#define EQADC_CFSR_CFS0_SHIFT                    30u
#define EQADC_CFSR_CFS0_WIDTH                    2u
#define EQADC_CFSR_CFS0(x)                       (((uint32_t)(((uint32_t)(x))<<EQADC_CFSR_CFS0_SHIFT))&EQADC_CFSR_CFS0_MASK)
/* STACCCR Bit Fields */
#define EQADC_STACCCR_SRV1_MASK                  0xFu
#define EQADC_STACCCR_SRV1_SHIFT                 0u
#define EQADC_STACCCR_SRV1_WIDTH                 4u
#define EQADC_STACCCR_SRV1(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_STACCCR_SRV1_SHIFT))&EQADC_STACCCR_SRV1_MASK)
#define EQADC_STACCCR_STACBS1_MASK               0xF0u
#define EQADC_STACCCR_STACBS1_SHIFT              4u
#define EQADC_STACCCR_STACBS1_WIDTH              4u
#define EQADC_STACCCR_STACBS1(x)                 (((uint32_t)(((uint32_t)(x))<<EQADC_STACCCR_STACBS1_SHIFT))&EQADC_STACCCR_STACBS1_MASK)
#define EQADC_STACCCR_SRV2_MASK                  0xF00u
#define EQADC_STACCCR_SRV2_SHIFT                 8u
#define EQADC_STACCCR_SRV2_WIDTH                 4u
#define EQADC_STACCCR_SRV2(x)                    (((uint32_t)(((uint32_t)(x))<<EQADC_STACCCR_SRV2_SHIFT))&EQADC_STACCCR_SRV2_MASK)
#define EQADC_STACCCR_STACBS2_MASK               0xF000u
#define EQADC_STACCCR_STACBS2_SHIFT              12u
#define EQADC_STACCCR_STACBS2_WIDTH              4u
#define EQADC_STACCCR_STACBS2(x)                 (((uint32_t)(((uint32_t)(x))<<EQADC_STACCCR_STACBS2_SHIFT))&EQADC_STACCCR_STACBS2_MASK)
/* CF0R Bit Fields */
#define EQADC_CF0R_CFIFO0_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF0R_CFIFO0_DATAW_SHIFT            0u
#define EQADC_CF0R_CFIFO0_DATAW_WIDTH            32u
#define EQADC_CF0R_CFIFO0_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF0R_CFIFO0_DATAW_SHIFT))&EQADC_CF0R_CFIFO0_DATAW_MASK)
/* CF0ER Bit Fields */
#define EQADC_CF0ER_CFIFO0_EDATAW_MASK           0xFFFFFFFFu
#define EQADC_CF0ER_CFIFO0_EDATAW_SHIFT          0u
#define EQADC_CF0ER_CFIFO0_EDATAW_WIDTH          32u
#define EQADC_CF0ER_CFIFO0_EDATAW(x)             (((uint32_t)(((uint32_t)(x))<<EQADC_CF0ER_CFIFO0_EDATAW_SHIFT))&EQADC_CF0ER_CFIFO0_EDATAW_MASK)
/* CF1R Bit Fields */
#define EQADC_CF1R_CFIFO1_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF1R_CFIFO1_DATAW_SHIFT            0u
#define EQADC_CF1R_CFIFO1_DATAW_WIDTH            32u
#define EQADC_CF1R_CFIFO1_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF1R_CFIFO1_DATAW_SHIFT))&EQADC_CF1R_CFIFO1_DATAW_MASK)
/* CF2R Bit Fields */
#define EQADC_CF2R_CFIFO2_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF2R_CFIFO2_DATAW_SHIFT            0u
#define EQADC_CF2R_CFIFO2_DATAW_WIDTH            32u
#define EQADC_CF2R_CFIFO2_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF2R_CFIFO2_DATAW_SHIFT))&EQADC_CF2R_CFIFO2_DATAW_MASK)
/* CF3R Bit Fields */
#define EQADC_CF3R_CFIFO3_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF3R_CFIFO3_DATAW_SHIFT            0u
#define EQADC_CF3R_CFIFO3_DATAW_WIDTH            32u
#define EQADC_CF3R_CFIFO3_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF3R_CFIFO3_DATAW_SHIFT))&EQADC_CF3R_CFIFO3_DATAW_MASK)
/* CF4R Bit Fields */
#define EQADC_CF4R_CFIFO4_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF4R_CFIFO4_DATAW_SHIFT            0u
#define EQADC_CF4R_CFIFO4_DATAW_WIDTH            32u
#define EQADC_CF4R_CFIFO4_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF4R_CFIFO4_DATAW_SHIFT))&EQADC_CF4R_CFIFO4_DATAW_MASK)
/* CF5R Bit Fields */
#define EQADC_CF5R_CFIFO5_DATAW_MASK             0xFFFFFFFFu
#define EQADC_CF5R_CFIFO5_DATAW_SHIFT            0u
#define EQADC_CF5R_CFIFO5_DATAW_WIDTH            32u
#define EQADC_CF5R_CFIFO5_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_CF5R_CFIFO5_DATAW_SHIFT))&EQADC_CF5R_CFIFO5_DATAW_MASK)
/* RF0R Bit Fields */
#define EQADC_RF0R_RFIFO0_DATAW_MASK             0xFFFFu
#define EQADC_RF0R_RFIFO0_DATAW_SHIFT            0u
#define EQADC_RF0R_RFIFO0_DATAW_WIDTH            16u
#define EQADC_RF0R_RFIFO0_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF0R_RFIFO0_DATAW_SHIFT))&EQADC_RF0R_RFIFO0_DATAW_MASK)
/* RF1R Bit Fields */
#define EQADC_RF1R_RFIFO1_DATAW_MASK             0xFFFFu
#define EQADC_RF1R_RFIFO1_DATAW_SHIFT            0u
#define EQADC_RF1R_RFIFO1_DATAW_WIDTH            16u
#define EQADC_RF1R_RFIFO1_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF1R_RFIFO1_DATAW_SHIFT))&EQADC_RF1R_RFIFO1_DATAW_MASK)
/* RF2R Bit Fields */
#define EQADC_RF2R_RFIFO2_DATAW_MASK             0xFFFFu
#define EQADC_RF2R_RFIFO2_DATAW_SHIFT            0u
#define EQADC_RF2R_RFIFO2_DATAW_WIDTH            16u
#define EQADC_RF2R_RFIFO2_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF2R_RFIFO2_DATAW_SHIFT))&EQADC_RF2R_RFIFO2_DATAW_MASK)
/* RF3R Bit Fields */
#define EQADC_RF3R_RFIFO3_DATAW_MASK             0xFFFFu
#define EQADC_RF3R_RFIFO3_DATAW_SHIFT            0u
#define EQADC_RF3R_RFIFO3_DATAW_WIDTH            16u
#define EQADC_RF3R_RFIFO3_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF3R_RFIFO3_DATAW_SHIFT))&EQADC_RF3R_RFIFO3_DATAW_MASK)
/* RF4R Bit Fields */
#define EQADC_RF4R_RFIFO4_DATAW_MASK             0xFFFFu
#define EQADC_RF4R_RFIFO4_DATAW_SHIFT            0u
#define EQADC_RF4R_RFIFO4_DATAW_WIDTH            16u
#define EQADC_RF4R_RFIFO4_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF4R_RFIFO4_DATAW_SHIFT))&EQADC_RF4R_RFIFO4_DATAW_MASK)
/* RF5R Bit Fields */
#define EQADC_RF5R_RFIFO5_DATAW_MASK             0xFFFFu
#define EQADC_RF5R_RFIFO5_DATAW_SHIFT            0u
#define EQADC_RF5R_RFIFO5_DATAW_WIDTH            16u
#define EQADC_RF5R_RFIFO5_DATAW(x)               (((uint32_t)(((uint32_t)(x))<<EQADC_RF5R_RFIFO5_DATAW_SHIFT))&EQADC_RF5R_RFIFO5_DATAW_MASK)

/*!
 * @}
 */ /* end of group EQADC_Register_Masks */


/*!
 * @}
 */ /* end of group EQADC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- ERM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ERM_Peripheral_Access_Layer ERM Peripheral Access Layer
 * @{
 */


/** ERM - Size of Registers Arrays */
#define ERM_EARn_COUNT                           20u

/** ERM - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR0;                               /**< ERM Configuration Register, offset: 0x0 */
  __IO uint32_t CR1;                               /**< ERM Configuration Register, offset: 0x4 */
  __IO uint32_t CR2;                               /**< ERM Configuration Register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t SR0;                               /**< ERM Status Register, offset: 0x10 */
  __IO uint32_t SR1;                               /**< ERM Status Register, offset: 0x14 */
  __IO uint32_t SR2;                               /**< ERM Status Register, offset: 0x18 */
       uint8_t RESERVED_1[228];
  struct {                                         /* offset: 0x100, array step: 0x10 */
    __I  uint32_t EAR;                               /**< ERM Memory n Error Address Register, array offset: 0x100, array step: 0x10 */
    __I  uint32_t SYN;                               /**< ERM Memory n Syndrome Register, array offset: 0x104, array step: 0x10 */
         uint8_t RESERVED_0[8];
  } EARn[ERM_EARn_COUNT];
} ERM_Type, *ERM_MemMapPtr;

 /** Number of instances of the ERM module. */
#define ERM_INSTANCE_COUNT                       (1u)


/* ERM - Peripheral instance base addresses */
/** Peripheral ERM base address */
#define ERM_BASE                                 (0xFFF60000u)
/** Peripheral ERM base pointer */
#define ERM                                      ((ERM_Type *)ERM_BASE)
/** Array initializer of ERM peripheral base addresses */
#define ERM_BASE_ADDRS                           { ERM_BASE }
/** Array initializer of ERM peripheral base pointers */
#define ERM_BASE_PTRS                            { ERM }

/* ----------------------------------------------------------------------------
   -- ERM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ERM_Register_Masks ERM Register Masks
 * @{
 */

/* CR0 Bit Fields */
#define ERM_CR0_ENCIE7_MASK                      0x4u
#define ERM_CR0_ENCIE7_SHIFT                     2u
#define ERM_CR0_ENCIE7_WIDTH                     1u
#define ERM_CR0_ENCIE7(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE7_SHIFT))&ERM_CR0_ENCIE7_MASK)
#define ERM_CR0_ESCIE7_MASK                      0x8u
#define ERM_CR0_ESCIE7_SHIFT                     3u
#define ERM_CR0_ESCIE7_WIDTH                     1u
#define ERM_CR0_ESCIE7(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE7_SHIFT))&ERM_CR0_ESCIE7_MASK)
#define ERM_CR0_ENCIE6_MASK                      0x40u
#define ERM_CR0_ENCIE6_SHIFT                     6u
#define ERM_CR0_ENCIE6_WIDTH                     1u
#define ERM_CR0_ENCIE6(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE6_SHIFT))&ERM_CR0_ENCIE6_MASK)
#define ERM_CR0_ESCIE6_MASK                      0x80u
#define ERM_CR0_ESCIE6_SHIFT                     7u
#define ERM_CR0_ESCIE6_WIDTH                     1u
#define ERM_CR0_ESCIE6(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE6_SHIFT))&ERM_CR0_ESCIE6_MASK)
#define ERM_CR0_ENCIE5_MASK                      0x400u
#define ERM_CR0_ENCIE5_SHIFT                     10u
#define ERM_CR0_ENCIE5_WIDTH                     1u
#define ERM_CR0_ENCIE5(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE5_SHIFT))&ERM_CR0_ENCIE5_MASK)
#define ERM_CR0_ESCIE5_MASK                      0x800u
#define ERM_CR0_ESCIE5_SHIFT                     11u
#define ERM_CR0_ESCIE5_WIDTH                     1u
#define ERM_CR0_ESCIE5(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE5_SHIFT))&ERM_CR0_ESCIE5_MASK)
#define ERM_CR0_ENCIE4_MASK                      0x4000u
#define ERM_CR0_ENCIE4_SHIFT                     14u
#define ERM_CR0_ENCIE4_WIDTH                     1u
#define ERM_CR0_ENCIE4(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE4_SHIFT))&ERM_CR0_ENCIE4_MASK)
#define ERM_CR0_ESCIE4_MASK                      0x8000u
#define ERM_CR0_ESCIE4_SHIFT                     15u
#define ERM_CR0_ESCIE4_WIDTH                     1u
#define ERM_CR0_ESCIE4(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE4_SHIFT))&ERM_CR0_ESCIE4_MASK)
#define ERM_CR0_ENCIE3_MASK                      0x40000u
#define ERM_CR0_ENCIE3_SHIFT                     18u
#define ERM_CR0_ENCIE3_WIDTH                     1u
#define ERM_CR0_ENCIE3(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE3_SHIFT))&ERM_CR0_ENCIE3_MASK)
#define ERM_CR0_ESCIE3_MASK                      0x80000u
#define ERM_CR0_ESCIE3_SHIFT                     19u
#define ERM_CR0_ESCIE3_WIDTH                     1u
#define ERM_CR0_ESCIE3(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE3_SHIFT))&ERM_CR0_ESCIE3_MASK)
#define ERM_CR0_ENCIE2_MASK                      0x400000u
#define ERM_CR0_ENCIE2_SHIFT                     22u
#define ERM_CR0_ENCIE2_WIDTH                     1u
#define ERM_CR0_ENCIE2(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE2_SHIFT))&ERM_CR0_ENCIE2_MASK)
#define ERM_CR0_ESCIE2_MASK                      0x800000u
#define ERM_CR0_ESCIE2_SHIFT                     23u
#define ERM_CR0_ESCIE2_WIDTH                     1u
#define ERM_CR0_ESCIE2(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE2_SHIFT))&ERM_CR0_ESCIE2_MASK)
#define ERM_CR0_ENCIE1_MASK                      0x4000000u
#define ERM_CR0_ENCIE1_SHIFT                     26u
#define ERM_CR0_ENCIE1_WIDTH                     1u
#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE1_SHIFT))&ERM_CR0_ENCIE1_MASK)
#define ERM_CR0_ESCIE1_MASK                      0x8000000u
#define ERM_CR0_ESCIE1_SHIFT                     27u
#define ERM_CR0_ESCIE1_WIDTH                     1u
#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE1_SHIFT))&ERM_CR0_ESCIE1_MASK)
#define ERM_CR0_ENCIE0_MASK                      0x40000000u
#define ERM_CR0_ENCIE0_SHIFT                     30u
#define ERM_CR0_ENCIE0_WIDTH                     1u
#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ENCIE0_SHIFT))&ERM_CR0_ENCIE0_MASK)
#define ERM_CR0_ESCIE0_MASK                      0x80000000u
#define ERM_CR0_ESCIE0_SHIFT                     31u
#define ERM_CR0_ESCIE0_WIDTH                     1u
#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR0_ESCIE0_SHIFT))&ERM_CR0_ESCIE0_MASK)
/* CR1 Bit Fields */
#define ERM_CR1_ENCIE15_MASK                     0x4u
#define ERM_CR1_ENCIE15_SHIFT                    2u
#define ERM_CR1_ENCIE15_WIDTH                    1u
#define ERM_CR1_ENCIE15(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE15_SHIFT))&ERM_CR1_ENCIE15_MASK)
#define ERM_CR1_ESCIE15_MASK                     0x8u
#define ERM_CR1_ESCIE15_SHIFT                    3u
#define ERM_CR1_ESCIE15_WIDTH                    1u
#define ERM_CR1_ESCIE15(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE15_SHIFT))&ERM_CR1_ESCIE15_MASK)
#define ERM_CR1_ENCIE14_MASK                     0x40u
#define ERM_CR1_ENCIE14_SHIFT                    6u
#define ERM_CR1_ENCIE14_WIDTH                    1u
#define ERM_CR1_ENCIE14(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE14_SHIFT))&ERM_CR1_ENCIE14_MASK)
#define ERM_CR1_ESCIE14_MASK                     0x80u
#define ERM_CR1_ESCIE14_SHIFT                    7u
#define ERM_CR1_ESCIE14_WIDTH                    1u
#define ERM_CR1_ESCIE14(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE14_SHIFT))&ERM_CR1_ESCIE14_MASK)
#define ERM_CR1_ENCIE13_MASK                     0x400u
#define ERM_CR1_ENCIE13_SHIFT                    10u
#define ERM_CR1_ENCIE13_WIDTH                    1u
#define ERM_CR1_ENCIE13(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE13_SHIFT))&ERM_CR1_ENCIE13_MASK)
#define ERM_CR1_ESCIE13_MASK                     0x800u
#define ERM_CR1_ESCIE13_SHIFT                    11u
#define ERM_CR1_ESCIE13_WIDTH                    1u
#define ERM_CR1_ESCIE13(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE13_SHIFT))&ERM_CR1_ESCIE13_MASK)
#define ERM_CR1_ENCIE12_MASK                     0x4000u
#define ERM_CR1_ENCIE12_SHIFT                    14u
#define ERM_CR1_ENCIE12_WIDTH                    1u
#define ERM_CR1_ENCIE12(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE12_SHIFT))&ERM_CR1_ENCIE12_MASK)
#define ERM_CR1_ESCIE12_MASK                     0x8000u
#define ERM_CR1_ESCIE12_SHIFT                    15u
#define ERM_CR1_ESCIE12_WIDTH                    1u
#define ERM_CR1_ESCIE12(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE12_SHIFT))&ERM_CR1_ESCIE12_MASK)
#define ERM_CR1_ENCIE11_MASK                     0x40000u
#define ERM_CR1_ENCIE11_SHIFT                    18u
#define ERM_CR1_ENCIE11_WIDTH                    1u
#define ERM_CR1_ENCIE11(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE11_SHIFT))&ERM_CR1_ENCIE11_MASK)
#define ERM_CR1_ESCIE11_MASK                     0x80000u
#define ERM_CR1_ESCIE11_SHIFT                    19u
#define ERM_CR1_ESCIE11_WIDTH                    1u
#define ERM_CR1_ESCIE11(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE11_SHIFT))&ERM_CR1_ESCIE11_MASK)
#define ERM_CR1_ENCIE10_MASK                     0x400000u
#define ERM_CR1_ENCIE10_SHIFT                    22u
#define ERM_CR1_ENCIE10_WIDTH                    1u
#define ERM_CR1_ENCIE10(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE10_SHIFT))&ERM_CR1_ENCIE10_MASK)
#define ERM_CR1_ESCIE10_MASK                     0x800000u
#define ERM_CR1_ESCIE10_SHIFT                    23u
#define ERM_CR1_ESCIE10_WIDTH                    1u
#define ERM_CR1_ESCIE10(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE10_SHIFT))&ERM_CR1_ESCIE10_MASK)
#define ERM_CR1_ENCIE9_MASK                      0x4000000u
#define ERM_CR1_ENCIE9_SHIFT                     26u
#define ERM_CR1_ENCIE9_WIDTH                     1u
#define ERM_CR1_ENCIE9(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE9_SHIFT))&ERM_CR1_ENCIE9_MASK)
#define ERM_CR1_ESCIE9_MASK                      0x8000000u
#define ERM_CR1_ESCIE9_SHIFT                     27u
#define ERM_CR1_ESCIE9_WIDTH                     1u
#define ERM_CR1_ESCIE9(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE9_SHIFT))&ERM_CR1_ESCIE9_MASK)
#define ERM_CR1_ENCIE8_MASK                      0x40000000u
#define ERM_CR1_ENCIE8_SHIFT                     30u
#define ERM_CR1_ENCIE8_WIDTH                     1u
#define ERM_CR1_ENCIE8(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ENCIE8_SHIFT))&ERM_CR1_ENCIE8_MASK)
#define ERM_CR1_ESCIE8_MASK                      0x80000000u
#define ERM_CR1_ESCIE8_SHIFT                     31u
#define ERM_CR1_ESCIE8_WIDTH                     1u
#define ERM_CR1_ESCIE8(x)                        (((uint32_t)(((uint32_t)(x))<<ERM_CR1_ESCIE8_SHIFT))&ERM_CR1_ESCIE8_MASK)
/* CR2 Bit Fields */
#define ERM_CR2_ENCIE19_MASK                     0x40000u
#define ERM_CR2_ENCIE19_SHIFT                    18u
#define ERM_CR2_ENCIE19_WIDTH                    1u
#define ERM_CR2_ENCIE19(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ENCIE19_SHIFT))&ERM_CR2_ENCIE19_MASK)
#define ERM_CR2_ESCIE19_MASK                     0x80000u
#define ERM_CR2_ESCIE19_SHIFT                    19u
#define ERM_CR2_ESCIE19_WIDTH                    1u
#define ERM_CR2_ESCIE19(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ESCIE19_SHIFT))&ERM_CR2_ESCIE19_MASK)
#define ERM_CR2_ENCIE18_MASK                     0x400000u
#define ERM_CR2_ENCIE18_SHIFT                    22u
#define ERM_CR2_ENCIE18_WIDTH                    1u
#define ERM_CR2_ENCIE18(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ENCIE18_SHIFT))&ERM_CR2_ENCIE18_MASK)
#define ERM_CR2_ESCIE18_MASK                     0x800000u
#define ERM_CR2_ESCIE18_SHIFT                    23u
#define ERM_CR2_ESCIE18_WIDTH                    1u
#define ERM_CR2_ESCIE18(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ESCIE18_SHIFT))&ERM_CR2_ESCIE18_MASK)
#define ERM_CR2_ENCIE17_MASK                     0x4000000u
#define ERM_CR2_ENCIE17_SHIFT                    26u
#define ERM_CR2_ENCIE17_WIDTH                    1u
#define ERM_CR2_ENCIE17(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ENCIE17_SHIFT))&ERM_CR2_ENCIE17_MASK)
#define ERM_CR2_ESCIE17_MASK                     0x8000000u
#define ERM_CR2_ESCIE17_SHIFT                    27u
#define ERM_CR2_ESCIE17_WIDTH                    1u
#define ERM_CR2_ESCIE17(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ESCIE17_SHIFT))&ERM_CR2_ESCIE17_MASK)
#define ERM_CR2_ENCIE16_MASK                     0x40000000u
#define ERM_CR2_ENCIE16_SHIFT                    30u
#define ERM_CR2_ENCIE16_WIDTH                    1u
#define ERM_CR2_ENCIE16(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ENCIE16_SHIFT))&ERM_CR2_ENCIE16_MASK)
#define ERM_CR2_ESCIE16_MASK                     0x80000000u
#define ERM_CR2_ESCIE16_SHIFT                    31u
#define ERM_CR2_ESCIE16_WIDTH                    1u
#define ERM_CR2_ESCIE16(x)                       (((uint32_t)(((uint32_t)(x))<<ERM_CR2_ESCIE16_SHIFT))&ERM_CR2_ESCIE16_MASK)
/* SR0 Bit Fields */
#define ERM_SR0_NCE7_MASK                        0x4u
#define ERM_SR0_NCE7_SHIFT                       2u
#define ERM_SR0_NCE7_WIDTH                       1u
#define ERM_SR0_NCE7(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE7_SHIFT))&ERM_SR0_NCE7_MASK)
#define ERM_SR0_SBC7_MASK                        0x8u
#define ERM_SR0_SBC7_SHIFT                       3u
#define ERM_SR0_SBC7_WIDTH                       1u
#define ERM_SR0_SBC7(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC7_SHIFT))&ERM_SR0_SBC7_MASK)
#define ERM_SR0_NCE6_MASK                        0x40u
#define ERM_SR0_NCE6_SHIFT                       6u
#define ERM_SR0_NCE6_WIDTH                       1u
#define ERM_SR0_NCE6(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE6_SHIFT))&ERM_SR0_NCE6_MASK)
#define ERM_SR0_SBC6_MASK                        0x80u
#define ERM_SR0_SBC6_SHIFT                       7u
#define ERM_SR0_SBC6_WIDTH                       1u
#define ERM_SR0_SBC6(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC6_SHIFT))&ERM_SR0_SBC6_MASK)
#define ERM_SR0_NCE5_MASK                        0x400u
#define ERM_SR0_NCE5_SHIFT                       10u
#define ERM_SR0_NCE5_WIDTH                       1u
#define ERM_SR0_NCE5(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE5_SHIFT))&ERM_SR0_NCE5_MASK)
#define ERM_SR0_SBC5_MASK                        0x800u
#define ERM_SR0_SBC5_SHIFT                       11u
#define ERM_SR0_SBC5_WIDTH                       1u
#define ERM_SR0_SBC5(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC5_SHIFT))&ERM_SR0_SBC5_MASK)
#define ERM_SR0_NCE4_MASK                        0x4000u
#define ERM_SR0_NCE4_SHIFT                       14u
#define ERM_SR0_NCE4_WIDTH                       1u
#define ERM_SR0_NCE4(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE4_SHIFT))&ERM_SR0_NCE4_MASK)
#define ERM_SR0_SBC4_MASK                        0x8000u
#define ERM_SR0_SBC4_SHIFT                       15u
#define ERM_SR0_SBC4_WIDTH                       1u
#define ERM_SR0_SBC4(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC4_SHIFT))&ERM_SR0_SBC4_MASK)
#define ERM_SR0_NCE3_MASK                        0x40000u
#define ERM_SR0_NCE3_SHIFT                       18u
#define ERM_SR0_NCE3_WIDTH                       1u
#define ERM_SR0_NCE3(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE3_SHIFT))&ERM_SR0_NCE3_MASK)
#define ERM_SR0_SBC3_MASK                        0x80000u
#define ERM_SR0_SBC3_SHIFT                       19u
#define ERM_SR0_SBC3_WIDTH                       1u
#define ERM_SR0_SBC3(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC3_SHIFT))&ERM_SR0_SBC3_MASK)
#define ERM_SR0_NCE2_MASK                        0x400000u
#define ERM_SR0_NCE2_SHIFT                       22u
#define ERM_SR0_NCE2_WIDTH                       1u
#define ERM_SR0_NCE2(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE2_SHIFT))&ERM_SR0_NCE2_MASK)
#define ERM_SR0_SBC2_MASK                        0x800000u
#define ERM_SR0_SBC2_SHIFT                       23u
#define ERM_SR0_SBC2_WIDTH                       1u
#define ERM_SR0_SBC2(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC2_SHIFT))&ERM_SR0_SBC2_MASK)
#define ERM_SR0_NCE1_MASK                        0x4000000u
#define ERM_SR0_NCE1_SHIFT                       26u
#define ERM_SR0_NCE1_WIDTH                       1u
#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE1_SHIFT))&ERM_SR0_NCE1_MASK)
#define ERM_SR0_SBC1_MASK                        0x8000000u
#define ERM_SR0_SBC1_SHIFT                       27u
#define ERM_SR0_SBC1_WIDTH                       1u
#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC1_SHIFT))&ERM_SR0_SBC1_MASK)
#define ERM_SR0_NCE0_MASK                        0x40000000u
#define ERM_SR0_NCE0_SHIFT                       30u
#define ERM_SR0_NCE0_WIDTH                       1u
#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_NCE0_SHIFT))&ERM_SR0_NCE0_MASK)
#define ERM_SR0_SBC0_MASK                        0x80000000u
#define ERM_SR0_SBC0_SHIFT                       31u
#define ERM_SR0_SBC0_WIDTH                       1u
#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR0_SBC0_SHIFT))&ERM_SR0_SBC0_MASK)
/* SR1 Bit Fields */
#define ERM_SR1_NCE15_MASK                       0x4u
#define ERM_SR1_NCE15_SHIFT                      2u
#define ERM_SR1_NCE15_WIDTH                      1u
#define ERM_SR1_NCE15(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE15_SHIFT))&ERM_SR1_NCE15_MASK)
#define ERM_SR1_SBC15_MASK                       0x8u
#define ERM_SR1_SBC15_SHIFT                      3u
#define ERM_SR1_SBC15_WIDTH                      1u
#define ERM_SR1_SBC15(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC15_SHIFT))&ERM_SR1_SBC15_MASK)
#define ERM_SR1_NCE14_MASK                       0x40u
#define ERM_SR1_NCE14_SHIFT                      6u
#define ERM_SR1_NCE14_WIDTH                      1u
#define ERM_SR1_NCE14(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE14_SHIFT))&ERM_SR1_NCE14_MASK)
#define ERM_SR1_SBC14_MASK                       0x80u
#define ERM_SR1_SBC14_SHIFT                      7u
#define ERM_SR1_SBC14_WIDTH                      1u
#define ERM_SR1_SBC14(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC14_SHIFT))&ERM_SR1_SBC14_MASK)
#define ERM_SR1_NCE13_MASK                       0x400u
#define ERM_SR1_NCE13_SHIFT                      10u
#define ERM_SR1_NCE13_WIDTH                      1u
#define ERM_SR1_NCE13(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE13_SHIFT))&ERM_SR1_NCE13_MASK)
#define ERM_SR1_SBC13_MASK                       0x800u
#define ERM_SR1_SBC13_SHIFT                      11u
#define ERM_SR1_SBC13_WIDTH                      1u
#define ERM_SR1_SBC13(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC13_SHIFT))&ERM_SR1_SBC13_MASK)
#define ERM_SR1_NCE12_MASK                       0x4000u
#define ERM_SR1_NCE12_SHIFT                      14u
#define ERM_SR1_NCE12_WIDTH                      1u
#define ERM_SR1_NCE12(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE12_SHIFT))&ERM_SR1_NCE12_MASK)
#define ERM_SR1_SBC12_MASK                       0x8000u
#define ERM_SR1_SBC12_SHIFT                      15u
#define ERM_SR1_SBC12_WIDTH                      1u
#define ERM_SR1_SBC12(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC12_SHIFT))&ERM_SR1_SBC12_MASK)
#define ERM_SR1_NCE11_MASK                       0x40000u
#define ERM_SR1_NCE11_SHIFT                      18u
#define ERM_SR1_NCE11_WIDTH                      1u
#define ERM_SR1_NCE11(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE11_SHIFT))&ERM_SR1_NCE11_MASK)
#define ERM_SR1_SBC11_MASK                       0x80000u
#define ERM_SR1_SBC11_SHIFT                      19u
#define ERM_SR1_SBC11_WIDTH                      1u
#define ERM_SR1_SBC11(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC11_SHIFT))&ERM_SR1_SBC11_MASK)
#define ERM_SR1_NCE10_MASK                       0x400000u
#define ERM_SR1_NCE10_SHIFT                      22u
#define ERM_SR1_NCE10_WIDTH                      1u
#define ERM_SR1_NCE10(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE10_SHIFT))&ERM_SR1_NCE10_MASK)
#define ERM_SR1_SBC10_MASK                       0x800000u
#define ERM_SR1_SBC10_SHIFT                      23u
#define ERM_SR1_SBC10_WIDTH                      1u
#define ERM_SR1_SBC10(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC10_SHIFT))&ERM_SR1_SBC10_MASK)
#define ERM_SR1_NCE9_MASK                        0x4000000u
#define ERM_SR1_NCE9_SHIFT                       26u
#define ERM_SR1_NCE9_WIDTH                       1u
#define ERM_SR1_NCE9(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE9_SHIFT))&ERM_SR1_NCE9_MASK)
#define ERM_SR1_SBC9_MASK                        0x8000000u
#define ERM_SR1_SBC9_SHIFT                       27u
#define ERM_SR1_SBC9_WIDTH                       1u
#define ERM_SR1_SBC9(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC9_SHIFT))&ERM_SR1_SBC9_MASK)
#define ERM_SR1_NCE8_MASK                        0x40000000u
#define ERM_SR1_NCE8_SHIFT                       30u
#define ERM_SR1_NCE8_WIDTH                       1u
#define ERM_SR1_NCE8(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR1_NCE8_SHIFT))&ERM_SR1_NCE8_MASK)
#define ERM_SR1_SBC8_MASK                        0x80000000u
#define ERM_SR1_SBC8_SHIFT                       31u
#define ERM_SR1_SBC8_WIDTH                       1u
#define ERM_SR1_SBC8(x)                          (((uint32_t)(((uint32_t)(x))<<ERM_SR1_SBC8_SHIFT))&ERM_SR1_SBC8_MASK)
/* SR2 Bit Fields */
#define ERM_SR2_NCE19_MASK                       0x40000u
#define ERM_SR2_NCE19_SHIFT                      18u
#define ERM_SR2_NCE19_WIDTH                      1u
#define ERM_SR2_NCE19(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_NCE19_SHIFT))&ERM_SR2_NCE19_MASK)
#define ERM_SR2_SBC19_MASK                       0x80000u
#define ERM_SR2_SBC19_SHIFT                      19u
#define ERM_SR2_SBC19_WIDTH                      1u
#define ERM_SR2_SBC19(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_SBC19_SHIFT))&ERM_SR2_SBC19_MASK)
#define ERM_SR2_NCE18_MASK                       0x400000u
#define ERM_SR2_NCE18_SHIFT                      22u
#define ERM_SR2_NCE18_WIDTH                      1u
#define ERM_SR2_NCE18(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_NCE18_SHIFT))&ERM_SR2_NCE18_MASK)
#define ERM_SR2_SBC18_MASK                       0x800000u
#define ERM_SR2_SBC18_SHIFT                      23u
#define ERM_SR2_SBC18_WIDTH                      1u
#define ERM_SR2_SBC18(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_SBC18_SHIFT))&ERM_SR2_SBC18_MASK)
#define ERM_SR2_NCE17_MASK                       0x4000000u
#define ERM_SR2_NCE17_SHIFT                      26u
#define ERM_SR2_NCE17_WIDTH                      1u
#define ERM_SR2_NCE17(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_NCE17_SHIFT))&ERM_SR2_NCE17_MASK)
#define ERM_SR2_SBC17_MASK                       0x8000000u
#define ERM_SR2_SBC17_SHIFT                      27u
#define ERM_SR2_SBC17_WIDTH                      1u
#define ERM_SR2_SBC17(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_SBC17_SHIFT))&ERM_SR2_SBC17_MASK)
#define ERM_SR2_NCE16_MASK                       0x40000000u
#define ERM_SR2_NCE16_SHIFT                      30u
#define ERM_SR2_NCE16_WIDTH                      1u
#define ERM_SR2_NCE16(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_NCE16_SHIFT))&ERM_SR2_NCE16_MASK)
#define ERM_SR2_SBC16_MASK                       0x80000000u
#define ERM_SR2_SBC16_SHIFT                      31u
#define ERM_SR2_SBC16_WIDTH                      1u
#define ERM_SR2_SBC16(x)                         (((uint32_t)(((uint32_t)(x))<<ERM_SR2_SBC16_SHIFT))&ERM_SR2_SBC16_MASK)
/* EAR Bit Fields */
#define ERM_EAR_EAR_MASK                         0xFFFFFFFFu
#define ERM_EAR_EAR_SHIFT                        0u
#define ERM_EAR_EAR_WIDTH                        32u
#define ERM_EAR_EAR(x)                           (((uint32_t)(((uint32_t)(x))<<ERM_EAR_EAR_SHIFT))&ERM_EAR_EAR_MASK)
/* SYN Bit Fields */
#define ERM_SYN_SYNDROME_MASK                    0xFF000000u
#define ERM_SYN_SYNDROME_SHIFT                   24u
#define ERM_SYN_SYNDROME_WIDTH                   8u
#define ERM_SYN_SYNDROME(x)                      (((uint32_t)(((uint32_t)(x))<<ERM_SYN_SYNDROME_SHIFT))&ERM_SYN_SYNDROME_MASK)

/*!
 * @}
 */ /* end of group ERM_Register_Masks */


/*!
 * @}
 */ /* end of group ERM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FCCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FCCU_Peripheral_Access_Layer FCCU Peripheral Access Layer
 * @{
 */


/** FCCU - Size of Registers Arrays */
#define FCCU_NCF_CFG_COUNT                       2u
#define FCCU_NCFS_CFG_COUNT                      3u
#define FCCU_NCF_S_COUNT                         2u
#define FCCU_NCF_E_COUNT                         2u
#define FCCU_NCF_TOE_COUNT                       2u
#define FCCU_IRQ_ALARM_EN_COUNT                  2u
#define FCCU_NMI_EN_COUNT                        2u
#define FCCU_EOUT_SIG_EN_COUNT                   2u

/** FCCU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CTRL;                              /**< Control, offset: 0x0 */
  __O  uint32_t CTRLK;                             /**< Control Key, offset: 0x4 */
  __IO uint32_t CFG;                               /**< Configuration, offset: 0x8 */
       uint8_t RESERVED_0[16];
  __IO uint32_t NCF_CFG[FCCU_NCF_CFG_COUNT];       /**< Noncritical Fault Configuration, array offset: 0x1C, array step: 0x4 */
       uint8_t RESERVED_1[40];
  __IO uint32_t NCFS_CFG[FCCU_NCFS_CFG_COUNT];     /**< Noncritical Fault State Configuration, array offset: 0x4C, array step: 0x4 */
       uint8_t RESERVED_2[40];
  __IO uint32_t NCF_S[FCCU_NCF_S_COUNT];           /**< Noncritical Fault Status, array offset: 0x80, array step: 0x4 */
       uint8_t RESERVED_3[8];
  __O  uint32_t NCFK;                              /**< Noncritical Fault Key, offset: 0x90 */
  __IO uint32_t NCF_E[FCCU_NCF_E_COUNT];           /**< Noncritical Fault Enable, array offset: 0x94, array step: 0x4 */
       uint8_t RESERVED_4[8];
  __IO uint32_t NCF_TOE[FCCU_NCF_TOE_COUNT];       /**< Noncritical Fault Timeout Enable, array offset: 0xA4, array step: 0x4 */
       uint8_t RESERVED_5[8];
  __IO uint32_t NCF_TO;                            /**< Noncritical Fault Timeout, offset: 0xB4 */
  __IO uint32_t CFG_TO;                            /**< Configuration-State Timer Interval, offset: 0xB8 */
  __IO uint32_t EINOUT;                            /**< IO Control, offset: 0xBC */
  __I  uint32_t STAT;                              /**< Status, offset: 0xC0 */
  __I  uint32_t N2AF_STATUS;                       /**< NA Freeze Status, offset: 0xC4 */
  __I  uint32_t A2FF_STATUS;                       /**< AF Freeze Status, offset: 0xC8 */
  __I  uint32_t N2FF_STATUS;                       /**< NF Freeze Status, offset: 0xCC */
  __I  uint32_t F2A_STATUS;                        /**< FA Freeze Status, offset: 0xD0 */
       uint8_t RESERVED_6[8];
  __IO uint32_t NCFF;                              /**< Noncritical Fault Fake, offset: 0xDC */
  __IO uint32_t IRQ_STAT;                          /**< IRQ Status, offset: 0xE0 */
  __IO uint32_t IRQ_EN;                            /**< IRQ Enable, offset: 0xE4 */
  __I  uint32_t XTMR;                              /**< XTMR, offset: 0xE8 */
       uint8_t RESERVED_7[4];
  __IO uint32_t TRANS_LOCK;                        /**< Transient Configuration Lock, offset: 0xF0 */
  __IO uint32_t PERMNT_LOCK;                       /**< Permanent Configuration Lock, offset: 0xF4 */
  __IO uint32_t DELTA_T;                           /**< Delta T, offset: 0xF8 */
  __IO uint32_t IRQ_ALARM_EN[FCCU_IRQ_ALARM_EN_COUNT]; /**< IRQ Alarm Enable, array offset: 0xFC, array step: 0x4 */
       uint8_t RESERVED_8[8];
  __IO uint32_t NMI_EN[FCCU_NMI_EN_COUNT];         /**< NMI Enable, array offset: 0x10C, array step: 0x4 */
       uint8_t RESERVED_9[8];
  __IO uint32_t EOUT_SIG_EN[FCCU_EOUT_SIG_EN_COUNT]; /**< Bistable Fault-Output (EOUT) Mode Signaling Enable, array offset: 0x11C, array step: 0x4 */
} FCCU_Type, *FCCU_MemMapPtr;

 /** Number of instances of the FCCU module. */
#define FCCU_INSTANCE_COUNT                      (1u)


/* FCCU - Peripheral instance base addresses */
/** Peripheral FCCU base address */
#define FCCU_BASE                                (0xC3F80000u)
/** Peripheral FCCU base pointer */
#define FCCU                                     ((FCCU_Type *)FCCU_BASE)
/** Array initializer of FCCU peripheral base addresses */
#define FCCU_BASE_ADDRS                          { FCCU_BASE }
/** Array initializer of FCCU peripheral base pointers */
#define FCCU_BASE_PTRS                           { FCCU }

/* ----------------------------------------------------------------------------
   -- FCCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FCCU_Register_Masks FCCU Register Masks
 * @{
 */

/* CTRL Bit Fields */
#define FCCU_CTRL_OPR_MASK                       0x1Fu
#define FCCU_CTRL_OPR_SHIFT                      0u
#define FCCU_CTRL_OPR_WIDTH                      5u
#define FCCU_CTRL_OPR(x)                         (((uint32_t)(((uint32_t)(x))<<FCCU_CTRL_OPR_SHIFT))&FCCU_CTRL_OPR_MASK)
#define FCCU_CTRL_OPS_MASK                       0xC0u
#define FCCU_CTRL_OPS_SHIFT                      6u
#define FCCU_CTRL_OPS_WIDTH                      2u
#define FCCU_CTRL_OPS(x)                         (((uint32_t)(((uint32_t)(x))<<FCCU_CTRL_OPS_SHIFT))&FCCU_CTRL_OPS_MASK)
#define FCCU_CTRL_DEBUG_MASK                     0x200u
#define FCCU_CTRL_DEBUG_SHIFT                    9u
#define FCCU_CTRL_DEBUG_WIDTH                    1u
#define FCCU_CTRL_DEBUG(x)                       (((uint32_t)(((uint32_t)(x))<<FCCU_CTRL_DEBUG_SHIFT))&FCCU_CTRL_DEBUG_MASK)
#define FCCU_CTRL_FILTER_WIDTH_MASK              0x60000000u
#define FCCU_CTRL_FILTER_WIDTH_SHIFT             29u
#define FCCU_CTRL_FILTER_WIDTH_WIDTH             2u
#define FCCU_CTRL_FILTER_WIDTH(x)                (((uint32_t)(((uint32_t)(x))<<FCCU_CTRL_FILTER_WIDTH_SHIFT))&FCCU_CTRL_FILTER_WIDTH_MASK)
#define FCCU_CTRL_FILTER_BYPASS_MASK             0x80000000u
#define FCCU_CTRL_FILTER_BYPASS_SHIFT            31u
#define FCCU_CTRL_FILTER_BYPASS_WIDTH            1u
#define FCCU_CTRL_FILTER_BYPASS(x)               (((uint32_t)(((uint32_t)(x))<<FCCU_CTRL_FILTER_BYPASS_SHIFT))&FCCU_CTRL_FILTER_BYPASS_MASK)
/* CTRLK Bit Fields */
#define FCCU_CTRLK_CTRLK_MASK                    0xFFFFFFFFu
#define FCCU_CTRLK_CTRLK_SHIFT                   0u
#define FCCU_CTRLK_CTRLK_WIDTH                   32u
#define FCCU_CTRLK_CTRLK(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_CTRLK_CTRLK_SHIFT))&FCCU_CTRLK_CTRLK_MASK)
/* CFG Bit Fields */
#define FCCU_CFG_FOP_MASK                        0x3Fu
#define FCCU_CFG_FOP_SHIFT                       0u
#define FCCU_CFG_FOP_WIDTH                       6u
#define FCCU_CFG_FOP(x)                          (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_FOP_SHIFT))&FCCU_CFG_FOP_MASK)
#define FCCU_CFG_FOM_MASK                        0x1C0u
#define FCCU_CFG_FOM_SHIFT                       6u
#define FCCU_CFG_FOM_WIDTH                       3u
#define FCCU_CFG_FOM(x)                          (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_FOM_SHIFT))&FCCU_CFG_FOM_MASK)
#define FCCU_CFG_PS_MASK                         0x200u
#define FCCU_CFG_PS_SHIFT                        9u
#define FCCU_CFG_PS_WIDTH                        1u
#define FCCU_CFG_PS(x)                           (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_PS_SHIFT))&FCCU_CFG_PS_MASK)
#define FCCU_CFG_SM_MASK                         0x400u
#define FCCU_CFG_SM_SHIFT                        10u
#define FCCU_CFG_SM_WIDTH                        1u
#define FCCU_CFG_SM(x)                           (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_SM_SHIFT))&FCCU_CFG_SM_MASK)
#define FCCU_CFG_FOPE_MASK                       0x8000u
#define FCCU_CFG_FOPE_SHIFT                      15u
#define FCCU_CFG_FOPE_WIDTH                      1u
#define FCCU_CFG_FOPE(x)                         (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_FOPE_SHIFT))&FCCU_CFG_FOPE_MASK)
#define FCCU_CFG_FCCU_SET_CLEAR_MASK             0xC00000u
#define FCCU_CFG_FCCU_SET_CLEAR_SHIFT            22u
#define FCCU_CFG_FCCU_SET_CLEAR_WIDTH            2u
#define FCCU_CFG_FCCU_SET_CLEAR(x)               (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_FCCU_SET_CLEAR_SHIFT))&FCCU_CFG_FCCU_SET_CLEAR_MASK)
#define FCCU_CFG_FCCU_SET_AFTER_RESET_MASK       0x1000000u
#define FCCU_CFG_FCCU_SET_AFTER_RESET_SHIFT      24u
#define FCCU_CFG_FCCU_SET_AFTER_RESET_WIDTH      1u
#define FCCU_CFG_FCCU_SET_AFTER_RESET(x)         (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_FCCU_SET_AFTER_RESET_SHIFT))&FCCU_CFG_FCCU_SET_AFTER_RESET_MASK)
/* NCF_CFG Bit Fields */
#define FCCU_NCF_CFG_NCFCx_MASK                  0xFFFFFFFFu
#define FCCU_NCF_CFG_NCFCx_SHIFT                 0u
#define FCCU_NCF_CFG_NCFCx_WIDTH                 32u
#define FCCU_NCF_CFG_NCFCx(x)                    (((uint32_t)(((uint32_t)(x))<<FCCU_NCF_CFG_NCFCx_SHIFT))&FCCU_NCF_CFG_NCFCx_MASK)
/* NCFS_CFG Bit Fields */
#define FCCU_NCFS_CFG_NCFSCx_MASK                0xFFFFFFFFu
#define FCCU_NCFS_CFG_NCFSCx_SHIFT               0u
#define FCCU_NCFS_CFG_NCFSCx_WIDTH               32u
#define FCCU_NCFS_CFG_NCFSCx(x)                  (((uint32_t)(((uint32_t)(x))<<FCCU_NCFS_CFG_NCFSCx_SHIFT))&FCCU_NCFS_CFG_NCFSCx_MASK)
/* NCF_S Bit Fields */
#define FCCU_NCF_S_NCFSx_MASK                    0xFFFFFFFFu
#define FCCU_NCF_S_NCFSx_SHIFT                   0u
#define FCCU_NCF_S_NCFSx_WIDTH                   32u
#define FCCU_NCF_S_NCFSx(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_NCF_S_NCFSx_SHIFT))&FCCU_NCF_S_NCFSx_MASK)
/* NCFK Bit Fields */
#define FCCU_NCFK_NCFK_MASK                      0xFFFFFFFFu
#define FCCU_NCFK_NCFK_SHIFT                     0u
#define FCCU_NCFK_NCFK_WIDTH                     32u
#define FCCU_NCFK_NCFK(x)                        (((uint32_t)(((uint32_t)(x))<<FCCU_NCFK_NCFK_SHIFT))&FCCU_NCFK_NCFK_MASK)
/* NCF_E Bit Fields */
#define FCCU_NCF_E_NCFEx_MASK                    0xFFFFFFFFu
#define FCCU_NCF_E_NCFEx_SHIFT                   0u
#define FCCU_NCF_E_NCFEx_WIDTH                   32u
#define FCCU_NCF_E_NCFEx(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_NCF_E_NCFEx_SHIFT))&FCCU_NCF_E_NCFEx_MASK)
/* NCF_TOE Bit Fields */
#define FCCU_NCF_TOE_NCFTOEx_MASK                0xFFFFFFFFu
#define FCCU_NCF_TOE_NCFTOEx_SHIFT               0u
#define FCCU_NCF_TOE_NCFTOEx_WIDTH               32u
#define FCCU_NCF_TOE_NCFTOEx(x)                  (((uint32_t)(((uint32_t)(x))<<FCCU_NCF_TOE_NCFTOEx_SHIFT))&FCCU_NCF_TOE_NCFTOEx_MASK)
/* NCF_TO Bit Fields */
#define FCCU_NCF_TO_TO_MASK                      0xFFFFFFFFu
#define FCCU_NCF_TO_TO_SHIFT                     0u
#define FCCU_NCF_TO_TO_WIDTH                     32u
#define FCCU_NCF_TO_TO(x)                        (((uint32_t)(((uint32_t)(x))<<FCCU_NCF_TO_TO_SHIFT))&FCCU_NCF_TO_TO_MASK)
/* CFG_TO Bit Fields */
#define FCCU_CFG_TO_TO_MASK                      0x7u
#define FCCU_CFG_TO_TO_SHIFT                     0u
#define FCCU_CFG_TO_TO_WIDTH                     3u
#define FCCU_CFG_TO_TO(x)                        (((uint32_t)(((uint32_t)(x))<<FCCU_CFG_TO_TO_SHIFT))&FCCU_CFG_TO_TO_MASK)
/* EINOUT Bit Fields */
#define FCCU_EINOUT_EOUT0_MASK                   0x1u
#define FCCU_EINOUT_EOUT0_SHIFT                  0u
#define FCCU_EINOUT_EOUT0_WIDTH                  1u
#define FCCU_EINOUT_EOUT0(x)                     (((uint32_t)(((uint32_t)(x))<<FCCU_EINOUT_EOUT0_SHIFT))&FCCU_EINOUT_EOUT0_MASK)
#define FCCU_EINOUT_EOUT1_MASK                   0x2u
#define FCCU_EINOUT_EOUT1_SHIFT                  1u
#define FCCU_EINOUT_EOUT1_WIDTH                  1u
#define FCCU_EINOUT_EOUT1(x)                     (((uint32_t)(((uint32_t)(x))<<FCCU_EINOUT_EOUT1_SHIFT))&FCCU_EINOUT_EOUT1_MASK)
#define FCCU_EINOUT_EIN0_MASK                    0x10u
#define FCCU_EINOUT_EIN0_SHIFT                   4u
#define FCCU_EINOUT_EIN0_WIDTH                   1u
#define FCCU_EINOUT_EIN0(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_EINOUT_EIN0_SHIFT))&FCCU_EINOUT_EIN0_MASK)
#define FCCU_EINOUT_EIN1_MASK                    0x20u
#define FCCU_EINOUT_EIN1_SHIFT                   5u
#define FCCU_EINOUT_EIN1_WIDTH                   1u
#define FCCU_EINOUT_EIN1(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_EINOUT_EIN1_SHIFT))&FCCU_EINOUT_EIN1_MASK)
/* STAT Bit Fields */
#define FCCU_STAT_STATUS_MASK                    0x7u
#define FCCU_STAT_STATUS_SHIFT                   0u
#define FCCU_STAT_STATUS_WIDTH                   3u
#define FCCU_STAT_STATUS(x)                      (((uint32_t)(((uint32_t)(x))<<FCCU_STAT_STATUS_SHIFT))&FCCU_STAT_STATUS_MASK)
#define FCCU_STAT_ESTAT_MASK                     0x8u
#define FCCU_STAT_ESTAT_SHIFT                    3u
#define FCCU_STAT_ESTAT_WIDTH                    1u
#define FCCU_STAT_ESTAT(x)                       (((uint32_t)(((uint32_t)(x))<<FCCU_STAT_ESTAT_SHIFT))&FCCU_STAT_ESTAT_MASK)
#define FCCU_STAT_PhysicErrorPin_MASK            0x30u
#define FCCU_STAT_PhysicErrorPin_SHIFT           4u
#define FCCU_STAT_PhysicErrorPin_WIDTH           2u
#define FCCU_STAT_PhysicErrorPin(x)              (((uint32_t)(((uint32_t)(x))<<FCCU_STAT_PhysicErrorPin_SHIFT))&FCCU_STAT_PhysicErrorPin_MASK)
/* N2AF_STATUS Bit Fields */
#define FCCU_N2AF_STATUS_NAFS_MASK               0xFFu
#define FCCU_N2AF_STATUS_NAFS_SHIFT              0u
#define FCCU_N2AF_STATUS_NAFS_WIDTH              8u
#define FCCU_N2AF_STATUS_NAFS(x)                 (((uint32_t)(((uint32_t)(x))<<FCCU_N2AF_STATUS_NAFS_SHIFT))&FCCU_N2AF_STATUS_NAFS_MASK)
/* A2FF_STATUS Bit Fields */
#define FCCU_A2FF_STATUS_AFFS_MASK               0xFFu
#define FCCU_A2FF_STATUS_AFFS_SHIFT              0u
#define FCCU_A2FF_STATUS_AFFS_WIDTH              8u
#define FCCU_A2FF_STATUS_AFFS(x)                 (((uint32_t)(((uint32_t)(x))<<FCCU_A2FF_STATUS_AFFS_SHIFT))&FCCU_A2FF_STATUS_AFFS_MASK)
#define FCCU_A2FF_STATUS_AF_SRC_MASK             0x300u
#define FCCU_A2FF_STATUS_AF_SRC_SHIFT            8u
#define FCCU_A2FF_STATUS_AF_SRC_WIDTH            2u
#define FCCU_A2FF_STATUS_AF_SRC(x)               (((uint32_t)(((uint32_t)(x))<<FCCU_A2FF_STATUS_AF_SRC_SHIFT))&FCCU_A2FF_STATUS_AF_SRC_MASK)
/* N2FF_STATUS Bit Fields */
#define FCCU_N2FF_STATUS_NFFS_MASK               0xFFu
#define FCCU_N2FF_STATUS_NFFS_SHIFT              0u
#define FCCU_N2FF_STATUS_NFFS_WIDTH              8u
#define FCCU_N2FF_STATUS_NFFS(x)                 (((uint32_t)(((uint32_t)(x))<<FCCU_N2FF_STATUS_NFFS_SHIFT))&FCCU_N2FF_STATUS_NFFS_MASK)
#define FCCU_N2FF_STATUS_NF_SRC_MASK             0x300u
#define FCCU_N2FF_STATUS_NF_SRC_SHIFT            8u
#define FCCU_N2FF_STATUS_NF_SRC_WIDTH            2u
#define FCCU_N2FF_STATUS_NF_SRC(x)               (((uint32_t)(((uint32_t)(x))<<FCCU_N2FF_STATUS_NF_SRC_SHIFT))&FCCU_N2FF_STATUS_NF_SRC_MASK)
/* F2A_STATUS Bit Fields */
#define FCCU_F2A_STATUS_FAFS_MASK                0x1FFu
#define FCCU_F2A_STATUS_FAFS_SHIFT               0u
#define FCCU_F2A_STATUS_FAFS_WIDTH               9u
#define FCCU_F2A_STATUS_FAFS(x)                  (((uint32_t)(((uint32_t)(x))<<FCCU_F2A_STATUS_FAFS_SHIFT))&FCCU_F2A_STATUS_FAFS_MASK)
/* NCFF Bit Fields */
#define FCCU_NCFF_FNCFC_MASK                     0x7Fu
#define FCCU_NCFF_FNCFC_SHIFT                    0u
#define FCCU_NCFF_FNCFC_WIDTH                    7u
#define FCCU_NCFF_FNCFC(x)                       (((uint32_t)(((uint32_t)(x))<<FCCU_NCFF_FNCFC_SHIFT))&FCCU_NCFF_FNCFC_MASK)
/* IRQ_STAT Bit Fields */
#define FCCU_IRQ_STAT_CFG_TO_STAT_MASK           0x1u
#define FCCU_IRQ_STAT_CFG_TO_STAT_SHIFT          0u
#define FCCU_IRQ_STAT_CFG_TO_STAT_WIDTH          1u
#define FCCU_IRQ_STAT_CFG_TO_STAT(x)             (((uint32_t)(((uint32_t)(x))<<FCCU_IRQ_STAT_CFG_TO_STAT_SHIFT))&FCCU_IRQ_STAT_CFG_TO_STAT_MASK)
#define FCCU_IRQ_STAT_ALRM_STAT_MASK             0x2u
#define FCCU_IRQ_STAT_ALRM_STAT_SHIFT            1u
#define FCCU_IRQ_STAT_ALRM_STAT_WIDTH            1u
#define FCCU_IRQ_STAT_ALRM_STAT(x)               (((uint32_t)(((uint32_t)(x))<<FCCU_IRQ_STAT_ALRM_STAT_SHIFT))&FCCU_IRQ_STAT_ALRM_STAT_MASK)
#define FCCU_IRQ_STAT_NMI_STAT_MASK              0x4u
#define FCCU_IRQ_STAT_NMI_STAT_SHIFT             2u
#define FCCU_IRQ_STAT_NMI_STAT_WIDTH             1u
#define FCCU_IRQ_STAT_NMI_STAT(x)                (((uint32_t)(((uint32_t)(x))<<FCCU_IRQ_STAT_NMI_STAT_SHIFT))&FCCU_IRQ_STAT_NMI_STAT_MASK)
/* IRQ_EN Bit Fields */
#define FCCU_IRQ_EN_CFG_TO_IEN_MASK              0x1u
#define FCCU_IRQ_EN_CFG_TO_IEN_SHIFT             0u
#define FCCU_IRQ_EN_CFG_TO_IEN_WIDTH             1u
#define FCCU_IRQ_EN_CFG_TO_IEN(x)                (((uint32_t)(((uint32_t)(x))<<FCCU_IRQ_EN_CFG_TO_IEN_SHIFT))&FCCU_IRQ_EN_CFG_TO_IEN_MASK)
/* XTMR Bit Fields */
#define FCCU_XTMR_XTMR_MASK                      0xFFFFFFFFu
#define FCCU_XTMR_XTMR_SHIFT                     0u
#define FCCU_XTMR_XTMR_WIDTH                     32u
#define FCCU_XTMR_XTMR(x)                        (((uint32_t)(((uint32_t)(x))<<FCCU_XTMR_XTMR_SHIFT))&FCCU_XTMR_XTMR_MASK)
/* TRANS_LOCK Bit Fields */
#define FCCU_TRANS_LOCK_TRANSKEY_MASK            0x1FFu
#define FCCU_TRANS_LOCK_TRANSKEY_SHIFT           0u
#define FCCU_TRANS_LOCK_TRANSKEY_WIDTH           9u
#define FCCU_TRANS_LOCK_TRANSKEY(x)              (((uint32_t)(((uint32_t)(x))<<FCCU_TRANS_LOCK_TRANSKEY_SHIFT))&FCCU_TRANS_LOCK_TRANSKEY_MASK)
/* PERMNT_LOCK Bit Fields */
#define FCCU_PERMNT_LOCK_PERMNTKEY_MASK          0x1FFu
#define FCCU_PERMNT_LOCK_PERMNTKEY_SHIFT         0u
#define FCCU_PERMNT_LOCK_PERMNTKEY_WIDTH         9u
#define FCCU_PERMNT_LOCK_PERMNTKEY(x)            (((uint32_t)(((uint32_t)(x))<<FCCU_PERMNT_LOCK_PERMNTKEY_SHIFT))&FCCU_PERMNT_LOCK_PERMNTKEY_MASK)
/* DELTA_T Bit Fields */
#define FCCU_DELTA_T_DELTA_T_MASK                0x3FFFu
#define FCCU_DELTA_T_DELTA_T_SHIFT               0u
#define FCCU_DELTA_T_DELTA_T_WIDTH               14u
#define FCCU_DELTA_T_DELTA_T(x)                  (((uint32_t)(((uint32_t)(x))<<FCCU_DELTA_T_DELTA_T_SHIFT))&FCCU_DELTA_T_DELTA_T_MASK)
/* IRQ_ALARM_EN Bit Fields */
#define FCCU_IRQ_ALARM_EN_IRQENx_MASK            0xFFFFFFFFu
#define FCCU_IRQ_ALARM_EN_IRQENx_SHIFT           0u
#define FCCU_IRQ_ALARM_EN_IRQENx_WIDTH           32u
#define FCCU_IRQ_ALARM_EN_IRQENx(x)              (((uint32_t)(((uint32_t)(x))<<FCCU_IRQ_ALARM_EN_IRQENx_SHIFT))&FCCU_IRQ_ALARM_EN_IRQENx_MASK)
/* NMI_EN Bit Fields */
#define FCCU_NMI_EN_NMIENx_MASK                  0xFFFFFFFFu
#define FCCU_NMI_EN_NMIENx_SHIFT                 0u
#define FCCU_NMI_EN_NMIENx_WIDTH                 32u
#define FCCU_NMI_EN_NMIENx(x)                    (((uint32_t)(((uint32_t)(x))<<FCCU_NMI_EN_NMIENx_SHIFT))&FCCU_NMI_EN_NMIENx_MASK)
/* EOUT_SIG_EN Bit Fields */
#define FCCU_EOUT_SIG_EN_EOUTENx_MASK            0xFFFFFFFFu
#define FCCU_EOUT_SIG_EN_EOUTENx_SHIFT           0u
#define FCCU_EOUT_SIG_EN_EOUTENx_WIDTH           32u
#define FCCU_EOUT_SIG_EN_EOUTENx(x)              (((uint32_t)(((uint32_t)(x))<<FCCU_EOUT_SIG_EN_EOUTENx_SHIFT))&FCCU_EOUT_SIG_EN_EOUTENx_MASK)

/*!
 * @}
 */ /* end of group FCCU_Register_Masks */


/*!
 * @}
 */ /* end of group FCCU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- FEC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FEC_Peripheral_Access_Layer FEC Peripheral Access Layer
 * @{
 */


/** FEC - Size of Registers Arrays */

/** FEC - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4];
  __IO uint32_t EIR;                               /**< Interrupt Event Register, offset: 0x4 */
  __IO uint32_t EIMR;                              /**< Interrupt Mask Register, offset: 0x8 */
       uint8_t RESERVED_1[4];
  __IO uint32_t RDAR;                              /**< Receive Descriptor Active Register, offset: 0x10 */
  __IO uint32_t TDAR;                              /**< Transmit Descriptor Active Register, offset: 0x14 */
       uint8_t RESERVED_2[12];
  __IO uint32_t ECR;                               /**< Ethernet Control Register, offset: 0x24 */
       uint8_t RESERVED_3[24];
  __IO uint32_t MMFR;                              /**< MII Management Frame Register, offset: 0x40 */
  __IO uint32_t MSCR;                              /**< MII Speed Control Register, offset: 0x44 */
       uint8_t RESERVED_4[28];
  __IO uint32_t MIBC;                              /**< MIB Control Register, offset: 0x64 */
       uint8_t RESERVED_5[28];
  __IO uint32_t RCR;                               /**< Receive Control Register, offset: 0x84 */
       uint8_t RESERVED_6[60];
  __IO uint32_t TCR;                               /**< Transmit Control Register, offset: 0xC4 */
       uint8_t RESERVED_7[28];
  __IO uint32_t PALR;                              /**< Physical Address Low Register, offset: 0xE4 */
  __IO uint32_t PAUR;                              /**< Physical Address High Register and Type Field, offset: 0xE8 */
  __IO uint32_t OPD;                               /**< Opcode/Pause Duration, offset: 0xEC */
       uint8_t RESERVED_8[40];
  __IO uint32_t IAUR;                              /**< Descriptor Individual Upper Address Register, offset: 0x118 */
  __IO uint32_t IALR;                              /**< Descriptor Individual Lower Address Register, offset: 0x11C */
  __IO uint32_t GAUR;                              /**< Descriptor Group Upper Address Register, offset: 0x120 */
  __IO uint32_t GALR;                              /**< Descriptor Group Lower Address Register, offset: 0x124 */
       uint8_t RESERVED_9[28];
  __IO uint32_t TFWR;                              /**< Transmit FIFO Watermark, offset: 0x144 */
       uint8_t RESERVED_10[4];
  __I  uint32_t FRBR;                              /**< FIFO Receive Bound Register, offset: 0x14C */
  __IO uint32_t FRSR;                              /**< FIFO Receive Start Register, offset: 0x150 */
       uint8_t RESERVED_11[44];
  __IO uint32_t ERDSR;                             /**< Receive Descriptor Ring Start Register, offset: 0x180 */
  __IO uint32_t ETDSR;                             /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
  __IO uint32_t EMRBR;                             /**< Receive Buffer Size Register, offset: 0x188 */
       uint8_t RESERVED_12[116];
  __IO uint32_t RMON_T_DROP;                       /**< Count of frames not counted correctly, offset: 0x200 */
  __IO uint32_t RMON_T_PACKETS;                    /**< RMON Tx packet count, offset: 0x204 */
  __IO uint32_t RMON_T_BC_PKT;                     /**< RMON Tx broadcast packets, offset: 0x208 */
  __IO uint32_t RMON_T_MC_PKT;                     /**< RMON Tx multicast packets, offset: 0x20C */
  __IO uint32_t RMON_T_CRC_ALIGN;                  /**< RMON Tx packets with CRC/align error, offset: 0x210 */
  __IO uint32_t RMON_T_UNDERSIZE;                  /**< RMON Tx packets < 64 bytes, good CRC, offset: 0x214 */
  __IO uint32_t RMON_T_OVERSIZE;                   /**< RMON Tx packets > MAX_FL bytes, good CRC, offset: 0x218 */
  __IO uint32_t RMON_T_FRAG;                       /**< RMON Tx packets < 64 bytes, bad CRC, offset: 0x21C */
  __IO uint32_t RMON_T_JAB;                        /**< RMON Tx packets > MAX_FL bytes, bad CRC, offset: 0x220 */
  __IO uint32_t RMON_T_COL;                        /**< RMON Tx collision count, offset: 0x224 */
  __IO uint32_t RMON_T_P64;                        /**< RMON Tx 64 byte packets, offset: 0x228 */
  __IO uint32_t RMON_T_P65TO127;                   /**< RMON Tx 65 to 127 byte packets, offset: 0x22C */
  __IO uint32_t RMON_T_P128TO255;                  /**< RMON Tx 128 to 255 byte packets, offset: 0x230 */
  __IO uint32_t RMON_T_P256TO511;                  /**< RMON Tx 256 to 511 byte packets, offset: 0x234 */
  __IO uint32_t RMON_T_P512TO1023;                 /**< RMON Tx 512 to 1023 byte packets, offset: 0x238 */
  __IO uint32_t RMON_T_P1024TO2047;                /**< RMON Tx 1024 to 2047 byte packets, offset: 0x23C */
  __IO uint32_t RMON_T_P_GTE2048;                  /**< RMON Tx packets with > 2048 bytes, offset: 0x240 */
  __IO uint32_t RMON_T_OCTETS;                     /**< RMON Tx Octets, offset: 0x244 */
  __IO uint32_t IEEE_T_DROP;                       /**< Count of transmitted frames not counted correctly, offset: 0x248 */
  __IO uint32_t IEEE_T_FRAME_OK;                   /**< Frames transmitted OK, offset: 0x24C */
  __IO uint32_t IEEE_T_1COL;                       /**< Frames transmitted with single collision, offset: 0x250 */
  __IO uint32_t IEEE_T_MCOL;                       /**< Frames transmitted with multiple collisions, offset: 0x254 */
  __IO uint32_t IEEE_T_DEF;                        /**< Frames transmitted after deferral delay, offset: 0x258 */
  __IO uint32_t IEEE_T_LCOL;                       /**< Frames transmitted with late collision, offset: 0x25C */
  __IO uint32_t IEEE_T_EXCOL;                      /**< Frames transmitted with excessive collisions, offset: 0x260 */
  __IO uint32_t IEEE_T_MACERR;                     /**< Frames transmitted with Tx FIFO underrun, offset: 0x264 */
  __IO uint32_t IEEE_T_CSERR;                      /**< Frames transmitted with carrier sense error, offset: 0x268 */
  __IO uint32_t IEEE_T_SQE;                        /**< Frames transmitted with SQE error, offset: 0x26C */
  __IO uint32_t IEEE_T_FDXFC;                      /**< Flow control pause frames transmitted, offset: 0x270 */
  __IO uint32_t IEEE_T_OCTETS_OK;                  /**< Octet count for frames transmitted without error, offset: 0x274 */
       uint8_t RESERVED_13[8];
  __IO uint32_t RMON_R_DROP;                       /**< Count of received frames not counted correctly, offset: 0x280 */
  __IO uint32_t RMON_R_PACKETS;                    /**< RMON Rx packet count, offset: 0x284 */
  __IO uint32_t RMON_R_BC_PKT;                     /**< RMON Rx broadcast packets, offset: 0x288 */
  __IO uint32_t RMON_R_MC_PKT;                     /**< RMON Rx multicast packets, offset: 0x28C */
  __IO uint32_t RMON_R_CRC_ALIGN;                  /**< RMON Rx packets with CRC/Align error, offset: 0x290 */
  __IO uint32_t RMON_R_UNDERSIZE;                  /**< RMON Rx packets < 64 bytes, good CRC, offset: 0x294 */
  __IO uint32_t RMON_R_OVERSIZE;                   /**< RMON Rx packets > MAX_FL bytes, good CRC, offset: 0x298 */
  __IO uint32_t RMON_R_FRAG;                       /**< RMON Rx packets < 64 bytes, bad CRC, offset: 0x29C */
  __IO uint32_t RMON_R_JAB;                        /**< RMON Rx packets > MAX_FL bytes, bad CRC, offset: 0x2A0 */
  __IO uint32_t RMON_R_RESVD_0;                    /**< Reserved, offset: 0x2A4 */
  __IO uint32_t RMON_R_P64;                        /**< RMON Rx 64 byte packets, offset: 0x2A8 */
  __IO uint32_t RMON_R_P65TO127;                   /**< RMON Rx 65 to 127 byte packets, offset: 0x2AC */
  __IO uint32_t RMON_R_P128TO255;                  /**< RMON Rx 128 to 255 byte packets, offset: 0x2B0 */
  __IO uint32_t RMON_R_P256TO511;                  /**< RMON Rx 256 to 511 byte packets, offset: 0x2B4 */
  __IO uint32_t RMON_R_P512TO1023;                 /**< RMON Rx 512 to 1023 byte packets, offset: 0x2B8 */
  __IO uint32_t RMON_R_P1024TO2047;                /**< RMON Rx 1024 to 2047 byte packets, offset: 0x2BC */
  __IO uint32_t RMON_R_P_GTE2048;                  /**< RMON Rx packets with > 2048 bytes, offset: 0x2C0 */
  __IO uint32_t RMON_R_OCTETS;                     /**< RMON Rx octets, offset: 0x2C4 */
  __IO uint32_t IEEE_R_DROP;                       /**< Count of received frames not counted correctly, offset: 0x2C8 */
  __IO uint32_t IEEE_R_FRAME_OK;                   /**< Frames received OK, offset: 0x2CC */
  __IO uint32_t IEEE_R_CRC;                        /**< Frames received with CRC error, offset: 0x2D0 */
  __IO uint32_t IEEE_R_ALIGN;                      /**< Frames received with alignment error, offset: 0x2D4 */
  __IO uint32_t IEEE_R_MACERR;                     /**< Receive FIFO overflow count, offset: 0x2D8 */
  __IO uint32_t IEEE_R_FDXFC;                      /**< Flow control pause frames received, offset: 0x2DC */
  __IO uint32_t IEEE_R_OCTETS_OK;                  /**< Octet count for frames received without error, offset: 0x2E0 */
} FEC_Type, *FEC_MemMapPtr;

 /** Number of instances of the FEC module. */
#define FEC_INSTANCE_COUNT                       (1u)


/* FEC - Peripheral instance base addresses */
/** Peripheral FEC base address */
#define FEC_BASE                                 (0xFFF4C000u)
/** Peripheral FEC base pointer */
#define FEC                                      ((FEC_Type *)FEC_BASE)
/** Array initializer of FEC peripheral base addresses */
#define FEC_BASE_ADDRS                           { FEC_BASE }
/** Array initializer of FEC peripheral base pointers */
#define FEC_BASE_PTRS                            { FEC }

/** Interrupt vectors for the FEC peripheral type */
#define FEC_ERR_IRQS                     { FEC_ERR_IRQn }
#define FEC_RX_IRQS                      { FEC_RXF_IRQn }
#define FEC_TX_IRQS                      { FEC_TXF_IRQn }

/* ----------------------------------------------------------------------------
   -- FEC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup FEC_Register_Masks FEC Register Masks
 * @{
 */

/* EIR Bit Fields */
#define FEC_EIR_UN_MASK                          0x80000u
#define FEC_EIR_UN_SHIFT                         19u
#define FEC_EIR_UN_WIDTH                         1u
#define FEC_EIR_UN(x)                            (((uint32_t)(((uint32_t)(x))<<FEC_EIR_UN_SHIFT))&FEC_EIR_UN_MASK)
#define FEC_EIR_RL_MASK                          0x100000u
#define FEC_EIR_RL_SHIFT                         20u
#define FEC_EIR_RL_WIDTH                         1u
#define FEC_EIR_RL(x)                            (((uint32_t)(((uint32_t)(x))<<FEC_EIR_RL_SHIFT))&FEC_EIR_RL_MASK)
#define FEC_EIR_LC_MASK                          0x200000u
#define FEC_EIR_LC_SHIFT                         21u
#define FEC_EIR_LC_WIDTH                         1u
#define FEC_EIR_LC(x)                            (((uint32_t)(((uint32_t)(x))<<FEC_EIR_LC_SHIFT))&FEC_EIR_LC_MASK)
#define FEC_EIR_EBERR_MASK                       0x400000u
#define FEC_EIR_EBERR_SHIFT                      22u
#define FEC_EIR_EBERR_WIDTH                      1u
#define FEC_EIR_EBERR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_EIR_EBERR_SHIFT))&FEC_EIR_EBERR_MASK)
#define FEC_EIR_MII_MASK                         0x800000u
#define FEC_EIR_MII_SHIFT                        23u
#define FEC_EIR_MII_WIDTH                        1u
#define FEC_EIR_MII(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_MII_SHIFT))&FEC_EIR_MII_MASK)
#define FEC_EIR_RXB_MASK                         0x1000000u
#define FEC_EIR_RXB_SHIFT                        24u
#define FEC_EIR_RXB_WIDTH                        1u
#define FEC_EIR_RXB(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_RXB_SHIFT))&FEC_EIR_RXB_MASK)
#define FEC_EIR_RXF_MASK                         0x2000000u
#define FEC_EIR_RXF_SHIFT                        25u
#define FEC_EIR_RXF_WIDTH                        1u
#define FEC_EIR_RXF(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_RXF_SHIFT))&FEC_EIR_RXF_MASK)
#define FEC_EIR_TXB_MASK                         0x4000000u
#define FEC_EIR_TXB_SHIFT                        26u
#define FEC_EIR_TXB_WIDTH                        1u
#define FEC_EIR_TXB(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_TXB_SHIFT))&FEC_EIR_TXB_MASK)
#define FEC_EIR_TXF_MASK                         0x8000000u
#define FEC_EIR_TXF_SHIFT                        27u
#define FEC_EIR_TXF_WIDTH                        1u
#define FEC_EIR_TXF(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_TXF_SHIFT))&FEC_EIR_TXF_MASK)
#define FEC_EIR_GRA_MASK                         0x10000000u
#define FEC_EIR_GRA_SHIFT                        28u
#define FEC_EIR_GRA_WIDTH                        1u
#define FEC_EIR_GRA(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIR_GRA_SHIFT))&FEC_EIR_GRA_MASK)
#define FEC_EIR_BABT_MASK                        0x20000000u
#define FEC_EIR_BABT_SHIFT                       29u
#define FEC_EIR_BABT_WIDTH                       1u
#define FEC_EIR_BABT(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIR_BABT_SHIFT))&FEC_EIR_BABT_MASK)
#define FEC_EIR_BABR_MASK                        0x40000000u
#define FEC_EIR_BABR_SHIFT                       30u
#define FEC_EIR_BABR_WIDTH                       1u
#define FEC_EIR_BABR(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIR_BABR_SHIFT))&FEC_EIR_BABR_MASK)
#define FEC_EIR_HBERR_MASK                       0x80000000u
#define FEC_EIR_HBERR_SHIFT                      31u
#define FEC_EIR_HBERR_WIDTH                      1u
#define FEC_EIR_HBERR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_EIR_HBERR_SHIFT))&FEC_EIR_HBERR_MASK)
/* EIMR Bit Fields */
#define FEC_EIMR_UN_MASK                         0x80000u
#define FEC_EIMR_UN_SHIFT                        19u
#define FEC_EIMR_UN_WIDTH                        1u
#define FEC_EIMR_UN(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_UN_SHIFT))&FEC_EIMR_UN_MASK)
#define FEC_EIMR_RL_MASK                         0x100000u
#define FEC_EIMR_RL_SHIFT                        20u
#define FEC_EIMR_RL_WIDTH                        1u
#define FEC_EIMR_RL(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_RL_SHIFT))&FEC_EIMR_RL_MASK)
#define FEC_EIMR_LC_MASK                         0x200000u
#define FEC_EIMR_LC_SHIFT                        21u
#define FEC_EIMR_LC_WIDTH                        1u
#define FEC_EIMR_LC(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_LC_SHIFT))&FEC_EIMR_LC_MASK)
#define FEC_EIMR_EBERR_MASK                      0x400000u
#define FEC_EIMR_EBERR_SHIFT                     22u
#define FEC_EIMR_EBERR_WIDTH                     1u
#define FEC_EIMR_EBERR(x)                        (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_EBERR_SHIFT))&FEC_EIMR_EBERR_MASK)
#define FEC_EIMR_MII_MASK                        0x800000u
#define FEC_EIMR_MII_SHIFT                       23u
#define FEC_EIMR_MII_WIDTH                       1u
#define FEC_EIMR_MII(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_MII_SHIFT))&FEC_EIMR_MII_MASK)
#define FEC_EIMR_RXB_MASK                        0x1000000u
#define FEC_EIMR_RXB_SHIFT                       24u
#define FEC_EIMR_RXB_WIDTH                       1u
#define FEC_EIMR_RXB(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_RXB_SHIFT))&FEC_EIMR_RXB_MASK)
#define FEC_EIMR_RXF_MASK                        0x2000000u
#define FEC_EIMR_RXF_SHIFT                       25u
#define FEC_EIMR_RXF_WIDTH                       1u
#define FEC_EIMR_RXF(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_RXF_SHIFT))&FEC_EIMR_RXF_MASK)
#define FEC_EIMR_TXB_MASK                        0x4000000u
#define FEC_EIMR_TXB_SHIFT                       26u
#define FEC_EIMR_TXB_WIDTH                       1u
#define FEC_EIMR_TXB(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_TXB_SHIFT))&FEC_EIMR_TXB_MASK)
#define FEC_EIMR_TXF_MASK                        0x8000000u
#define FEC_EIMR_TXF_SHIFT                       27u
#define FEC_EIMR_TXF_WIDTH                       1u
#define FEC_EIMR_TXF(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_TXF_SHIFT))&FEC_EIMR_TXF_MASK)
#define FEC_EIMR_GRA_MASK                        0x10000000u
#define FEC_EIMR_GRA_SHIFT                       28u
#define FEC_EIMR_GRA_WIDTH                       1u
#define FEC_EIMR_GRA(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_GRA_SHIFT))&FEC_EIMR_GRA_MASK)
#define FEC_EIMR_BABT_MASK                       0x20000000u
#define FEC_EIMR_BABT_SHIFT                      29u
#define FEC_EIMR_BABT_WIDTH                      1u
#define FEC_EIMR_BABT(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_BABT_SHIFT))&FEC_EIMR_BABT_MASK)
#define FEC_EIMR_BABR_MASK                       0x40000000u
#define FEC_EIMR_BABR_SHIFT                      30u
#define FEC_EIMR_BABR_WIDTH                      1u
#define FEC_EIMR_BABR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_BABR_SHIFT))&FEC_EIMR_BABR_MASK)
#define FEC_EIMR_HBERR_MASK                      0x80000000u
#define FEC_EIMR_HBERR_SHIFT                     31u
#define FEC_EIMR_HBERR_WIDTH                     1u
#define FEC_EIMR_HBERR(x)                        (((uint32_t)(((uint32_t)(x))<<FEC_EIMR_HBERR_SHIFT))&FEC_EIMR_HBERR_MASK)
/* RDAR Bit Fields */
#define FEC_RDAR_RDAR_MASK                       0x1000000u
#define FEC_RDAR_RDAR_SHIFT                      24u
#define FEC_RDAR_RDAR_WIDTH                      1u
#define FEC_RDAR_RDAR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_RDAR_RDAR_SHIFT))&FEC_RDAR_RDAR_MASK)
/* TDAR Bit Fields */
#define FEC_TDAR_TDAR_MASK                       0x1000000u
#define FEC_TDAR_TDAR_SHIFT                      24u
#define FEC_TDAR_TDAR_WIDTH                      1u
#define FEC_TDAR_TDAR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_TDAR_TDAR_SHIFT))&FEC_TDAR_TDAR_MASK)
/* ECR Bit Fields */
#define FEC_ECR_RESET_MASK                       0x1u
#define FEC_ECR_RESET_SHIFT                      0u
#define FEC_ECR_RESET_WIDTH                      1u
#define FEC_ECR_RESET(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_ECR_RESET_SHIFT))&FEC_ECR_RESET_MASK)
#define FEC_ECR_ETHER_EN_MASK                    0x2u
#define FEC_ECR_ETHER_EN_SHIFT                   1u
#define FEC_ECR_ETHER_EN_WIDTH                   1u
#define FEC_ECR_ETHER_EN(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_ECR_ETHER_EN_SHIFT))&FEC_ECR_ETHER_EN_MASK)
/* MMFR Bit Fields */
#define FEC_MMFR_DATA_MASK                       0xFFFFu
#define FEC_MMFR_DATA_SHIFT                      0u
#define FEC_MMFR_DATA_WIDTH                      16u
#define FEC_MMFR_DATA(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_DATA_SHIFT))&FEC_MMFR_DATA_MASK)
#define FEC_MMFR_TA_MASK                         0x30000u
#define FEC_MMFR_TA_SHIFT                        16u
#define FEC_MMFR_TA_WIDTH                        2u
#define FEC_MMFR_TA(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_TA_SHIFT))&FEC_MMFR_TA_MASK)
#define FEC_MMFR_RA_MASK                         0x7C0000u
#define FEC_MMFR_RA_SHIFT                        18u
#define FEC_MMFR_RA_WIDTH                        5u
#define FEC_MMFR_RA(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_RA_SHIFT))&FEC_MMFR_RA_MASK)
#define FEC_MMFR_PA_MASK                         0xF800000u
#define FEC_MMFR_PA_SHIFT                        23u
#define FEC_MMFR_PA_WIDTH                        5u
#define FEC_MMFR_PA(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_PA_SHIFT))&FEC_MMFR_PA_MASK)
#define FEC_MMFR_OP_MASK                         0x30000000u
#define FEC_MMFR_OP_SHIFT                        28u
#define FEC_MMFR_OP_WIDTH                        2u
#define FEC_MMFR_OP(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_OP_SHIFT))&FEC_MMFR_OP_MASK)
#define FEC_MMFR_ST_MASK                         0xC0000000u
#define FEC_MMFR_ST_SHIFT                        30u
#define FEC_MMFR_ST_WIDTH                        2u
#define FEC_MMFR_ST(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_MMFR_ST_SHIFT))&FEC_MMFR_ST_MASK)
/* MSCR Bit Fields */
#define FEC_MSCR_MII_SPEED_MASK                  0x7Eu
#define FEC_MSCR_MII_SPEED_SHIFT                 1u
#define FEC_MSCR_MII_SPEED_WIDTH                 6u
#define FEC_MSCR_MII_SPEED(x)                    (((uint32_t)(((uint32_t)(x))<<FEC_MSCR_MII_SPEED_SHIFT))&FEC_MSCR_MII_SPEED_MASK)
#define FEC_MSCR_DIS_PRE_MASK                    0x80u
#define FEC_MSCR_DIS_PRE_SHIFT                   7u
#define FEC_MSCR_DIS_PRE_WIDTH                   1u
#define FEC_MSCR_DIS_PRE(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_MSCR_DIS_PRE_SHIFT))&FEC_MSCR_DIS_PRE_MASK)
/* MIBC Bit Fields */
#define FEC_MIBC_MIB_IDLE_MASK                   0x40000000u
#define FEC_MIBC_MIB_IDLE_SHIFT                  30u
#define FEC_MIBC_MIB_IDLE_WIDTH                  1u
#define FEC_MIBC_MIB_IDLE(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_MIBC_MIB_IDLE_SHIFT))&FEC_MIBC_MIB_IDLE_MASK)
#define FEC_MIBC_MIB_DIS_MASK                    0x80000000u
#define FEC_MIBC_MIB_DIS_SHIFT                   31u
#define FEC_MIBC_MIB_DIS_WIDTH                   1u
#define FEC_MIBC_MIB_DIS(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_MIBC_MIB_DIS_SHIFT))&FEC_MIBC_MIB_DIS_MASK)
/* RCR Bit Fields */
#define FEC_RCR_LOOP_MASK                        0x1u
#define FEC_RCR_LOOP_SHIFT                       0u
#define FEC_RCR_LOOP_WIDTH                       1u
#define FEC_RCR_LOOP(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_RCR_LOOP_SHIFT))&FEC_RCR_LOOP_MASK)
#define FEC_RCR_DRT_MASK                         0x2u
#define FEC_RCR_DRT_SHIFT                        1u
#define FEC_RCR_DRT_WIDTH                        1u
#define FEC_RCR_DRT(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_RCR_DRT_SHIFT))&FEC_RCR_DRT_MASK)
#define FEC_RCR_MII_MODE_MASK                    0x4u
#define FEC_RCR_MII_MODE_SHIFT                   2u
#define FEC_RCR_MII_MODE_WIDTH                   1u
#define FEC_RCR_MII_MODE(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_RCR_MII_MODE_SHIFT))&FEC_RCR_MII_MODE_MASK)
#define FEC_RCR_PROM_MASK                        0x8u
#define FEC_RCR_PROM_SHIFT                       3u
#define FEC_RCR_PROM_WIDTH                       1u
#define FEC_RCR_PROM(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_RCR_PROM_SHIFT))&FEC_RCR_PROM_MASK)
#define FEC_RCR_BC_REJ_MASK                      0x10u
#define FEC_RCR_BC_REJ_SHIFT                     4u
#define FEC_RCR_BC_REJ_WIDTH                     1u
#define FEC_RCR_BC_REJ(x)                        (((uint32_t)(((uint32_t)(x))<<FEC_RCR_BC_REJ_SHIFT))&FEC_RCR_BC_REJ_MASK)
#define FEC_RCR_FCE_MASK                         0x20u
#define FEC_RCR_FCE_SHIFT                        5u
#define FEC_RCR_FCE_WIDTH                        1u
#define FEC_RCR_FCE(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_RCR_FCE_SHIFT))&FEC_RCR_FCE_MASK)
#define FEC_RCR_RMII_MODE_MASK                   0x100u
#define FEC_RCR_RMII_MODE_SHIFT                  8u
#define FEC_RCR_RMII_MODE_WIDTH                  1u
#define FEC_RCR_RMII_MODE(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_RCR_RMII_MODE_SHIFT))&FEC_RCR_RMII_MODE_MASK)
#define FEC_RCR_RMII_10T_MASK                    0x200u
#define FEC_RCR_RMII_10T_SHIFT                   9u
#define FEC_RCR_RMII_10T_WIDTH                   1u
#define FEC_RCR_RMII_10T(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_RCR_RMII_10T_SHIFT))&FEC_RCR_RMII_10T_MASK)
#define FEC_RCR_RMII_LOOP_MASK                   0x400u
#define FEC_RCR_RMII_LOOP_SHIFT                  10u
#define FEC_RCR_RMII_LOOP_WIDTH                  1u
#define FEC_RCR_RMII_LOOP(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_RCR_RMII_LOOP_SHIFT))&FEC_RCR_RMII_LOOP_MASK)
#define FEC_RCR_RMII_ECHO_MASK                   0x800u
#define FEC_RCR_RMII_ECHO_SHIFT                  11u
#define FEC_RCR_RMII_ECHO_WIDTH                  1u
#define FEC_RCR_RMII_ECHO(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_RCR_RMII_ECHO_SHIFT))&FEC_RCR_RMII_ECHO_MASK)
#define FEC_RCR_MAX_FL_MASK                      0x7FF0000u
#define FEC_RCR_MAX_FL_SHIFT                     16u
#define FEC_RCR_MAX_FL_WIDTH                     11u
#define FEC_RCR_MAX_FL(x)                        (((uint32_t)(((uint32_t)(x))<<FEC_RCR_MAX_FL_SHIFT))&FEC_RCR_MAX_FL_MASK)
/* TCR Bit Fields */
#define FEC_TCR_GTS_MASK                         0x1u
#define FEC_TCR_GTS_SHIFT                        0u
#define FEC_TCR_GTS_WIDTH                        1u
#define FEC_TCR_GTS(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_TCR_GTS_SHIFT))&FEC_TCR_GTS_MASK)
#define FEC_TCR_HBC_MASK                         0x2u
#define FEC_TCR_HBC_SHIFT                        1u
#define FEC_TCR_HBC_WIDTH                        1u
#define FEC_TCR_HBC(x)                           (((uint32_t)(((uint32_t)(x))<<FEC_TCR_HBC_SHIFT))&FEC_TCR_HBC_MASK)
#define FEC_TCR_FDEN_MASK                        0x4u
#define FEC_TCR_FDEN_SHIFT                       2u
#define FEC_TCR_FDEN_WIDTH                       1u
#define FEC_TCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))<<FEC_TCR_FDEN_SHIFT))&FEC_TCR_FDEN_MASK)
#define FEC_TCR_TFC_PAUSE_MASK                   0x8u
#define FEC_TCR_TFC_PAUSE_SHIFT                  3u
#define FEC_TCR_TFC_PAUSE_WIDTH                  1u
#define FEC_TCR_TFC_PAUSE(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_TCR_TFC_PAUSE_SHIFT))&FEC_TCR_TFC_PAUSE_MASK)
#define FEC_TCR_RFC_PAUSE_MASK                   0x10u
#define FEC_TCR_RFC_PAUSE_SHIFT                  4u
#define FEC_TCR_RFC_PAUSE_WIDTH                  1u
#define FEC_TCR_RFC_PAUSE(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_TCR_RFC_PAUSE_SHIFT))&FEC_TCR_RFC_PAUSE_MASK)
/* PALR Bit Fields */
#define FEC_PALR_PADDR1_MASK                     0xFFFFFFFFu
#define FEC_PALR_PADDR1_SHIFT                    0u
#define FEC_PALR_PADDR1_WIDTH                    32u
#define FEC_PALR_PADDR1(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_PALR_PADDR1_SHIFT))&FEC_PALR_PADDR1_MASK)
/* PAUR Bit Fields */
#define FEC_PAUR_TYPE_MASK                       0xFFFFu
#define FEC_PAUR_TYPE_SHIFT                      0u
#define FEC_PAUR_TYPE_WIDTH                      16u
#define FEC_PAUR_TYPE(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_PAUR_TYPE_SHIFT))&FEC_PAUR_TYPE_MASK)
#define FEC_PAUR_PADDR2_MASK                     0xFFFF0000u
#define FEC_PAUR_PADDR2_SHIFT                    16u
#define FEC_PAUR_PADDR2_WIDTH                    16u
#define FEC_PAUR_PADDR2(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_PAUR_PADDR2_SHIFT))&FEC_PAUR_PADDR2_MASK)
/* OPD Bit Fields */
#define FEC_OPD_PAUSE_DUR_MASK                   0xFFFFu
#define FEC_OPD_PAUSE_DUR_SHIFT                  0u
#define FEC_OPD_PAUSE_DUR_WIDTH                  16u
#define FEC_OPD_PAUSE_DUR(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_OPD_PAUSE_DUR_SHIFT))&FEC_OPD_PAUSE_DUR_MASK)
#define FEC_OPD_OPCODE_MASK                      0xFFFF0000u
#define FEC_OPD_OPCODE_SHIFT                     16u
#define FEC_OPD_OPCODE_WIDTH                     16u
#define FEC_OPD_OPCODE(x)                        (((uint32_t)(((uint32_t)(x))<<FEC_OPD_OPCODE_SHIFT))&FEC_OPD_OPCODE_MASK)
/* IAUR Bit Fields */
#define FEC_IAUR_IADDR1_MASK                     0xFFFFFFFFu
#define FEC_IAUR_IADDR1_SHIFT                    0u
#define FEC_IAUR_IADDR1_WIDTH                    32u
#define FEC_IAUR_IADDR1(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_IAUR_IADDR1_SHIFT))&FEC_IAUR_IADDR1_MASK)
/* IALR Bit Fields */
#define FEC_IALR_IADDR2_MASK                     0xFFFFFFFFu
#define FEC_IALR_IADDR2_SHIFT                    0u
#define FEC_IALR_IADDR2_WIDTH                    32u
#define FEC_IALR_IADDR2(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_IALR_IADDR2_SHIFT))&FEC_IALR_IADDR2_MASK)
/* GAUR Bit Fields */
#define FEC_GAUR_GADDR1_MASK                     0xFFFFFFFFu
#define FEC_GAUR_GADDR1_SHIFT                    0u
#define FEC_GAUR_GADDR1_WIDTH                    32u
#define FEC_GAUR_GADDR1(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_GAUR_GADDR1_SHIFT))&FEC_GAUR_GADDR1_MASK)
/* GALR Bit Fields */
#define FEC_GALR_GADDR2_MASK                     0xFFFFFFFFu
#define FEC_GALR_GADDR2_SHIFT                    0u
#define FEC_GALR_GADDR2_WIDTH                    32u
#define FEC_GALR_GADDR2(x)                       (((uint32_t)(((uint32_t)(x))<<FEC_GALR_GADDR2_SHIFT))&FEC_GALR_GADDR2_MASK)
/* TFWR Bit Fields */
#define FEC_TFWR_TFWR_MASK                       0x3u
#define FEC_TFWR_TFWR_SHIFT                      0u
#define FEC_TFWR_TFWR_WIDTH                      2u
#define FEC_TFWR_TFWR(x)                         (((uint32_t)(((uint32_t)(x))<<FEC_TFWR_TFWR_SHIFT))&FEC_TFWR_TFWR_MASK)
/* FRBR Bit Fields */
#define FEC_FRBR_R_BOUND_MASK                    0x3FCu
#define FEC_FRBR_R_BOUND_SHIFT                   2u
#define FEC_FRBR_R_BOUND_WIDTH                   8u
#define FEC_FRBR_R_BOUND(x)                      (((uint32_t)(((uint32_t)(x))<<FEC_FRBR_R_BOUND_SHIFT))&FEC_FRBR_R_BOUND_MASK)
/* FRSR Bit Fields */
#define FEC_FRSR_R_FSTART_MASK                   0x3FCu
#define FEC_FRSR_R_FSTART_SHIFT                  2u
#define FEC_FRSR_R_FSTART_WIDTH                  8u
#define FEC_FRSR_R_FSTART(x)                     (((uint32_t)(((uint32_t)(x))<<FEC_FRSR_R_FSTART_SHIFT))&FEC_FRSR_R_FSTART_MASK)
/* ERDSR Bit Fields */
#define FEC_ERDSR_R_DES_START_MASK               0xFFFFFFFCu
#define FEC_ERDSR_R_DES_START_SHIFT              2u
#define FEC_ERDSR_R_DES_START_WIDTH              30u
#define FEC_ERDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))<<FEC_ERDSR_R_DES_START_SHIFT))&FEC_ERDSR_R_DES_START_MASK)
/* ETDSR Bit Fields */
#define FEC_ETDSR_X_DES_START_MASK               0xFFFFFFFCu
#define FEC_ETDSR_X_DES_START_SHIFT              2u
#define FEC_ETDSR_X_DES_START_WIDTH              30u
#define FEC_ETDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))<<FEC_ETDSR_X_DES_START_SHIFT))&FEC_ETDSR_X_DES_START_MASK)
/* EMRBR Bit Fields */
#define FEC_EMRBR_R_BUF_SIZE_MASK                0x7F0u
#define FEC_EMRBR_R_BUF_SIZE_SHIFT               4u
#define FEC_EMRBR_R_BUF_SIZE_WIDTH               7u
#define FEC_EMRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))<<FEC_EMRBR_R_BUF_SIZE_SHIFT))&FEC_EMRBR_R_BUF_SIZE_MASK)
/* RMON_T_DROP Bit Fields */
#define FEC_RMON_T_DROP_RMON_T_DROP_MASK         0xFFFFFFFFu
#define FEC_RMON_T_DROP_RMON_T_DROP_SHIFT        0u
#define FEC_RMON_T_DROP_RMON_T_DROP_WIDTH        32u
#define FEC_RMON_T_DROP_RMON_T_DROP(x)           (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_DROP_RMON_T_DROP_SHIFT))&FEC_RMON_T_DROP_RMON_T_DROP_MASK)
/* RMON_T_PACKETS Bit Fields */
#define FEC_RMON_T_PACKETS_RMON_T_PACKETS_MASK   0xFFFFFFFFu
#define FEC_RMON_T_PACKETS_RMON_T_PACKETS_SHIFT  0u
#define FEC_RMON_T_PACKETS_RMON_T_PACKETS_WIDTH  32u
#define FEC_RMON_T_PACKETS_RMON_T_PACKETS(x)     (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_PACKETS_RMON_T_PACKETS_SHIFT))&FEC_RMON_T_PACKETS_RMON_T_PACKETS_MASK)
/* RMON_T_BC_PKT Bit Fields */
#define FEC_RMON_T_BC_PKT_RMON_T_BC_PKT_MASK     0xFFFFFFFFu
#define FEC_RMON_T_BC_PKT_RMON_T_BC_PKT_SHIFT    0u
#define FEC_RMON_T_BC_PKT_RMON_T_BC_PKT_WIDTH    32u
#define FEC_RMON_T_BC_PKT_RMON_T_BC_PKT(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_BC_PKT_RMON_T_BC_PKT_SHIFT))&FEC_RMON_T_BC_PKT_RMON_T_BC_PKT_MASK)
/* RMON_T_MC_PKT Bit Fields */
#define FEC_RMON_T_MC_PKT_RMON_T_MC_PKT_MASK     0xFFFFFFFFu
#define FEC_RMON_T_MC_PKT_RMON_T_MC_PKT_SHIFT    0u
#define FEC_RMON_T_MC_PKT_RMON_T_MC_PKT_WIDTH    32u
#define FEC_RMON_T_MC_PKT_RMON_T_MC_PKT(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_MC_PKT_RMON_T_MC_PKT_SHIFT))&FEC_RMON_T_MC_PKT_RMON_T_MC_PKT_MASK)
/* RMON_T_CRC_ALIGN Bit Fields */
#define FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN_MASK 0xFFFFFFFFu
#define FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN_SHIFT 0u
#define FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN_WIDTH 32u
#define FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN_SHIFT))&FEC_RMON_T_CRC_ALIGN_RMON_T_CRC_ALIGN_MASK)
/* RMON_T_UNDERSIZE Bit Fields */
#define FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE_MASK 0xFFFFFFFFu
#define FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE_SHIFT 0u
#define FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE_WIDTH 32u
#define FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE_SHIFT))&FEC_RMON_T_UNDERSIZE_RMON_T_UNDERSIZE_MASK)
/* RMON_T_OVERSIZE Bit Fields */
#define FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE_MASK 0xFFFFFFFFu
#define FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE_SHIFT 0u
#define FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE_WIDTH 32u
#define FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE(x)   (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE_SHIFT))&FEC_RMON_T_OVERSIZE_RMON_T_OVERSIZE_MASK)
/* RMON_T_FRAG Bit Fields */
#define FEC_RMON_T_FRAG_RMON_T_FRAG_MASK         0xFFFFFFFFu
#define FEC_RMON_T_FRAG_RMON_T_FRAG_SHIFT        0u
#define FEC_RMON_T_FRAG_RMON_T_FRAG_WIDTH        32u
#define FEC_RMON_T_FRAG_RMON_T_FRAG(x)           (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_FRAG_RMON_T_FRAG_SHIFT))&FEC_RMON_T_FRAG_RMON_T_FRAG_MASK)
/* RMON_T_JAB Bit Fields */
#define FEC_RMON_T_JAB_RMON_T_JAB_MASK           0xFFFFFFFFu
#define FEC_RMON_T_JAB_RMON_T_JAB_SHIFT          0u
#define FEC_RMON_T_JAB_RMON_T_JAB_WIDTH          32u
#define FEC_RMON_T_JAB_RMON_T_JAB(x)             (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_JAB_RMON_T_JAB_SHIFT))&FEC_RMON_T_JAB_RMON_T_JAB_MASK)
/* RMON_T_COL Bit Fields */
#define FEC_RMON_T_COL_RMON_T_COL_MASK           0xFFFFFFFFu
#define FEC_RMON_T_COL_RMON_T_COL_SHIFT          0u
#define FEC_RMON_T_COL_RMON_T_COL_WIDTH          32u
#define FEC_RMON_T_COL_RMON_T_COL(x)             (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_COL_RMON_T_COL_SHIFT))&FEC_RMON_T_COL_RMON_T_COL_MASK)
/* RMON_T_P64 Bit Fields */
#define FEC_RMON_T_P64_RMON_T_P64_MASK           0xFFFFFFFFu
#define FEC_RMON_T_P64_RMON_T_P64_SHIFT          0u
#define FEC_RMON_T_P64_RMON_T_P64_WIDTH          32u
#define FEC_RMON_T_P64_RMON_T_P64(x)             (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P64_RMON_T_P64_SHIFT))&FEC_RMON_T_P64_RMON_T_P64_MASK)
/* RMON_T_P65TO127 Bit Fields */
#define FEC_RMON_T_P65TO127_RMON_T_P65TO127_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P65TO127_RMON_T_P65TO127_SHIFT 0u
#define FEC_RMON_T_P65TO127_RMON_T_P65TO127_WIDTH 32u
#define FEC_RMON_T_P65TO127_RMON_T_P65TO127(x)   (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P65TO127_RMON_T_P65TO127_SHIFT))&FEC_RMON_T_P65TO127_RMON_T_P65TO127_MASK)
/* RMON_T_P128TO255 Bit Fields */
#define FEC_RMON_T_P128TO255_RMON_T_P128TO255_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P128TO255_RMON_T_P128TO255_SHIFT 0u
#define FEC_RMON_T_P128TO255_RMON_T_P128TO255_WIDTH 32u
#define FEC_RMON_T_P128TO255_RMON_T_P128TO255(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P128TO255_RMON_T_P128TO255_SHIFT))&FEC_RMON_T_P128TO255_RMON_T_P128TO255_MASK)
/* RMON_T_P256TO511 Bit Fields */
#define FEC_RMON_T_P256TO511_RMON_T_P256TO511_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P256TO511_RMON_T_P256TO511_SHIFT 0u
#define FEC_RMON_T_P256TO511_RMON_T_P256TO511_WIDTH 32u
#define FEC_RMON_T_P256TO511_RMON_T_P256TO511(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P256TO511_RMON_T_P256TO511_SHIFT))&FEC_RMON_T_P256TO511_RMON_T_P256TO511_MASK)
/* RMON_T_P512TO1023 Bit Fields */
#define FEC_RMON_T_P512TO1023_RMON_T_P512TO1023_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P512TO1023_RMON_T_P512TO1023_SHIFT 0u
#define FEC_RMON_T_P512TO1023_RMON_T_P512TO1023_WIDTH 32u
#define FEC_RMON_T_P512TO1023_RMON_T_P512TO1023(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P512TO1023_RMON_T_P512TO1023_SHIFT))&FEC_RMON_T_P512TO1023_RMON_T_P512TO1023_MASK)
/* RMON_T_P1024TO2047 Bit Fields */
#define FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047_SHIFT 0u
#define FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047_WIDTH 32u
#define FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047_SHIFT))&FEC_RMON_T_P1024TO2047_RMON_T_P1024TO2047_MASK)
/* RMON_T_P_GTE2048 Bit Fields */
#define FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048_MASK 0xFFFFFFFFu
#define FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048_SHIFT 0u
#define FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048_WIDTH 32u
#define FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048_SHIFT))&FEC_RMON_T_P_GTE2048_RMON_T_P_GTE2048_MASK)
/* RMON_T_OCTETS Bit Fields */
#define FEC_RMON_T_OCTETS_RMON_T_OCTETS_MASK     0xFFFFFFFFu
#define FEC_RMON_T_OCTETS_RMON_T_OCTETS_SHIFT    0u
#define FEC_RMON_T_OCTETS_RMON_T_OCTETS_WIDTH    32u
#define FEC_RMON_T_OCTETS_RMON_T_OCTETS(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_T_OCTETS_RMON_T_OCTETS_SHIFT))&FEC_RMON_T_OCTETS_RMON_T_OCTETS_MASK)
/* IEEE_T_DROP Bit Fields */
#define FEC_IEEE_T_DROP_IEEE_T_DROP_MASK         0xFFFFFFFFu
#define FEC_IEEE_T_DROP_IEEE_T_DROP_SHIFT        0u
#define FEC_IEEE_T_DROP_IEEE_T_DROP_WIDTH        32u
#define FEC_IEEE_T_DROP_IEEE_T_DROP(x)           (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_DROP_IEEE_T_DROP_SHIFT))&FEC_IEEE_T_DROP_IEEE_T_DROP_MASK)
/* IEEE_T_FRAME_OK Bit Fields */
#define FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK_MASK 0xFFFFFFFFu
#define FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK_SHIFT 0u
#define FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK_WIDTH 32u
#define FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK(x)   (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK_SHIFT))&FEC_IEEE_T_FRAME_OK_IEEE_T_FRAME_OK_MASK)
/* IEEE_T_1COL Bit Fields */
#define FEC_IEEE_T_1COL_IEEE_T_1COL_MASK         0xFFFFFFFFu
#define FEC_IEEE_T_1COL_IEEE_T_1COL_SHIFT        0u
#define FEC_IEEE_T_1COL_IEEE_T_1COL_WIDTH        32u
#define FEC_IEEE_T_1COL_IEEE_T_1COL(x)           (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_1COL_IEEE_T_1COL_SHIFT))&FEC_IEEE_T_1COL_IEEE_T_1COL_MASK)
/* IEEE_T_MCOL Bit Fields */
#define FEC_IEEE_T_MCOL_IEEE_T_MCOL_MASK         0xFFFFFFFFu
#define FEC_IEEE_T_MCOL_IEEE_T_MCOL_SHIFT        0u
#define FEC_IEEE_T_MCOL_IEEE_T_MCOL_WIDTH        32u
#define FEC_IEEE_T_MCOL_IEEE_T_MCOL(x)           (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_MCOL_IEEE_T_MCOL_SHIFT))&FEC_IEEE_T_MCOL_IEEE_T_MCOL_MASK)
/* IEEE_T_DEF Bit Fields */
#define FEC_IEEE_T_DEF_IEEE_T_DEF_MASK           0xFFFFFFFFu
#define FEC_IEEE_T_DEF_IEEE_T_DEF_SHIFT          0u
#define FEC_IEEE_T_DEF_IEEE_T_DEF_WIDTH          32u
#define FEC_IEEE_T_DEF_IEEE_T_DEF(x)             (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_DEF_IEEE_T_DEF_SHIFT))&FEC_IEEE_T_DEF_IEEE_T_DEF_MASK)
/* IEEE_T_LCOL Bit Fields */
#define FEC_IEEE_T_LCOL_IEEE_T_LCOL_MASK         0xFFFFFFFFu
#define FEC_IEEE_T_LCOL_IEEE_T_LCOL_SHIFT        0u
#define FEC_IEEE_T_LCOL_IEEE_T_LCOL_WIDTH        32u
#define FEC_IEEE_T_LCOL_IEEE_T_LCOL(x)           (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_LCOL_IEEE_T_LCOL_SHIFT))&FEC_IEEE_T_LCOL_IEEE_T_LCOL_MASK)
/* IEEE_T_EXCOL Bit Fields */
#define FEC_IEEE_T_EXCOL_IEEE_T_EXCOL_MASK       0xFFFFFFFFu
#define FEC_IEEE_T_EXCOL_IEEE_T_EXCOL_SHIFT      0u
#define FEC_IEEE_T_EXCOL_IEEE_T_EXCOL_WIDTH      32u
#define FEC_IEEE_T_EXCOL_IEEE_T_EXCOL(x)         (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_EXCOL_IEEE_T_EXCOL_SHIFT))&FEC_IEEE_T_EXCOL_IEEE_T_EXCOL_MASK)
/* IEEE_T_MACERR Bit Fields */
#define FEC_IEEE_T_MACERR_IEEE_T_MACERR_MASK     0xFFFFFFFFu
#define FEC_IEEE_T_MACERR_IEEE_T_MACERR_SHIFT    0u
#define FEC_IEEE_T_MACERR_IEEE_T_MACERR_WIDTH    32u
#define FEC_IEEE_T_MACERR_IEEE_T_MACERR(x)       (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_MACERR_IEEE_T_MACERR_SHIFT))&FEC_IEEE_T_MACERR_IEEE_T_MACERR_MASK)
/* IEEE_T_CSERR Bit Fields */
#define FEC_IEEE_T_CSERR_IEEE_T_CSERR_MASK       0xFFFFFFFFu
#define FEC_IEEE_T_CSERR_IEEE_T_CSERR_SHIFT      0u
#define FEC_IEEE_T_CSERR_IEEE_T_CSERR_WIDTH      32u
#define FEC_IEEE_T_CSERR_IEEE_T_CSERR(x)         (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_CSERR_IEEE_T_CSERR_SHIFT))&FEC_IEEE_T_CSERR_IEEE_T_CSERR_MASK)
/* IEEE_T_SQE Bit Fields */
#define FEC_IEEE_T_SQE_IEEE_T_SQE_MASK           0xFFFFFFFFu
#define FEC_IEEE_T_SQE_IEEE_T_SQE_SHIFT          0u
#define FEC_IEEE_T_SQE_IEEE_T_SQE_WIDTH          32u
#define FEC_IEEE_T_SQE_IEEE_T_SQE(x)             (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_SQE_IEEE_T_SQE_SHIFT))&FEC_IEEE_T_SQE_IEEE_T_SQE_MASK)
/* IEEE_T_FDXFC Bit Fields */
#define FEC_IEEE_T_FDXFC_IEEE_T_FDXFC_MASK       0xFFFFFFFFu
#define FEC_IEEE_T_FDXFC_IEEE_T_FDXFC_SHIFT      0u
#define FEC_IEEE_T_FDXFC_IEEE_T_FDXFC_WIDTH      32u
#define FEC_IEEE_T_FDXFC_IEEE_T_FDXFC(x)         (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_FDXFC_IEEE_T_FDXFC_SHIFT))&FEC_IEEE_T_FDXFC_IEEE_T_FDXFC_MASK)
/* IEEE_T_OCTETS_OK Bit Fields */
#define FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK_MASK 0xFFFFFFFFu
#define FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK_SHIFT 0u
#define FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK_WIDTH 32u
#define FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK(x) (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK_SHIFT))&FEC_IEEE_T_OCTETS_OK_IEEE_T_OCTETS_OK_MASK)
/* RMON_R_DROP Bit Fields */
#define FEC_RMON_R_DROP_RMON_R_DROP_MASK         0xFFFFFFFFu
#define FEC_RMON_R_DROP_RMON_R_DROP_SHIFT        0u
#define FEC_RMON_R_DROP_RMON_R_DROP_WIDTH        32u
#define FEC_RMON_R_DROP_RMON_R_DROP(x)           (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_DROP_RMON_R_DROP_SHIFT))&FEC_RMON_R_DROP_RMON_R_DROP_MASK)
/* RMON_R_PACKETS Bit Fields */
#define FEC_RMON_R_PACKETS_RMON_R_PACKETS_MASK   0xFFFFFFFFu
#define FEC_RMON_R_PACKETS_RMON_R_PACKETS_SHIFT  0u
#define FEC_RMON_R_PACKETS_RMON_R_PACKETS_WIDTH  32u
#define FEC_RMON_R_PACKETS_RMON_R_PACKETS(x)     (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_PACKETS_RMON_R_PACKETS_SHIFT))&FEC_RMON_R_PACKETS_RMON_R_PACKETS_MASK)
/* RMON_R_BC_PKT Bit Fields */
#define FEC_RMON_R_BC_PKT_RMON_R_BC_PKT_MASK     0xFFFFFFFFu
#define FEC_RMON_R_BC_PKT_RMON_R_BC_PKT_SHIFT    0u
#define FEC_RMON_R_BC_PKT_RMON_R_BC_PKT_WIDTH    32u
#define FEC_RMON_R_BC_PKT_RMON_R_BC_PKT(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_BC_PKT_RMON_R_BC_PKT_SHIFT))&FEC_RMON_R_BC_PKT_RMON_R_BC_PKT_MASK)
/* RMON_R_MC_PKT Bit Fields */
#define FEC_RMON_R_MC_PKT_RMON_R_MC_PKT_MASK     0xFFFFFFFFu
#define FEC_RMON_R_MC_PKT_RMON_R_MC_PKT_SHIFT    0u
#define FEC_RMON_R_MC_PKT_RMON_R_MC_PKT_WIDTH    32u
#define FEC_RMON_R_MC_PKT_RMON_R_MC_PKT(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_MC_PKT_RMON_R_MC_PKT_SHIFT))&FEC_RMON_R_MC_PKT_RMON_R_MC_PKT_MASK)
/* RMON_R_CRC_ALIGN Bit Fields */
#define FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN_MASK 0xFFFFFFFFu
#define FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN_SHIFT 0u
#define FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN_WIDTH 32u
#define FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN_SHIFT))&FEC_RMON_R_CRC_ALIGN_RMON_R_CRC_ALIGN_MASK)
/* RMON_R_UNDERSIZE Bit Fields */
#define FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE_MASK 0xFFFFFFFFu
#define FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE_SHIFT 0u
#define FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE_WIDTH 32u
#define FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE_SHIFT))&FEC_RMON_R_UNDERSIZE_RMON_R_UNDERSIZE_MASK)
/* RMON_R_OVERSIZE Bit Fields */
#define FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE_MASK 0xFFFFFFFFu
#define FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE_SHIFT 0u
#define FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE_WIDTH 32u
#define FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE(x)   (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE_SHIFT))&FEC_RMON_R_OVERSIZE_RMON_R_OVERSIZE_MASK)
/* RMON_R_FRAG Bit Fields */
#define FEC_RMON_R_FRAG_RMON_R_FRAG_MASK         0xFFFFFFFFu
#define FEC_RMON_R_FRAG_RMON_R_FRAG_SHIFT        0u
#define FEC_RMON_R_FRAG_RMON_R_FRAG_WIDTH        32u
#define FEC_RMON_R_FRAG_RMON_R_FRAG(x)           (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_FRAG_RMON_R_FRAG_SHIFT))&FEC_RMON_R_FRAG_RMON_R_FRAG_MASK)
/* RMON_R_JAB Bit Fields */
#define FEC_RMON_R_JAB_RMON_R_JAB_MASK           0xFFFFFFFFu
#define FEC_RMON_R_JAB_RMON_R_JAB_SHIFT          0u
#define FEC_RMON_R_JAB_RMON_R_JAB_WIDTH          32u
#define FEC_RMON_R_JAB_RMON_R_JAB(x)             (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_JAB_RMON_R_JAB_SHIFT))&FEC_RMON_R_JAB_RMON_R_JAB_MASK)
/* RMON_R_RESVD_0 Bit Fields */
#define FEC_RMON_R_RESVD_0_RMON_R_RESVD_0_MASK   0xFFFFFFFFu
#define FEC_RMON_R_RESVD_0_RMON_R_RESVD_0_SHIFT  0u
#define FEC_RMON_R_RESVD_0_RMON_R_RESVD_0_WIDTH  32u
#define FEC_RMON_R_RESVD_0_RMON_R_RESVD_0(x)     (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_RESVD_0_RMON_R_RESVD_0_SHIFT))&FEC_RMON_R_RESVD_0_RMON_R_RESVD_0_MASK)
/* RMON_R_P64 Bit Fields */
#define FEC_RMON_R_P64_RMON_R_P64_MASK           0xFFFFFFFFu
#define FEC_RMON_R_P64_RMON_R_P64_SHIFT          0u
#define FEC_RMON_R_P64_RMON_R_P64_WIDTH          32u
#define FEC_RMON_R_P64_RMON_R_P64(x)             (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P64_RMON_R_P64_SHIFT))&FEC_RMON_R_P64_RMON_R_P64_MASK)
/* RMON_R_P65TO127 Bit Fields */
#define FEC_RMON_R_P65TO127_RMON_R_P65TO127_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P65TO127_RMON_R_P65TO127_SHIFT 0u
#define FEC_RMON_R_P65TO127_RMON_R_P65TO127_WIDTH 32u
#define FEC_RMON_R_P65TO127_RMON_R_P65TO127(x)   (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P65TO127_RMON_R_P65TO127_SHIFT))&FEC_RMON_R_P65TO127_RMON_R_P65TO127_MASK)
/* RMON_R_P128TO255 Bit Fields */
#define FEC_RMON_R_P128TO255_RMON_R_P128TO255_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P128TO255_RMON_R_P128TO255_SHIFT 0u
#define FEC_RMON_R_P128TO255_RMON_R_P128TO255_WIDTH 32u
#define FEC_RMON_R_P128TO255_RMON_R_P128TO255(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P128TO255_RMON_R_P128TO255_SHIFT))&FEC_RMON_R_P128TO255_RMON_R_P128TO255_MASK)
/* RMON_R_P256TO511 Bit Fields */
#define FEC_RMON_R_P256TO511_RMON_R_P256TO511_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P256TO511_RMON_R_P256TO511_SHIFT 0u
#define FEC_RMON_R_P256TO511_RMON_R_P256TO511_WIDTH 32u
#define FEC_RMON_R_P256TO511_RMON_R_P256TO511(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P256TO511_RMON_R_P256TO511_SHIFT))&FEC_RMON_R_P256TO511_RMON_R_P256TO511_MASK)
/* RMON_R_P512TO1023 Bit Fields */
#define FEC_RMON_R_P512TO1023_RMON_R_P512TO1023_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P512TO1023_RMON_R_P512TO1023_SHIFT 0u
#define FEC_RMON_R_P512TO1023_RMON_R_P512TO1023_WIDTH 32u
#define FEC_RMON_R_P512TO1023_RMON_R_P512TO1023(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P512TO1023_RMON_R_P512TO1023_SHIFT))&FEC_RMON_R_P512TO1023_RMON_R_P512TO1023_MASK)
/* RMON_R_P1024TO2047 Bit Fields */
#define FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047_SHIFT 0u
#define FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047_WIDTH 32u
#define FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047_SHIFT))&FEC_RMON_R_P1024TO2047_RMON_R_P1024TO2047_MASK)
/* RMON_R_P_GTE2048 Bit Fields */
#define FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048_MASK 0xFFFFFFFFu
#define FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048_SHIFT 0u
#define FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048_WIDTH 32u
#define FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048(x) (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048_SHIFT))&FEC_RMON_R_P_GTE2048_RMON_R_P_GTE2048_MASK)
/* RMON_R_OCTETS Bit Fields */
#define FEC_RMON_R_OCTETS_RMON_R_OCTETS_MASK     0xFFFFFFFFu
#define FEC_RMON_R_OCTETS_RMON_R_OCTETS_SHIFT    0u
#define FEC_RMON_R_OCTETS_RMON_R_OCTETS_WIDTH    32u
#define FEC_RMON_R_OCTETS_RMON_R_OCTETS(x)       (((uint32_t)(((uint32_t)(x))<<FEC_RMON_R_OCTETS_RMON_R_OCTETS_SHIFT))&FEC_RMON_R_OCTETS_RMON_R_OCTETS_MASK)
/* IEEE_R_DROP Bit Fields */
#define FEC_IEEE_R_DROP_IEEE_R_DROP_MASK         0xFFFFFFFFu
#define FEC_IEEE_R_DROP_IEEE_R_DROP_SHIFT        0u
#define FEC_IEEE_R_DROP_IEEE_R_DROP_WIDTH        32u
#define FEC_IEEE_R_DROP_IEEE_R_DROP(x)           (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_DROP_IEEE_R_DROP_SHIFT))&FEC_IEEE_R_DROP_IEEE_R_DROP_MASK)
/* IEEE_R_FRAME_OK Bit Fields */
#define FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK_MASK 0xFFFFFFFFu
#define FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK_SHIFT 0u
#define FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK_WIDTH 32u
#define FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK(x)   (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK_SHIFT))&FEC_IEEE_R_FRAME_OK_IEEE_R_FRAME_OK_MASK)
/* IEEE_R_CRC Bit Fields */
#define FEC_IEEE_R_CRC_IEEE_R_CRC_MASK           0xFFFFFFFFu
#define FEC_IEEE_R_CRC_IEEE_R_CRC_SHIFT          0u
#define FEC_IEEE_R_CRC_IEEE_R_CRC_WIDTH          32u
#define FEC_IEEE_R_CRC_IEEE_R_CRC(x)             (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_CRC_IEEE_R_CRC_SHIFT))&FEC_IEEE_R_CRC_IEEE_R_CRC_MASK)
/* IEEE_R_ALIGN Bit Fields */
#define FEC_IEEE_R_ALIGN_IEEE_R_ALIGN_MASK       0xFFFFFFFFu
#define FEC_IEEE_R_ALIGN_IEEE_R_ALIGN_SHIFT      0u
#define FEC_IEEE_R_ALIGN_IEEE_R_ALIGN_WIDTH      32u
#define FEC_IEEE_R_ALIGN_IEEE_R_ALIGN(x)         (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_ALIGN_IEEE_R_ALIGN_SHIFT))&FEC_IEEE_R_ALIGN_IEEE_R_ALIGN_MASK)
/* IEEE_R_MACERR Bit Fields */
#define FEC_IEEE_R_MACERR_IEEE_R_MACERR_MASK     0xFFFFFFFFu
#define FEC_IEEE_R_MACERR_IEEE_R_MACERR_SHIFT    0u
#define FEC_IEEE_R_MACERR_IEEE_R_MACERR_WIDTH    32u
#define FEC_IEEE_R_MACERR_IEEE_R_MACERR(x)       (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_MACERR_IEEE_R_MACERR_SHIFT))&FEC_IEEE_R_MACERR_IEEE_R_MACERR_MASK)
/* IEEE_R_FDXFC Bit Fields */
#define FEC_IEEE_R_FDXFC_IEEE_R_FDXFC_MASK       0xFFFFFFFFu
#define FEC_IEEE_R_FDXFC_IEEE_R_FDXFC_SHIFT      0u
#define FEC_IEEE_R_FDXFC_IEEE_R_FDXFC_WIDTH      32u
#define FEC_IEEE_R_FDXFC_IEEE_R_FDXFC(x)         (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_FDXFC_IEEE_R_FDXFC_SHIFT))&FEC_IEEE_R_FDXFC_IEEE_R_FDXFC_MASK)
/* IEEE_R_OCTETS_OK Bit Fields */
#define FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK_MASK 0xFFFFFFFFu
#define FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK_SHIFT 0u
#define FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK_WIDTH 32u
#define FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK(x) (((uint32_t)(((uint32_t)(x))<<FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK_SHIFT))&FEC_IEEE_R_OCTETS_OK_IEEE_R_OCTETS_OK_MASK)

/*!
 * @}
 */ /* end of group FEC_Register_Masks */


/*!
 * @}
 */ /* end of group FEC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- IGF Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup IGF_Peripheral_Access_Layer IGF Peripheral Access Layer
 * @{
 */


/** IGF - Size of Registers Arrays */
#define IGF_CHa_COUNT                            31u
#define IGF_CHb_COUNT                            13u

/** IGF - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR_CH0;                           /**< Module Configuration Register, offset: 0x0 */
  __IO uint32_t MSR_CH0;                           /**< Module Status Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  __IO uint32_t PRESR_CH0;                         /**< Prescaler Register, offset: 0x10 */
       uint8_t RESERVED_1[8];
  __IO uint32_t RTHR_CH0;                          /**< Rising edge Threshold Register, offset: 0x1C */
  __IO uint32_t FTHR;                              /**< Falling edge Threshold Register, offset: 0x20 */
       uint8_t RESERVED_2[28];
  struct {                                         /* offset: 0x40, array step: 0x40 */
    __IO uint32_t MCR;                               /**< Module Configuration Register, array offset: 0x40, array step: 0x40 */
    __IO uint32_t MSR;                               /**< Module Status Register, array offset: 0x44, array step: 0x40 */
         uint8_t RESERVED_0[20];
    __IO uint32_t RTHR;                              /**< Rising edge Threshold Register, array offset: 0x5C, array step: 0x40 */
         uint8_t RESERVED_1[32];
  } CHa[IGF_CHa_COUNT];
  __IO uint32_t MCR_CH32;                          /**< Module Configuration Register, offset: 0x800 */
  __IO uint32_t MSR_CH32;                          /**< Module Status Register, offset: 0x804 */
       uint8_t RESERVED_3[8];
  __IO uint32_t PRESR_CH32;                        /**< Prescaler Register, offset: 0x810 */
       uint8_t RESERVED_4[8];
  __IO uint32_t RTHR_CH32;                         /**< Rising edge Threshold Register, offset: 0x81C */
       uint8_t RESERVED_5[32];
  struct {                                         /* offset: 0x840, array step: 0x40 */
    __IO uint32_t MCR;                               /**< Module Configuration Register, array offset: 0x840, array step: 0x40 */
    __IO uint32_t MSR;                               /**< Module Status Register, array offset: 0x844, array step: 0x40 */
         uint8_t RESERVED_0[20];
    __IO uint32_t RTHR;                              /**< Rising edge Threshold Register, array offset: 0x85C, array step: 0x40 */
         uint8_t RESERVED_1[32];
  } CHb[IGF_CHb_COUNT];
} IGF_Type, *IGF_MemMapPtr;

 /** Number of instances of the IGF module. */
#define IGF_INSTANCE_COUNT                       (2u)


/* IGF - Peripheral instance base addresses */
/** Peripheral IGF_0 base address */
#define IGF_0_BASE                               (0xFFE20000u)
/** Peripheral IGF_0 base pointer */
#define IGF_0                                    ((IGF_Type *)IGF_0_BASE)
/** Peripheral IGF_1 base address */
#define IGF_1_BASE                               (0xC3E04000u)
/** Peripheral IGF_1 base pointer */
#define IGF_1                                    ((IGF_Type *)IGF_1_BASE)
/** Array initializer of IGF peripheral base addresses */
#define IGF_BASE_ADDRS                           { IGF_0_BASE, IGF_1_BASE }
/** Array initializer of IGF peripheral base pointers */
#define IGF_BASE_PTRS                            { IGF_0, IGF_1 }

/* ----------------------------------------------------------------------------
   -- IGF Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup IGF_Register_Masks IGF Register Masks
 * @{
 */

/* MCR_CH0 Bit Fields */
#define IGF_MCR_CH0_RFM_MASK                     0x3u
#define IGF_MCR_CH0_RFM_SHIFT                    0u
#define IGF_MCR_CH0_RFM_WIDTH                    2u
#define IGF_MCR_CH0_RFM(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_RFM_SHIFT))&IGF_MCR_CH0_RFM_MASK)
#define IGF_MCR_CH0_FFM_MASK                     0x18u
#define IGF_MCR_CH0_FFM_SHIFT                    3u
#define IGF_MCR_CH0_FFM_WIDTH                    2u
#define IGF_MCR_CH0_FFM(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FFM_SHIFT))&IGF_MCR_CH0_FFM_MASK)
#define IGF_MCR_CH0_FGEN_MASK                    0x40u
#define IGF_MCR_CH0_FGEN_SHIFT                   6u
#define IGF_MCR_CH0_FGEN_WIDTH                   1u
#define IGF_MCR_CH0_FGEN(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FGEN_SHIFT))&IGF_MCR_CH0_FGEN_MASK)
#define IGF_MCR_CH0_POL_MASK                     0x80u
#define IGF_MCR_CH0_POL_SHIFT                    7u
#define IGF_MCR_CH0_POL_WIDTH                    1u
#define IGF_MCR_CH0_POL(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_POL_SHIFT))&IGF_MCR_CH0_POL_MASK)
#define IGF_MCR_CH0_PSSEL_MASK                   0x100u
#define IGF_MCR_CH0_PSSEL_SHIFT                  8u
#define IGF_MCR_CH0_PSSEL_WIDTH                  1u
#define IGF_MCR_CH0_PSSEL(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_PSSEL_SHIFT))&IGF_MCR_CH0_PSSEL_MASK)
#define IGF_MCR_CH0_IMM_MASK                     0x200u
#define IGF_MCR_CH0_IMM_SHIFT                    9u
#define IGF_MCR_CH0_IMM_WIDTH                    1u
#define IGF_MCR_CH0_IMM(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_IMM_SHIFT))&IGF_MCR_CH0_IMM_MASK)
#define IGF_MCR_CH0_FOL_MASK                     0x4000000u
#define IGF_MCR_CH0_FOL_SHIFT                    26u
#define IGF_MCR_CH0_FOL_WIDTH                    1u
#define IGF_MCR_CH0_FOL(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FOL_SHIFT))&IGF_MCR_CH0_FOL_MASK)
#define IGF_MCR_CH0_FOH_MASK                     0x8000000u
#define IGF_MCR_CH0_FOH_SHIFT                    27u
#define IGF_MCR_CH0_FOH_WIDTH                    1u
#define IGF_MCR_CH0_FOH(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FOH_SHIFT))&IGF_MCR_CH0_FOH_MASK)
#define IGF_MCR_CH0_FBP_MASK                     0x10000000u
#define IGF_MCR_CH0_FBP_SHIFT                    28u
#define IGF_MCR_CH0_FBP_WIDTH                    1u
#define IGF_MCR_CH0_FBP(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FBP_SHIFT))&IGF_MCR_CH0_FBP_MASK)
#define IGF_MCR_CH0_FRZ_MASK                     0x20000000u
#define IGF_MCR_CH0_FRZ_SHIFT                    29u
#define IGF_MCR_CH0_FRZ_WIDTH                    1u
#define IGF_MCR_CH0_FRZ(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_FRZ_SHIFT))&IGF_MCR_CH0_FRZ_MASK)
#define IGF_MCR_CH0_MDIS_MASK                    0x40000000u
#define IGF_MCR_CH0_MDIS_SHIFT                   30u
#define IGF_MCR_CH0_MDIS_WIDTH                   1u
#define IGF_MCR_CH0_MDIS(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH0_MDIS_SHIFT))&IGF_MCR_CH0_MDIS_MASK)
/* MSR_CH0 Bit Fields */
#define IGF_MSR_CH0_FLO_MASK                     0x1u
#define IGF_MSR_CH0_FLO_SHIFT                    0u
#define IGF_MSR_CH0_FLO_WIDTH                    1u
#define IGF_MSR_CH0_FLO(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_FLO_SHIFT))&IGF_MSR_CH0_FLO_MASK)
#define IGF_MSR_CH0_FLI_MASK                     0x2u
#define IGF_MSR_CH0_FLI_SHIFT                    1u
#define IGF_MSR_CH0_FLI_WIDTH                    1u
#define IGF_MSR_CH0_FLI(x)                       (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_FLI_SHIFT))&IGF_MSR_CH0_FLI_MASK)
#define IGF_MSR_CH0_FNDET_MASK                   0x4u
#define IGF_MSR_CH0_FNDET_SHIFT                  2u
#define IGF_MSR_CH0_FNDET_WIDTH                  1u
#define IGF_MSR_CH0_FNDET(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_FNDET_SHIFT))&IGF_MSR_CH0_FNDET_MASK)
#define IGF_MSR_CH0_RNDET_MASK                   0x8u
#define IGF_MSR_CH0_RNDET_SHIFT                  3u
#define IGF_MSR_CH0_RNDET_WIDTH                  1u
#define IGF_MSR_CH0_RNDET(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_RNDET_SHIFT))&IGF_MSR_CH0_RNDET_MASK)
#define IGF_MSR_CH0_FEDGE_MASK                   0x10u
#define IGF_MSR_CH0_FEDGE_SHIFT                  4u
#define IGF_MSR_CH0_FEDGE_WIDTH                  1u
#define IGF_MSR_CH0_FEDGE(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_FEDGE_SHIFT))&IGF_MSR_CH0_FEDGE_MASK)
#define IGF_MSR_CH0_WEDGE_MASK                   0x20u
#define IGF_MSR_CH0_WEDGE_SHIFT                  5u
#define IGF_MSR_CH0_WEDGE_WIDTH                  1u
#define IGF_MSR_CH0_WEDGE(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH0_WEDGE_SHIFT))&IGF_MSR_CH0_WEDGE_MASK)
/* PRESR_CH0 Bit Fields */
#define IGF_PRESR_CH0_FPRE_MASK                  0x1FFu
#define IGF_PRESR_CH0_FPRE_SHIFT                 0u
#define IGF_PRESR_CH0_FPRE_WIDTH                 9u
#define IGF_PRESR_CH0_FPRE(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_PRESR_CH0_FPRE_SHIFT))&IGF_PRESR_CH0_FPRE_MASK)
/* RTHR_CH0 Bit Fields */
#define IGF_RTHR_CH0_RTH_MASK                    0xFFFFFFu
#define IGF_RTHR_CH0_RTH_SHIFT                   0u
#define IGF_RTHR_CH0_RTH_WIDTH                   24u
#define IGF_RTHR_CH0_RTH(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_RTHR_CH0_RTH_SHIFT))&IGF_RTHR_CH0_RTH_MASK)
/* FTHR Bit Fields */
#define IGF_FTHR_FTH_MASK                        0xFFFFFFu
#define IGF_FTHR_FTH_SHIFT                       0u
#define IGF_FTHR_FTH_WIDTH                       24u
#define IGF_FTHR_FTH(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_FTHR_FTH_SHIFT))&IGF_FTHR_FTH_MASK)
/* MCR Bit Fields */
#define IGF_MCR_RFM_MASK                         0x3u
#define IGF_MCR_RFM_SHIFT                        0u
#define IGF_MCR_RFM_WIDTH                        2u
#define IGF_MCR_RFM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_RFM_SHIFT))&IGF_MCR_RFM_MASK)
#define IGF_MCR_FFM_MASK                         0x18u
#define IGF_MCR_FFM_SHIFT                        3u
#define IGF_MCR_FFM_WIDTH                        2u
#define IGF_MCR_FFM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FFM_SHIFT))&IGF_MCR_FFM_MASK)
#define IGF_MCR_FGEN_MASK                        0x40u
#define IGF_MCR_FGEN_SHIFT                       6u
#define IGF_MCR_FGEN_WIDTH                       1u
#define IGF_MCR_FGEN(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FGEN_SHIFT))&IGF_MCR_FGEN_MASK)
#define IGF_MCR_POL_MASK                         0x80u
#define IGF_MCR_POL_SHIFT                        7u
#define IGF_MCR_POL_WIDTH                        1u
#define IGF_MCR_POL(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_POL_SHIFT))&IGF_MCR_POL_MASK)
#define IGF_MCR_PSSEL_MASK                       0x100u
#define IGF_MCR_PSSEL_SHIFT                      8u
#define IGF_MCR_PSSEL_WIDTH                      1u
#define IGF_MCR_PSSEL(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MCR_PSSEL_SHIFT))&IGF_MCR_PSSEL_MASK)
#define IGF_MCR_IMM_MASK                         0x200u
#define IGF_MCR_IMM_SHIFT                        9u
#define IGF_MCR_IMM_WIDTH                        1u
#define IGF_MCR_IMM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_IMM_SHIFT))&IGF_MCR_IMM_MASK)
#define IGF_MCR_FOL_MASK                         0x4000000u
#define IGF_MCR_FOL_SHIFT                        26u
#define IGF_MCR_FOL_WIDTH                        1u
#define IGF_MCR_FOL(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FOL_SHIFT))&IGF_MCR_FOL_MASK)
#define IGF_MCR_FOH_MASK                         0x8000000u
#define IGF_MCR_FOH_SHIFT                        27u
#define IGF_MCR_FOH_WIDTH                        1u
#define IGF_MCR_FOH(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FOH_SHIFT))&IGF_MCR_FOH_MASK)
#define IGF_MCR_FBP_MASK                         0x10000000u
#define IGF_MCR_FBP_SHIFT                        28u
#define IGF_MCR_FBP_WIDTH                        1u
#define IGF_MCR_FBP(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FBP_SHIFT))&IGF_MCR_FBP_MASK)
#define IGF_MCR_FRZ_MASK                         0x20000000u
#define IGF_MCR_FRZ_SHIFT                        29u
#define IGF_MCR_FRZ_WIDTH                        1u
#define IGF_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FRZ_SHIFT))&IGF_MCR_FRZ_MASK)
#define IGF_MCR_MDIS_MASK                        0x40000000u
#define IGF_MCR_MDIS_SHIFT                       30u
#define IGF_MCR_MDIS_WIDTH                       1u
#define IGF_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_MCR_MDIS_SHIFT))&IGF_MCR_MDIS_MASK)
/* MSR Bit Fields */
#define IGF_MSR_FLO_MASK                         0x1u
#define IGF_MSR_FLO_SHIFT                        0u
#define IGF_MSR_FLO_WIDTH                        1u
#define IGF_MSR_FLO(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FLO_SHIFT))&IGF_MSR_FLO_MASK)
#define IGF_MSR_FLI_MASK                         0x2u
#define IGF_MSR_FLI_SHIFT                        1u
#define IGF_MSR_FLI_WIDTH                        1u
#define IGF_MSR_FLI(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FLI_SHIFT))&IGF_MSR_FLI_MASK)
#define IGF_MSR_FNDET_MASK                       0x4u
#define IGF_MSR_FNDET_SHIFT                      2u
#define IGF_MSR_FNDET_WIDTH                      1u
#define IGF_MSR_FNDET(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FNDET_SHIFT))&IGF_MSR_FNDET_MASK)
#define IGF_MSR_RNDET_MASK                       0x8u
#define IGF_MSR_RNDET_SHIFT                      3u
#define IGF_MSR_RNDET_WIDTH                      1u
#define IGF_MSR_RNDET(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_RNDET_SHIFT))&IGF_MSR_RNDET_MASK)
#define IGF_MSR_FEDGE_MASK                       0x10u
#define IGF_MSR_FEDGE_SHIFT                      4u
#define IGF_MSR_FEDGE_WIDTH                      1u
#define IGF_MSR_FEDGE(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FEDGE_SHIFT))&IGF_MSR_FEDGE_MASK)
#define IGF_MSR_WEDGE_MASK                       0x20u
#define IGF_MSR_WEDGE_SHIFT                      5u
#define IGF_MSR_WEDGE_WIDTH                      1u
#define IGF_MSR_WEDGE(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_WEDGE_SHIFT))&IGF_MSR_WEDGE_MASK)
/* RTHR Bit Fields */
#define IGF_RTHR_RTH_MASK                        0xFFFFFFu
#define IGF_RTHR_RTH_SHIFT                       0u
#define IGF_RTHR_RTH_WIDTH                       24u
#define IGF_RTHR_RTH(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_RTHR_RTH_SHIFT))&IGF_RTHR_RTH_MASK)
/* MCR_CH32 Bit Fields */
#define IGF_MCR_CH32_RFM_MASK                    0x3u
#define IGF_MCR_CH32_RFM_SHIFT                   0u
#define IGF_MCR_CH32_RFM_WIDTH                   2u
#define IGF_MCR_CH32_RFM(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_RFM_SHIFT))&IGF_MCR_CH32_RFM_MASK)
#define IGF_MCR_CH32_FFM_MASK                    0x18u
#define IGF_MCR_CH32_FFM_SHIFT                   3u
#define IGF_MCR_CH32_FFM_WIDTH                   2u
#define IGF_MCR_CH32_FFM(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FFM_SHIFT))&IGF_MCR_CH32_FFM_MASK)
#define IGF_MCR_CH32_FGEN_MASK                   0x40u
#define IGF_MCR_CH32_FGEN_SHIFT                  6u
#define IGF_MCR_CH32_FGEN_WIDTH                  1u
#define IGF_MCR_CH32_FGEN(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FGEN_SHIFT))&IGF_MCR_CH32_FGEN_MASK)
#define IGF_MCR_CH32_POL_MASK                    0x80u
#define IGF_MCR_CH32_POL_SHIFT                   7u
#define IGF_MCR_CH32_POL_WIDTH                   1u
#define IGF_MCR_CH32_POL(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_POL_SHIFT))&IGF_MCR_CH32_POL_MASK)
#define IGF_MCR_CH32_PSSEL_MASK                  0x100u
#define IGF_MCR_CH32_PSSEL_SHIFT                 8u
#define IGF_MCR_CH32_PSSEL_WIDTH                 1u
#define IGF_MCR_CH32_PSSEL(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_PSSEL_SHIFT))&IGF_MCR_CH32_PSSEL_MASK)
#define IGF_MCR_CH32_IMM_MASK                    0x200u
#define IGF_MCR_CH32_IMM_SHIFT                   9u
#define IGF_MCR_CH32_IMM_WIDTH                   1u
#define IGF_MCR_CH32_IMM(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_IMM_SHIFT))&IGF_MCR_CH32_IMM_MASK)
#define IGF_MCR_CH32_FOL_MASK                    0x4000000u
#define IGF_MCR_CH32_FOL_SHIFT                   26u
#define IGF_MCR_CH32_FOL_WIDTH                   1u
#define IGF_MCR_CH32_FOL(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FOL_SHIFT))&IGF_MCR_CH32_FOL_MASK)
#define IGF_MCR_CH32_FOH_MASK                    0x8000000u
#define IGF_MCR_CH32_FOH_SHIFT                   27u
#define IGF_MCR_CH32_FOH_WIDTH                   1u
#define IGF_MCR_CH32_FOH(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FOH_SHIFT))&IGF_MCR_CH32_FOH_MASK)
#define IGF_MCR_CH32_FBP_MASK                    0x10000000u
#define IGF_MCR_CH32_FBP_SHIFT                   28u
#define IGF_MCR_CH32_FBP_WIDTH                   1u
#define IGF_MCR_CH32_FBP(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FBP_SHIFT))&IGF_MCR_CH32_FBP_MASK)
#define IGF_MCR_CH32_FRZ_MASK                    0x20000000u
#define IGF_MCR_CH32_FRZ_SHIFT                   29u
#define IGF_MCR_CH32_FRZ_WIDTH                   1u
#define IGF_MCR_CH32_FRZ(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_FRZ_SHIFT))&IGF_MCR_CH32_FRZ_MASK)
#define IGF_MCR_CH32_MDIS_MASK                   0x40000000u
#define IGF_MCR_CH32_MDIS_SHIFT                  30u
#define IGF_MCR_CH32_MDIS_WIDTH                  1u
#define IGF_MCR_CH32_MDIS(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_MCR_CH32_MDIS_SHIFT))&IGF_MCR_CH32_MDIS_MASK)
/* MSR_CH32 Bit Fields */
#define IGF_MSR_CH32_FLO_MASK                    0x1u
#define IGF_MSR_CH32_FLO_SHIFT                   0u
#define IGF_MSR_CH32_FLO_WIDTH                   1u
#define IGF_MSR_CH32_FLO(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_FLO_SHIFT))&IGF_MSR_CH32_FLO_MASK)
#define IGF_MSR_CH32_FLI_MASK                    0x2u
#define IGF_MSR_CH32_FLI_SHIFT                   1u
#define IGF_MSR_CH32_FLI_WIDTH                   1u
#define IGF_MSR_CH32_FLI(x)                      (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_FLI_SHIFT))&IGF_MSR_CH32_FLI_MASK)
#define IGF_MSR_CH32_FNDET_MASK                  0x4u
#define IGF_MSR_CH32_FNDET_SHIFT                 2u
#define IGF_MSR_CH32_FNDET_WIDTH                 1u
#define IGF_MSR_CH32_FNDET(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_FNDET_SHIFT))&IGF_MSR_CH32_FNDET_MASK)
#define IGF_MSR_CH32_RNDET_MASK                  0x8u
#define IGF_MSR_CH32_RNDET_SHIFT                 3u
#define IGF_MSR_CH32_RNDET_WIDTH                 1u
#define IGF_MSR_CH32_RNDET(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_RNDET_SHIFT))&IGF_MSR_CH32_RNDET_MASK)
#define IGF_MSR_CH32_FEDGE_MASK                  0x10u
#define IGF_MSR_CH32_FEDGE_SHIFT                 4u
#define IGF_MSR_CH32_FEDGE_WIDTH                 1u
#define IGF_MSR_CH32_FEDGE(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_FEDGE_SHIFT))&IGF_MSR_CH32_FEDGE_MASK)
#define IGF_MSR_CH32_WEDGE_MASK                  0x20u
#define IGF_MSR_CH32_WEDGE_SHIFT                 5u
#define IGF_MSR_CH32_WEDGE_WIDTH                 1u
#define IGF_MSR_CH32_WEDGE(x)                    (((uint32_t)(((uint32_t)(x))<<IGF_MSR_CH32_WEDGE_SHIFT))&IGF_MSR_CH32_WEDGE_MASK)
/* PRESR_CH32 Bit Fields */
#define IGF_PRESR_CH32_FPRE_MASK                 0x1FFu
#define IGF_PRESR_CH32_FPRE_SHIFT                0u
#define IGF_PRESR_CH32_FPRE_WIDTH                9u
#define IGF_PRESR_CH32_FPRE(x)                   (((uint32_t)(((uint32_t)(x))<<IGF_PRESR_CH32_FPRE_SHIFT))&IGF_PRESR_CH32_FPRE_MASK)
/* RTHR_CH32 Bit Fields */
#define IGF_RTHR_CH32_RTH_MASK                   0xFFFFFFu
#define IGF_RTHR_CH32_RTH_SHIFT                  0u
#define IGF_RTHR_CH32_RTH_WIDTH                  24u
#define IGF_RTHR_CH32_RTH(x)                     (((uint32_t)(((uint32_t)(x))<<IGF_RTHR_CH32_RTH_SHIFT))&IGF_RTHR_CH32_RTH_MASK)
/* MCR Bit Fields */
#define IGF_MCR_RFM_MASK                         0x3u
#define IGF_MCR_RFM_SHIFT                        0u
#define IGF_MCR_RFM_WIDTH                        2u
#define IGF_MCR_RFM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_RFM_SHIFT))&IGF_MCR_RFM_MASK)
#define IGF_MCR_FFM_MASK                         0x18u
#define IGF_MCR_FFM_SHIFT                        3u
#define IGF_MCR_FFM_WIDTH                        2u
#define IGF_MCR_FFM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FFM_SHIFT))&IGF_MCR_FFM_MASK)
#define IGF_MCR_FGEN_MASK                        0x40u
#define IGF_MCR_FGEN_SHIFT                       6u
#define IGF_MCR_FGEN_WIDTH                       1u
#define IGF_MCR_FGEN(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FGEN_SHIFT))&IGF_MCR_FGEN_MASK)
#define IGF_MCR_POL_MASK                         0x80u
#define IGF_MCR_POL_SHIFT                        7u
#define IGF_MCR_POL_WIDTH                        1u
#define IGF_MCR_POL(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_POL_SHIFT))&IGF_MCR_POL_MASK)
#define IGF_MCR_PSSEL_MASK                       0x100u
#define IGF_MCR_PSSEL_SHIFT                      8u
#define IGF_MCR_PSSEL_WIDTH                      1u
#define IGF_MCR_PSSEL(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MCR_PSSEL_SHIFT))&IGF_MCR_PSSEL_MASK)
#define IGF_MCR_IMM_MASK                         0x200u
#define IGF_MCR_IMM_SHIFT                        9u
#define IGF_MCR_IMM_WIDTH                        1u
#define IGF_MCR_IMM(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_IMM_SHIFT))&IGF_MCR_IMM_MASK)
#define IGF_MCR_FOL_MASK                         0x4000000u
#define IGF_MCR_FOL_SHIFT                        26u
#define IGF_MCR_FOL_WIDTH                        1u
#define IGF_MCR_FOL(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FOL_SHIFT))&IGF_MCR_FOL_MASK)
#define IGF_MCR_FOH_MASK                         0x8000000u
#define IGF_MCR_FOH_SHIFT                        27u
#define IGF_MCR_FOH_WIDTH                        1u
#define IGF_MCR_FOH(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FOH_SHIFT))&IGF_MCR_FOH_MASK)
#define IGF_MCR_FBP_MASK                         0x10000000u
#define IGF_MCR_FBP_SHIFT                        28u
#define IGF_MCR_FBP_WIDTH                        1u
#define IGF_MCR_FBP(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FBP_SHIFT))&IGF_MCR_FBP_MASK)
#define IGF_MCR_FRZ_MASK                         0x20000000u
#define IGF_MCR_FRZ_SHIFT                        29u
#define IGF_MCR_FRZ_WIDTH                        1u
#define IGF_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MCR_FRZ_SHIFT))&IGF_MCR_FRZ_MASK)
#define IGF_MCR_MDIS_MASK                        0x40000000u
#define IGF_MCR_MDIS_SHIFT                       30u
#define IGF_MCR_MDIS_WIDTH                       1u
#define IGF_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_MCR_MDIS_SHIFT))&IGF_MCR_MDIS_MASK)
/* MSR Bit Fields */
#define IGF_MSR_FLO_MASK                         0x1u
#define IGF_MSR_FLO_SHIFT                        0u
#define IGF_MSR_FLO_WIDTH                        1u
#define IGF_MSR_FLO(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FLO_SHIFT))&IGF_MSR_FLO_MASK)
#define IGF_MSR_FLI_MASK                         0x2u
#define IGF_MSR_FLI_SHIFT                        1u
#define IGF_MSR_FLI_WIDTH                        1u
#define IGF_MSR_FLI(x)                           (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FLI_SHIFT))&IGF_MSR_FLI_MASK)
#define IGF_MSR_FNDET_MASK                       0x4u
#define IGF_MSR_FNDET_SHIFT                      2u
#define IGF_MSR_FNDET_WIDTH                      1u
#define IGF_MSR_FNDET(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FNDET_SHIFT))&IGF_MSR_FNDET_MASK)
#define IGF_MSR_RNDET_MASK                       0x8u
#define IGF_MSR_RNDET_SHIFT                      3u
#define IGF_MSR_RNDET_WIDTH                      1u
#define IGF_MSR_RNDET(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_RNDET_SHIFT))&IGF_MSR_RNDET_MASK)
#define IGF_MSR_FEDGE_MASK                       0x10u
#define IGF_MSR_FEDGE_SHIFT                      4u
#define IGF_MSR_FEDGE_WIDTH                      1u
#define IGF_MSR_FEDGE(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_FEDGE_SHIFT))&IGF_MSR_FEDGE_MASK)
#define IGF_MSR_WEDGE_MASK                       0x20u
#define IGF_MSR_WEDGE_SHIFT                      5u
#define IGF_MSR_WEDGE_WIDTH                      1u
#define IGF_MSR_WEDGE(x)                         (((uint32_t)(((uint32_t)(x))<<IGF_MSR_WEDGE_SHIFT))&IGF_MSR_WEDGE_MASK)
/* RTHR Bit Fields */
#define IGF_RTHR_RTH_MASK                        0xFFFFFFu
#define IGF_RTHR_RTH_SHIFT                       0u
#define IGF_RTHR_RTH_WIDTH                       24u
#define IGF_RTHR_RTH(x)                          (((uint32_t)(((uint32_t)(x))<<IGF_RTHR_RTH_SHIFT))&IGF_RTHR_RTH_MASK)

/*!
 * @}
 */ /* end of group IGF_Register_Masks */


/*!
 * @}
 */ /* end of group IGF_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- INTC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INTC_Peripheral_Access_Layer INTC Peripheral Access Layer
 * @{
 */


/** INTC - Size of Registers Arrays */
#define INTC_SSCIR_COUNT                         8u
#define INTC_PSR_COUNT                           512u

/** INTC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< INTC Module Configuration Register, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CPR0;                              /**< INTC Current Priority Register for Processor n, offset: 0x8 */
  __IO uint32_t CPR1;                              /**< INTC Current Priority Register for Processor n, offset: 0xC */
  __IO uint32_t IACKR0;                            /**< INTC Interrupt Acknowledge Register for Processor n, offset: 0x10 */
  __IO uint32_t IACKR1;                            /**< INTC Interrupt Acknowledge Register for Processor n, offset: 0x14 */
  __O  uint32_t EOIR0;                             /**< INTC End Of Interrupt Register for Processor n, offset: 0x18 */
  __O  uint32_t EOIR1;                             /**< INTC End Of Interrupt Register for Processor n, offset: 0x1C */
  __IO uint8_t SSCIR[INTC_SSCIR_COUNT];            /**< INTC Software Set/Clear Interrupt Register, array offset: 0x20, array step: 0x1 */
       uint8_t RESERVED_1[24];
  __IO uint8_t PSR[INTC_PSR_COUNT];                /**< INTC Priority Select Register, array offset: 0x40, array step: 0x1 */
} INTC_Type, *INTC_MemMapPtr;

 /** Number of instances of the INTC module. */
#define INTC_INSTANCE_COUNT                      (1u)


/* INTC - Peripheral instance base addresses */
/** Peripheral INTC base address */
#define INTC_BASE                                (0xFFF48000u)
/** Peripheral INTC base pointer */
#define INTC                                     ((INTC_Type *)INTC_BASE)
/** Array initializer of INTC peripheral base addresses */
#define INTC_BASE_ADDRS                          { INTC_BASE }
/** Array initializer of INTC peripheral base pointers */
#define INTC_BASE_PTRS                           { INTC }

/* ----------------------------------------------------------------------------
   -- INTC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INTC_Register_Masks INTC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define INTC_MCR_HVEN_PRC0_MASK                  0x1u
#define INTC_MCR_HVEN_PRC0_SHIFT                 0u
#define INTC_MCR_HVEN_PRC0_WIDTH                 1u
#define INTC_MCR_HVEN_PRC0(x)                    (((uint32_t)(((uint32_t)(x))<<INTC_MCR_HVEN_PRC0_SHIFT))&INTC_MCR_HVEN_PRC0_MASK)
#define INTC_MCR_VTES_PRC0_MASK                  0x20u
#define INTC_MCR_VTES_PRC0_SHIFT                 5u
#define INTC_MCR_VTES_PRC0_WIDTH                 1u
#define INTC_MCR_VTES_PRC0(x)                    (((uint32_t)(((uint32_t)(x))<<INTC_MCR_VTES_PRC0_SHIFT))&INTC_MCR_VTES_PRC0_MASK)
#define INTC_MCR_HVEN_PRC1_MASK                  0x100u
#define INTC_MCR_HVEN_PRC1_SHIFT                 8u
#define INTC_MCR_HVEN_PRC1_WIDTH                 1u
#define INTC_MCR_HVEN_PRC1(x)                    (((uint32_t)(((uint32_t)(x))<<INTC_MCR_HVEN_PRC1_SHIFT))&INTC_MCR_HVEN_PRC1_MASK)
#define INTC_MCR_VTES_PRC1_MASK                  0x2000u
#define INTC_MCR_VTES_PRC1_SHIFT                 13u
#define INTC_MCR_VTES_PRC1_WIDTH                 1u
#define INTC_MCR_VTES_PRC1(x)                    (((uint32_t)(((uint32_t)(x))<<INTC_MCR_VTES_PRC1_SHIFT))&INTC_MCR_VTES_PRC1_MASK)
/* CPR0 Bit Fields */
#define INTC_CPR0_PRI_MASK                       0xFu
#define INTC_CPR0_PRI_SHIFT                      0u
#define INTC_CPR0_PRI_WIDTH                      4u
#define INTC_CPR0_PRI(x)                         (((uint32_t)(((uint32_t)(x))<<INTC_CPR0_PRI_SHIFT))&INTC_CPR0_PRI_MASK)
/* CPR1 Bit Fields */
#define INTC_CPR1_PRI_MASK                       0xFu
#define INTC_CPR1_PRI_SHIFT                      0u
#define INTC_CPR1_PRI_WIDTH                      4u
#define INTC_CPR1_PRI(x)                         (((uint32_t)(((uint32_t)(x))<<INTC_CPR1_PRI_SHIFT))&INTC_CPR1_PRI_MASK)
/* IACKR0 Bit Fields */
#define INTC_IACKR0_INTVEC_PRCn_MASK             0x7FCu
#define INTC_IACKR0_INTVEC_PRCn_SHIFT            2u
#define INTC_IACKR0_INTVEC_PRCn_WIDTH            9u
#define INTC_IACKR0_INTVEC_PRCn(x)               (((uint32_t)(((uint32_t)(x))<<INTC_IACKR0_INTVEC_PRCn_SHIFT))&INTC_IACKR0_INTVEC_PRCn_MASK)
#define INTC_IACKR0_VTBA_PRCn_MASK               0xFFFFF800u
#define INTC_IACKR0_VTBA_PRCn_SHIFT              11u
#define INTC_IACKR0_VTBA_PRCn_WIDTH              21u
#define INTC_IACKR0_VTBA_PRCn(x)                 (((uint32_t)(((uint32_t)(x))<<INTC_IACKR0_VTBA_PRCn_SHIFT))&INTC_IACKR0_VTBA_PRCn_MASK)
/* IACKR1 Bit Fields */
#define INTC_IACKR1_INTVEC_PRCn_MASK             0x7FCu
#define INTC_IACKR1_INTVEC_PRCn_SHIFT            2u
#define INTC_IACKR1_INTVEC_PRCn_WIDTH            9u
#define INTC_IACKR1_INTVEC_PRCn(x)               (((uint32_t)(((uint32_t)(x))<<INTC_IACKR1_INTVEC_PRCn_SHIFT))&INTC_IACKR1_INTVEC_PRCn_MASK)
#define INTC_IACKR1_VTBA_PRCn_MASK               0xFFFFF800u
#define INTC_IACKR1_VTBA_PRCn_SHIFT              11u
#define INTC_IACKR1_VTBA_PRCn_WIDTH              21u
#define INTC_IACKR1_VTBA_PRCn(x)                 (((uint32_t)(((uint32_t)(x))<<INTC_IACKR1_VTBA_PRCn_SHIFT))&INTC_IACKR1_VTBA_PRCn_MASK)
/* EOIR0 Bit Fields */
#define INTC_EOIR0_EOI_PRCn_MASK                 0xFFFFFFFFu
#define INTC_EOIR0_EOI_PRCn_SHIFT                0u
#define INTC_EOIR0_EOI_PRCn_WIDTH                32u
#define INTC_EOIR0_EOI_PRCn(x)                   (((uint32_t)(((uint32_t)(x))<<INTC_EOIR0_EOI_PRCn_SHIFT))&INTC_EOIR0_EOI_PRCn_MASK)
/* EOIR1 Bit Fields */
#define INTC_EOIR1_EOI_PRCn_MASK                 0xFFFFFFFFu
#define INTC_EOIR1_EOI_PRCn_SHIFT                0u
#define INTC_EOIR1_EOI_PRCn_WIDTH                32u
#define INTC_EOIR1_EOI_PRCn(x)                   (((uint32_t)(((uint32_t)(x))<<INTC_EOIR1_EOI_PRCn_SHIFT))&INTC_EOIR1_EOI_PRCn_MASK)
/* SSCIR Bit Fields */
#define INTC_SSCIR_CLR_MASK                      0x1u
#define INTC_SSCIR_CLR_SHIFT                     0u
#define INTC_SSCIR_CLR_WIDTH                     1u
#define INTC_SSCIR_CLR(x)                        (((uint8_t)(((uint8_t)(x))<<INTC_SSCIR_CLR_SHIFT))&INTC_SSCIR_CLR_MASK)
#define INTC_SSCIR_SET_MASK                      0x2u
#define INTC_SSCIR_SET_SHIFT                     1u
#define INTC_SSCIR_SET_WIDTH                     1u
#define INTC_SSCIR_SET(x)                        (((uint8_t)(((uint8_t)(x))<<INTC_SSCIR_SET_SHIFT))&INTC_SSCIR_SET_MASK)
/* PSR Bit Fields */
#define INTC_PSR_PRIN_MASK                       0xFu
#define INTC_PSR_PRIN_SHIFT                      0u
#define INTC_PSR_PRIN_WIDTH                      4u
#define INTC_PSR_PRIN(x)                         (((uint8_t)(((uint8_t)(x))<<INTC_PSR_PRIN_SHIFT))&INTC_PSR_PRIN_MASK)
#define INTC_PSR_PRC_SELn_MASK                   0xC0u
#define INTC_PSR_PRC_SELn_SHIFT                  6u
#define INTC_PSR_PRC_SELn_WIDTH                  2u
#define INTC_PSR_PRC_SELn(x)                     (((uint8_t)(((uint8_t)(x))<<INTC_PSR_PRC_SELn_SHIFT))&INTC_PSR_PRC_SELn_MASK)

/*!
 * @}
 */ /* end of group INTC_Register_Masks */


/*!
 * @}
 */ /* end of group INTC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- JDC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup JDC_Peripheral_Access_Layer JDC Peripheral Access Layer
 * @{
 */


/** JDC - Size of Registers Arrays */

/** JDC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
  __IO uint32_t MSR;                               /**< Module Status Register, offset: 0x4 */
  __IO uint32_t JOUT_IPS;                          /**< JTAG Output Data Register, offset: 0x8 */
  __I  uint32_t JIN_IPS;                           /**< JTAG Input Data Register, offset: 0xC */
} JDC_Type, *JDC_MemMapPtr;

 /** Number of instances of the JDC module. */
#define JDC_INSTANCE_COUNT                       (1u)


/* JDC - Peripheral instance base addresses */
/** Peripheral JDC base address */
#define JDC_BASE                                 (0xFFE7C000u)
/** Peripheral JDC base pointer */
#define JDC                                      ((JDC_Type *)JDC_BASE)
/** Array initializer of JDC peripheral base addresses */
#define JDC_BASE_ADDRS                           { JDC_BASE }
/** Array initializer of JDC peripheral base pointers */
#define JDC_BASE_PTRS                            { JDC }

/* ----------------------------------------------------------------------------
   -- JDC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup JDC_Register_Masks JDC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define JDC_MCR_JOUT_IEN_MASK                    0x1u
#define JDC_MCR_JOUT_IEN_SHIFT                   0u
#define JDC_MCR_JOUT_IEN_WIDTH                   1u
#define JDC_MCR_JOUT_IEN(x)                      (((uint32_t)(((uint32_t)(x))<<JDC_MCR_JOUT_IEN_SHIFT))&JDC_MCR_JOUT_IEN_MASK)
#define JDC_MCR_JIN_IEN_MASK                     0x10000u
#define JDC_MCR_JIN_IEN_SHIFT                    16u
#define JDC_MCR_JIN_IEN_WIDTH                    1u
#define JDC_MCR_JIN_IEN(x)                       (((uint32_t)(((uint32_t)(x))<<JDC_MCR_JIN_IEN_SHIFT))&JDC_MCR_JIN_IEN_MASK)
/* MSR Bit Fields */
#define JDC_MSR_JOUT_INT_MASK                    0x1u
#define JDC_MSR_JOUT_INT_SHIFT                   0u
#define JDC_MSR_JOUT_INT_WIDTH                   1u
#define JDC_MSR_JOUT_INT(x)                      (((uint32_t)(((uint32_t)(x))<<JDC_MSR_JOUT_INT_SHIFT))&JDC_MSR_JOUT_INT_MASK)
#define JDC_MSR_JOUT_RDY_MASK                    0x4u
#define JDC_MSR_JOUT_RDY_SHIFT                   2u
#define JDC_MSR_JOUT_RDY_WIDTH                   1u
#define JDC_MSR_JOUT_RDY(x)                      (((uint32_t)(((uint32_t)(x))<<JDC_MSR_JOUT_RDY_SHIFT))&JDC_MSR_JOUT_RDY_MASK)
#define JDC_MSR_JIN_INT_MASK                     0x10000u
#define JDC_MSR_JIN_INT_SHIFT                    16u
#define JDC_MSR_JIN_INT_WIDTH                    1u
#define JDC_MSR_JIN_INT(x)                       (((uint32_t)(((uint32_t)(x))<<JDC_MSR_JIN_INT_SHIFT))&JDC_MSR_JIN_INT_MASK)
#define JDC_MSR_JIN_RDY_MASK                     0x40000u
#define JDC_MSR_JIN_RDY_SHIFT                    18u
#define JDC_MSR_JIN_RDY_WIDTH                    1u
#define JDC_MSR_JIN_RDY(x)                       (((uint32_t)(((uint32_t)(x))<<JDC_MSR_JIN_RDY_SHIFT))&JDC_MSR_JIN_RDY_MASK)
/* JOUT_IPS Bit Fields */
#define JDC_JOUT_IPS_Data_MASK                   0xFFFFFFFFu
#define JDC_JOUT_IPS_Data_SHIFT                  0u
#define JDC_JOUT_IPS_Data_WIDTH                  32u
#define JDC_JOUT_IPS_Data(x)                     (((uint32_t)(((uint32_t)(x))<<JDC_JOUT_IPS_Data_SHIFT))&JDC_JOUT_IPS_Data_MASK)
/* JIN_IPS Bit Fields */
#define JDC_JIN_IPS_Data_MASK                    0xFFFFFFFFu
#define JDC_JIN_IPS_Data_SHIFT                   0u
#define JDC_JIN_IPS_Data_WIDTH                   32u
#define JDC_JIN_IPS_Data(x)                      (((uint32_t)(((uint32_t)(x))<<JDC_JIN_IPS_Data_SHIFT))&JDC_JIN_IPS_Data_MASK)

/*!
 * @}
 */ /* end of group JDC_Register_Masks */


/*!
 * @}
 */ /* end of group JDC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- LFAST Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LFAST_Peripheral_Access_Layer LFAST Peripheral Access Layer
 * @{
 */


/** LFAST - Size of Registers Arrays */
#define LFAST_UNSTDR_COUNT                       9u
#define LFAST_UNSRDR_COUNT                       9u

/** LFAST - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< LFAST Mode Configuration Register, offset: 0x0 */
  __IO uint32_t SCR;                               /**< LFAST Speed Control Register, offset: 0x4 */
  __IO uint32_t COCR;                              /**< LFAST Correlator Control Register, offset: 0x8 */
  __IO uint32_t TMCR;                              /**< LFAST Test Mode Control Register, offset: 0xC */
  __IO uint32_t ALCR;                              /**< LFAST Auto Loopback Control Register, offset: 0x10 */
  __IO uint32_t RCDCR;                             /**< LFAST Rate Change Delay Control Register, offset: 0x14 */
  __IO uint32_t SLCR;                              /**< LFAST Wakeup Delay Control Register, offset: 0x18 */
  __IO uint32_t ICR;                               /**< LFAST ICLC Control Register, offset: 0x1C */
  __IO uint32_t PICR;                              /**< LFAST Ping Control Register, offset: 0x20 */
       uint8_t RESERVED_0[8];
  __IO uint32_t RFCR;                              /**< LFAST Rx FIFO CTS Control Register, offset: 0x2C */
  __IO uint32_t TIER;                              /**< LFAST Tx Interrupt Enable Register, offset: 0x30 */
  __IO uint32_t RIER;                              /**< LFAST Rx Interrupt Enable Register, offset: 0x34 */
  __IO uint32_t RIIER;                             /**< LFAST Rx ICLC Interrupt Enable Register, offset: 0x38 */
  __IO uint32_t PLLCR;                             /**< LFAST PLL Control Register, offset: 0x3C */
  __IO uint32_t LCR;                               /**< LFAST LVDS Control Register, offset: 0x40 */
  __IO uint32_t UNSTCR;                            /**< LFAST Unsolicited Tx Control Register, offset: 0x44 */
  __IO uint32_t UNSTDR[LFAST_UNSTDR_COUNT];        /**< LFAST Unsolicited Tx Data Registers, array offset: 0x48, array step: 0x4 */
       uint8_t RESERVED_1[20];
  __I  uint32_t GSR;                               /**< LFAST Global Status Register, offset: 0x80 */
  __I  uint32_t PISR;                              /**< LFAST Ping Status Register, offset: 0x84 */
       uint8_t RESERVED_2[12];
  __I  uint32_t DFSR;                              /**< LFAST Data Frame Status Register, offset: 0x94 */
  __IO uint32_t TISR;                              /**< LFAST Tx Interrupt Status Register, offset: 0x98 */
  __IO uint32_t RISR;                              /**< LFAST Rx Interrupt Status Register, offset: 0x9C */
  __IO uint32_t RIISR;                             /**< LFAST Rx ICLC Interrupt Status Register, offset: 0xA0 */
  __I  uint32_t PLLLSR;                            /**< LFAST PLL and LVDS Status Register, offset: 0xA4 */
  __IO uint32_t UNSRSR;                            /**< LFAST Unsolicited Rx Status Register, offset: 0xA8 */
  __I  uint32_t UNSRDR[LFAST_UNSRDR_COUNT];        /**< LFAST Unsolicited Rx Data Register, array offset: 0xAC, array step: 0x4 */
} LFAST_Type, *LFAST_MemMapPtr;

 /** Number of instances of the LFAST module. */
#define LFAST_INSTANCE_COUNT                     (1u)


/* LFAST - Peripheral instance base addresses */
/** Peripheral LFAST base address */
#define LFAST_BASE                               (0xFFFD8000u)
/** Peripheral LFAST base pointer */
#define LFAST                                    ((LFAST_Type *)LFAST_BASE)
/** Array initializer of LFAST peripheral base addresses */
#define LFAST_BASE_ADDRS                         { LFAST_BASE }
/** Array initializer of LFAST peripheral base pointers */
#define LFAST_BASE_PTRS                          { LFAST }

/* ----------------------------------------------------------------------------
   -- LFAST Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup LFAST_Register_Masks LFAST Register Masks
 * @{
 */

/* MCR Bit Fields */
#define LFAST_MCR_DATAEN_MASK                    0x1u
#define LFAST_MCR_DATAEN_SHIFT                   0u
#define LFAST_MCR_DATAEN_WIDTH                   1u
#define LFAST_MCR_DATAEN(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_DATAEN_SHIFT))&LFAST_MCR_DATAEN_MASK)
#define LFAST_MCR_DRFRST_MASK                    0x2u
#define LFAST_MCR_DRFRST_SHIFT                   1u
#define LFAST_MCR_DRFRST_WIDTH                   1u
#define LFAST_MCR_DRFRST(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_DRFRST_SHIFT))&LFAST_MCR_DRFRST_MASK)
#define LFAST_MCR_CTSEN_MASK                     0x8u
#define LFAST_MCR_CTSEN_SHIFT                    3u
#define LFAST_MCR_CTSEN_WIDTH                    1u
#define LFAST_MCR_CTSEN(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_CTSEN_SHIFT))&LFAST_MCR_CTSEN_MASK)
#define LFAST_MCR_TXARBD_MASK                    0x10u
#define LFAST_MCR_TXARBD_SHIFT                   4u
#define LFAST_MCR_TXARBD_WIDTH                   1u
#define LFAST_MCR_TXARBD(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_TXARBD_SHIFT))&LFAST_MCR_TXARBD_MASK)
#define LFAST_MCR_TXEN_MASK                      0x2000u
#define LFAST_MCR_TXEN_SHIFT                     13u
#define LFAST_MCR_TXEN_WIDTH                     1u
#define LFAST_MCR_TXEN(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_TXEN_SHIFT))&LFAST_MCR_TXEN_MASK)
#define LFAST_MCR_RXEN_MASK                      0x4000u
#define LFAST_MCR_RXEN_SHIFT                     14u
#define LFAST_MCR_RXEN_WIDTH                     1u
#define LFAST_MCR_RXEN(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_RXEN_SHIFT))&LFAST_MCR_RXEN_MASK)
#define LFAST_MCR_DRFEN_MASK                     0x8000u
#define LFAST_MCR_DRFEN_SHIFT                    15u
#define LFAST_MCR_DRFEN_WIDTH                    1u
#define LFAST_MCR_DRFEN(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_DRFEN_SHIFT))&LFAST_MCR_DRFEN_MASK)
#define LFAST_MCR_LSSEL_MASK                     0x10000u
#define LFAST_MCR_LSSEL_SHIFT                    16u
#define LFAST_MCR_LSSEL_WIDTH                    1u
#define LFAST_MCR_LSSEL(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_LSSEL_SHIFT))&LFAST_MCR_LSSEL_MASK)
#define LFAST_MCR_IPGDBG_MASK                    0x1000000u
#define LFAST_MCR_IPGDBG_SHIFT                   24u
#define LFAST_MCR_IPGDBG_WIDTH                   1u
#define LFAST_MCR_IPGDBG(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_IPGDBG_SHIFT))&LFAST_MCR_IPGDBG_MASK)
#define LFAST_MCR_MSEN_MASK                      0x80000000u
#define LFAST_MCR_MSEN_SHIFT                     31u
#define LFAST_MCR_MSEN_WIDTH                     1u
#define LFAST_MCR_MSEN(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_MCR_MSEN_SHIFT))&LFAST_MCR_MSEN_MASK)
/* SCR Bit Fields */
#define LFAST_SCR_TDR_MASK                       0x1u
#define LFAST_SCR_TDR_SHIFT                      0u
#define LFAST_SCR_TDR_WIDTH                      1u
#define LFAST_SCR_TDR(x)                         (((uint32_t)(((uint32_t)(x))<<LFAST_SCR_TDR_SHIFT))&LFAST_SCR_TDR_MASK)
#define LFAST_SCR_RDR_MASK                       0x100u
#define LFAST_SCR_RDR_SHIFT                      8u
#define LFAST_SCR_RDR_WIDTH                      1u
#define LFAST_SCR_RDR(x)                         (((uint32_t)(((uint32_t)(x))<<LFAST_SCR_RDR_SHIFT))&LFAST_SCR_RDR_MASK)
#define LFAST_SCR_DRMD_MASK                      0x10000u
#define LFAST_SCR_DRMD_SHIFT                     16u
#define LFAST_SCR_DRMD_WIDTH                     1u
#define LFAST_SCR_DRMD(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_SCR_DRMD_SHIFT))&LFAST_SCR_DRMD_MASK)
/* COCR Bit Fields */
#define LFAST_COCR_PHSSEL_MASK                   0x1u
#define LFAST_COCR_PHSSEL_SHIFT                  0u
#define LFAST_COCR_PHSSEL_WIDTH                  1u
#define LFAST_COCR_PHSSEL(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_COCR_PHSSEL_SHIFT))&LFAST_COCR_PHSSEL_MASK)
#define LFAST_COCR_CORRTH_MASK                   0xEu
#define LFAST_COCR_CORRTH_SHIFT                  1u
#define LFAST_COCR_CORRTH_WIDTH                  3u
#define LFAST_COCR_CORRTH(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_COCR_CORRTH_SHIFT))&LFAST_COCR_CORRTH_MASK)
#define LFAST_COCR_SMPSEL_MASK                   0xFF000000u
#define LFAST_COCR_SMPSEL_SHIFT                  24u
#define LFAST_COCR_SMPSEL_WIDTH                  8u
#define LFAST_COCR_SMPSEL(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_COCR_SMPSEL_SHIFT))&LFAST_COCR_SMPSEL_MASK)
/* TMCR Bit Fields */
#define LFAST_TMCR_LPFRMTH_MASK                  0xFFFFu
#define LFAST_TMCR_LPFRMTH_SHIFT                 0u
#define LFAST_TMCR_LPFRMTH_WIDTH                 16u
#define LFAST_TMCR_LPFRMTH(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_TMCR_LPFRMTH_SHIFT))&LFAST_TMCR_LPFRMTH_MASK)
#define LFAST_TMCR_LPMOD_MASK                    0x70000u
#define LFAST_TMCR_LPMOD_SHIFT                   16u
#define LFAST_TMCR_LPMOD_WIDTH                   3u
#define LFAST_TMCR_LPMOD(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_TMCR_LPMOD_SHIFT))&LFAST_TMCR_LPMOD_MASK)
#define LFAST_TMCR_LPON_MASK                     0x1000000u
#define LFAST_TMCR_LPON_SHIFT                    24u
#define LFAST_TMCR_LPON_WIDTH                    1u
#define LFAST_TMCR_LPON(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_TMCR_LPON_SHIFT))&LFAST_TMCR_LPON_MASK)
#define LFAST_TMCR_CLKTST_MASK                   0x2000000u
#define LFAST_TMCR_CLKTST_SHIFT                  25u
#define LFAST_TMCR_CLKTST_WIDTH                  1u
#define LFAST_TMCR_CLKTST(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_TMCR_CLKTST_SHIFT))&LFAST_TMCR_CLKTST_MASK)
/* ALCR Bit Fields */
#define LFAST_ALCR_LPFMCNT_MASK                  0xFFFFu
#define LFAST_ALCR_LPFMCNT_SHIFT                 0u
#define LFAST_ALCR_LPFMCNT_WIDTH                 16u
#define LFAST_ALCR_LPFMCNT(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_ALCR_LPFMCNT_SHIFT))&LFAST_ALCR_LPFMCNT_MASK)
#define LFAST_ALCR_LPCNTEN_MASK                  0x10000u
#define LFAST_ALCR_LPCNTEN_SHIFT                 16u
#define LFAST_ALCR_LPCNTEN_WIDTH                 1u
#define LFAST_ALCR_LPCNTEN(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_ALCR_LPCNTEN_SHIFT))&LFAST_ALCR_LPCNTEN_MASK)
/* RCDCR Bit Fields */
#define LFAST_RCDCR_DRCNT_MASK                   0xF0000u
#define LFAST_RCDCR_DRCNT_SHIFT                  16u
#define LFAST_RCDCR_DRCNT_WIDTH                  4u
#define LFAST_RCDCR_DRCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RCDCR_DRCNT_SHIFT))&LFAST_RCDCR_DRCNT_MASK)
/* SLCR Bit Fields */
#define LFAST_SLCR_LWKCNT_MASK                   0xFu
#define LFAST_SLCR_LWKCNT_SHIFT                  0u
#define LFAST_SLCR_LWKCNT_WIDTH                  4u
#define LFAST_SLCR_LWKCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_SLCR_LWKCNT_SHIFT))&LFAST_SLCR_LWKCNT_MASK)
#define LFAST_SLCR_HWKCNT_MASK                   0xFF00u
#define LFAST_SLCR_HWKCNT_SHIFT                  8u
#define LFAST_SLCR_HWKCNT_WIDTH                  8u
#define LFAST_SLCR_HWKCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_SLCR_HWKCNT_SHIFT))&LFAST_SLCR_HWKCNT_MASK)
#define LFAST_SLCR_LSCNT_MASK                    0xF0000u
#define LFAST_SLCR_LSCNT_SHIFT                   16u
#define LFAST_SLCR_LSCNT_WIDTH                   4u
#define LFAST_SLCR_LSCNT(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_SLCR_LSCNT_SHIFT))&LFAST_SLCR_LSCNT_MASK)
#define LFAST_SLCR_HSCNT_MASK                    0xFF000000u
#define LFAST_SLCR_HSCNT_SHIFT                   24u
#define LFAST_SLCR_HSCNT_WIDTH                   8u
#define LFAST_SLCR_HSCNT(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_SLCR_HSCNT_SHIFT))&LFAST_SLCR_HSCNT_MASK)
/* ICR Bit Fields */
#define LFAST_ICR_ICLCPLD_MASK                   0xFFu
#define LFAST_ICR_ICLCPLD_SHIFT                  0u
#define LFAST_ICR_ICLCPLD_WIDTH                  8u
#define LFAST_ICR_ICLCPLD(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_ICR_ICLCPLD_SHIFT))&LFAST_ICR_ICLCPLD_MASK)
#define LFAST_ICR_SNDICLC_MASK                   0x10000u
#define LFAST_ICR_SNDICLC_SHIFT                  16u
#define LFAST_ICR_SNDICLC_WIDTH                  1u
#define LFAST_ICR_SNDICLC(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_ICR_SNDICLC_SHIFT))&LFAST_ICR_SNDICLC_MASK)
#define LFAST_ICR_ICLCSEQ_MASK                   0x20000u
#define LFAST_ICR_ICLCSEQ_SHIFT                  17u
#define LFAST_ICR_ICLCSEQ_WIDTH                  1u
#define LFAST_ICR_ICLCSEQ(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_ICR_ICLCSEQ_SHIFT))&LFAST_ICR_ICLCSEQ_MASK)
/* PICR Bit Fields */
#define LFAST_PICR_PNGPYLD_MASK                  0xFFu
#define LFAST_PICR_PNGPYLD_SHIFT                 0u
#define LFAST_PICR_PNGPYLD_WIDTH                 8u
#define LFAST_PICR_PNGPYLD(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PICR_PNGPYLD_SHIFT))&LFAST_PICR_PNGPYLD_MASK)
#define LFAST_PICR_PNGAUTO_MASK                  0x8000u
#define LFAST_PICR_PNGAUTO_SHIFT                 15u
#define LFAST_PICR_PNGAUTO_WIDTH                 1u
#define LFAST_PICR_PNGAUTO(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PICR_PNGAUTO_SHIFT))&LFAST_PICR_PNGAUTO_MASK)
#define LFAST_PICR_PNGREQ_MASK                   0x10000u
#define LFAST_PICR_PNGREQ_SHIFT                  16u
#define LFAST_PICR_PNGREQ_WIDTH                  1u
#define LFAST_PICR_PNGREQ(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_PICR_PNGREQ_SHIFT))&LFAST_PICR_PNGREQ_MASK)
/* RFCR Bit Fields */
#define LFAST_RFCR_RCTSMN_MASK                   0x3Fu
#define LFAST_RFCR_RCTSMN_SHIFT                  0u
#define LFAST_RFCR_RCTSMN_WIDTH                  6u
#define LFAST_RFCR_RCTSMN(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RFCR_RCTSMN_SHIFT))&LFAST_RFCR_RCTSMN_MASK)
#define LFAST_RFCR_RCTSMX_MASK                   0x3F0000u
#define LFAST_RFCR_RCTSMX_SHIFT                  16u
#define LFAST_RFCR_RCTSMX_WIDTH                  6u
#define LFAST_RFCR_RCTSMX(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RFCR_RCTSMX_SHIFT))&LFAST_RFCR_RCTSMX_MASK)
/* TIER Bit Fields */
#define LFAST_TIER_TXDTIE_MASK                   0x1u
#define LFAST_TIER_TXDTIE_SHIFT                  0u
#define LFAST_TIER_TXDTIE_WIDTH                  1u
#define LFAST_TIER_TXDTIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXDTIE_SHIFT))&LFAST_TIER_TXDTIE_MASK)
#define LFAST_TIER_TXICLCIE_MASK                 0x2u
#define LFAST_TIER_TXICLCIE_SHIFT                1u
#define LFAST_TIER_TXICLCIE_WIDTH                1u
#define LFAST_TIER_TXICLCIE(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXICLCIE_SHIFT))&LFAST_TIER_TXICLCIE_MASK)
#define LFAST_TIER_TXUNSIE_MASK                  0x4u
#define LFAST_TIER_TXUNSIE_SHIFT                 2u
#define LFAST_TIER_TXUNSIE_WIDTH                 1u
#define LFAST_TIER_TXUNSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXUNSIE_SHIFT))&LFAST_TIER_TXUNSIE_MASK)
#define LFAST_TIER_TXPNGIE_MASK                  0x10u
#define LFAST_TIER_TXPNGIE_SHIFT                 4u
#define LFAST_TIER_TXPNGIE_WIDTH                 1u
#define LFAST_TIER_TXPNGIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXPNGIE_SHIFT))&LFAST_TIER_TXPNGIE_MASK)
#define LFAST_TIER_TXOVIE_MASK                   0x10000u
#define LFAST_TIER_TXOVIE_SHIFT                  16u
#define LFAST_TIER_TXOVIE_WIDTH                  1u
#define LFAST_TIER_TXOVIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXOVIE_SHIFT))&LFAST_TIER_TXOVIE_MASK)
#define LFAST_TIER_TXIIE_MASK                    0x20000u
#define LFAST_TIER_TXIIE_SHIFT                   17u
#define LFAST_TIER_TXIIE_WIDTH                   1u
#define LFAST_TIER_TXIIE(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_TIER_TXIIE_SHIFT))&LFAST_TIER_TXIIE_MASK)
/* RIER Bit Fields */
#define LFAST_RIER_RXUNSIE_MASK                  0x2u
#define LFAST_RIER_RXUNSIE_SHIFT                 1u
#define LFAST_RIER_RXUNSIE_WIDTH                 1u
#define LFAST_RIER_RXUNSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXUNSIE_SHIFT))&LFAST_RIER_RXUNSIE_MASK)
#define LFAST_RIER_RXDIE_MASK                    0x4u
#define LFAST_RIER_RXDIE_SHIFT                   2u
#define LFAST_RIER_RXDIE_WIDTH                   1u
#define LFAST_RIER_RXDIE(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXDIE_SHIFT))&LFAST_RIER_RXDIE_MASK)
#define LFAST_RIER_RXCTSIE_MASK                  0x8u
#define LFAST_RIER_RXCTSIE_SHIFT                 3u
#define LFAST_RIER_RXCTSIE_WIDTH                 1u
#define LFAST_RIER_RXCTSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXCTSIE_SHIFT))&LFAST_RIER_RXCTSIE_MASK)
#define LFAST_RIER_RXLCEIE_MASK                  0x10000u
#define LFAST_RIER_RXLCEIE_SHIFT                 16u
#define LFAST_RIER_RXLCEIE_WIDTH                 1u
#define LFAST_RIER_RXLCEIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXLCEIE_SHIFT))&LFAST_RIER_RXLCEIE_MASK)
#define LFAST_RIER_RXICIE_MASK                   0x20000u
#define LFAST_RIER_RXICIE_SHIFT                  17u
#define LFAST_RIER_RXICIE_WIDTH                  1u
#define LFAST_RIER_RXICIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXICIE_SHIFT))&LFAST_RIER_RXICIE_MASK)
#define LFAST_RIER_RXSZIE_MASK                   0x40000u
#define LFAST_RIER_RXSZIE_SHIFT                  18u
#define LFAST_RIER_RXSZIE_WIDTH                  1u
#define LFAST_RIER_RXSZIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXSZIE_SHIFT))&LFAST_RIER_RXSZIE_MASK)
#define LFAST_RIER_RXOFIE_MASK                   0x80000u
#define LFAST_RIER_RXOFIE_SHIFT                  19u
#define LFAST_RIER_RXOFIE_WIDTH                  1u
#define LFAST_RIER_RXOFIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXOFIE_SHIFT))&LFAST_RIER_RXOFIE_MASK)
#define LFAST_RIER_RXUFIE_MASK                   0x100000u
#define LFAST_RIER_RXUFIE_SHIFT                  20u
#define LFAST_RIER_RXUFIE_WIDTH                  1u
#define LFAST_RIER_RXUFIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXUFIE_SHIFT))&LFAST_RIER_RXUFIE_MASK)
#define LFAST_RIER_RXMXIE_MASK                   0x200000u
#define LFAST_RIER_RXMXIE_SHIFT                  21u
#define LFAST_RIER_RXMXIE_WIDTH                  1u
#define LFAST_RIER_RXMXIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXMXIE_SHIFT))&LFAST_RIER_RXMXIE_MASK)
#define LFAST_RIER_RXMNIE_MASK                   0x400000u
#define LFAST_RIER_RXMNIE_SHIFT                  22u
#define LFAST_RIER_RXMNIE_WIDTH                  1u
#define LFAST_RIER_RXMNIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXMNIE_SHIFT))&LFAST_RIER_RXMNIE_MASK)
#define LFAST_RIER_RXUOIE_MASK                   0x800000u
#define LFAST_RIER_RXUOIE_SHIFT                  23u
#define LFAST_RIER_RXUOIE_WIDTH                  1u
#define LFAST_RIER_RXUOIE(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIER_RXUOIE_SHIFT))&LFAST_RIER_RXUOIE_MASK)
/* RIIER Bit Fields */
#define LFAST_RIIER_ICPONIE_MASK                 0x1u
#define LFAST_RIIER_ICPONIE_SHIFT                0u
#define LFAST_RIIER_ICPONIE_WIDTH                1u
#define LFAST_RIIER_ICPONIE(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICPONIE_SHIFT))&LFAST_RIIER_ICPONIE_MASK)
#define LFAST_RIIER_ICPOFIE_MASK                 0x2u
#define LFAST_RIIER_ICPOFIE_SHIFT                1u
#define LFAST_RIIER_ICPOFIE_WIDTH                1u
#define LFAST_RIIER_ICPOFIE(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICPOFIE_SHIFT))&LFAST_RIIER_ICPOFIE_MASK)
#define LFAST_RIIER_ICTSIE_MASK                  0x4u
#define LFAST_RIIER_ICTSIE_SHIFT                 2u
#define LFAST_RIIER_ICTSIE_WIDTH                 1u
#define LFAST_RIIER_ICTSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICTSIE_SHIFT))&LFAST_RIIER_ICTSIE_MASK)
#define LFAST_RIIER_ICTFIE_MASK                  0x8u
#define LFAST_RIIER_ICTFIE_SHIFT                 3u
#define LFAST_RIIER_ICTFIE_WIDTH                 1u
#define LFAST_RIIER_ICTFIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICTFIE_SHIFT))&LFAST_RIIER_ICTFIE_MASK)
#define LFAST_RIIER_ICRSIE_MASK                  0x10u
#define LFAST_RIIER_ICRSIE_SHIFT                 4u
#define LFAST_RIIER_ICRSIE_WIDTH                 1u
#define LFAST_RIIER_ICRSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICRSIE_SHIFT))&LFAST_RIIER_ICRSIE_MASK)
#define LFAST_RIIER_ICRFIE_MASK                  0x20u
#define LFAST_RIIER_ICRFIE_SHIFT                 5u
#define LFAST_RIIER_ICRFIE_WIDTH                 1u
#define LFAST_RIIER_ICRFIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICRFIE_SHIFT))&LFAST_RIIER_ICRFIE_MASK)
#define LFAST_RIIER_ICTEIE_MASK                  0x40u
#define LFAST_RIIER_ICTEIE_SHIFT                 6u
#define LFAST_RIIER_ICTEIE_WIDTH                 1u
#define LFAST_RIIER_ICTEIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICTEIE_SHIFT))&LFAST_RIIER_ICTEIE_MASK)
#define LFAST_RIIER_ICTDIE_MASK                  0x80u
#define LFAST_RIIER_ICTDIE_SHIFT                 7u
#define LFAST_RIIER_ICTDIE_WIDTH                 1u
#define LFAST_RIIER_ICTDIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICTDIE_SHIFT))&LFAST_RIIER_ICTDIE_MASK)
#define LFAST_RIIER_ICCTIE_MASK                  0x100u
#define LFAST_RIIER_ICCTIE_SHIFT                 8u
#define LFAST_RIIER_ICCTIE_WIDTH                 1u
#define LFAST_RIIER_ICCTIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICCTIE_SHIFT))&LFAST_RIIER_ICCTIE_MASK)
#define LFAST_RIIER_ICLPIE_MASK                  0x200u
#define LFAST_RIIER_ICLPIE_SHIFT                 9u
#define LFAST_RIIER_ICLPIE_WIDTH                 1u
#define LFAST_RIIER_ICLPIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICLPIE_SHIFT))&LFAST_RIIER_ICLPIE_MASK)
#define LFAST_RIIER_ICTOIE_MASK                  0x400u
#define LFAST_RIIER_ICTOIE_SHIFT                 10u
#define LFAST_RIIER_ICTOIE_WIDTH                 1u
#define LFAST_RIIER_ICTOIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICTOIE_SHIFT))&LFAST_RIIER_ICTOIE_MASK)
#define LFAST_RIIER_ICPRIE_MASK                  0x800u
#define LFAST_RIIER_ICPRIE_SHIFT                 11u
#define LFAST_RIIER_ICPRIE_WIDTH                 1u
#define LFAST_RIIER_ICPRIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICPRIE_SHIFT))&LFAST_RIIER_ICPRIE_MASK)
#define LFAST_RIIER_ICPSIE_MASK                  0x1000u
#define LFAST_RIIER_ICPSIE_SHIFT                 12u
#define LFAST_RIIER_ICPSIE_WIDTH                 1u
#define LFAST_RIIER_ICPSIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICPSIE_SHIFT))&LFAST_RIIER_ICPSIE_MASK)
#define LFAST_RIIER_ICPFIE_MASK                  0x2000u
#define LFAST_RIIER_ICPFIE_SHIFT                 13u
#define LFAST_RIIER_ICPFIE_WIDTH                 1u
#define LFAST_RIIER_ICPFIE(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIIER_ICPFIE_SHIFT))&LFAST_RIIER_ICPFIE_MASK)
/* PLLCR Bit Fields */
#define LFAST_PLLCR_PREDIV_MASK                  0x3u
#define LFAST_PLLCR_PREDIV_SHIFT                 0u
#define LFAST_PLLCR_PREDIV_WIDTH                 2u
#define LFAST_PLLCR_PREDIV(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_PREDIV_SHIFT))&LFAST_PLLCR_PREDIV_MASK)
#define LFAST_PLLCR_FBDIV_MASK                   0xFCu
#define LFAST_PLLCR_FBDIV_SHIFT                  2u
#define LFAST_PLLCR_FBDIV_WIDTH                  6u
#define LFAST_PLLCR_FBDIV(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_FBDIV_SHIFT))&LFAST_PLLCR_FBDIV_MASK)
#define LFAST_PLLCR_FDIVEN_MASK                  0x100u
#define LFAST_PLLCR_FDIVEN_SHIFT                 8u
#define LFAST_PLLCR_FDIVEN_WIDTH                 1u
#define LFAST_PLLCR_FDIVEN(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_FDIVEN_SHIFT))&LFAST_PLLCR_FDIVEN_MASK)
#define LFAST_PLLCR_PLCKCW_MASK                  0x600u
#define LFAST_PLLCR_PLCKCW_SHIFT                 9u
#define LFAST_PLLCR_PLCKCW_WIDTH                 2u
#define LFAST_PLLCR_PLCKCW(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_PLCKCW_SHIFT))&LFAST_PLLCR_PLCKCW_MASK)
#define LFAST_PLLCR_REFINV_MASK                  0x8000u
#define LFAST_PLLCR_REFINV_SHIFT                 15u
#define LFAST_PLLCR_REFINV_WIDTH                 1u
#define LFAST_PLLCR_REFINV(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_REFINV_SHIFT))&LFAST_PLLCR_REFINV_MASK)
#define LFAST_PLLCR_SWPON_MASK                   0x10000u
#define LFAST_PLLCR_SWPON_SHIFT                  16u
#define LFAST_PLLCR_SWPON_WIDTH                  1u
#define LFAST_PLLCR_SWPON(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_SWPON_SHIFT))&LFAST_PLLCR_SWPON_MASK)
#define LFAST_PLLCR_SWPOFF_MASK                  0x20000u
#define LFAST_PLLCR_SWPOFF_SHIFT                 17u
#define LFAST_PLLCR_SWPOFF_WIDTH                 1u
#define LFAST_PLLCR_SWPOFF(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_SWPOFF_SHIFT))&LFAST_PLLCR_SWPOFF_MASK)
#define LFAST_PLLCR_IPTMOD_MASK                  0xE0000000u
#define LFAST_PLLCR_IPTMOD_SHIFT                 29u
#define LFAST_PLLCR_IPTMOD_WIDTH                 3u
#define LFAST_PLLCR_IPTMOD(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLCR_IPTMOD_SHIFT))&LFAST_PLLCR_IPTMOD_MASK)
/* LCR Bit Fields */
#define LFAST_LCR_LVCKP_MASK                     0x1u
#define LFAST_LCR_LVCKP_SHIFT                    0u
#define LFAST_LCR_LVCKP_WIDTH                    1u
#define LFAST_LCR_LVCKP(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVCKP_SHIFT))&LFAST_LCR_LVCKP_MASK)
#define LFAST_LCR_LVCKSS_MASK                    0x2u
#define LFAST_LCR_LVCKSS_SHIFT                   1u
#define LFAST_LCR_LVCKSS_WIDTH                   1u
#define LFAST_LCR_LVCKSS(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVCKSS_SHIFT))&LFAST_LCR_LVCKSS_MASK)
#define LFAST_LCR_LVTXOP_MASK                    0x4u
#define LFAST_LCR_LVTXOP_SHIFT                   2u
#define LFAST_LCR_LVTXOP_WIDTH                   1u
#define LFAST_LCR_LVTXOP(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVTXOP_SHIFT))&LFAST_LCR_LVTXOP_MASK)
#define LFAST_LCR_LVRXOP_BR_MASK                 0x8u
#define LFAST_LCR_LVRXOP_BR_SHIFT                3u
#define LFAST_LCR_LVRXOP_BR_WIDTH                1u
#define LFAST_LCR_LVRXOP_BR(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVRXOP_BR_SHIFT))&LFAST_LCR_LVRXOP_BR_MASK)
#define LFAST_LCR_LVRXOP_TR_MASK                 0x20u
#define LFAST_LCR_LVRXOP_TR_SHIFT                5u
#define LFAST_LCR_LVRXOP_TR_WIDTH                1u
#define LFAST_LCR_LVRXOP_TR(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVRXOP_TR_SHIFT))&LFAST_LCR_LVRXOP_TR_MASK)
#define LFAST_LCR_LVLPEN_MASK                    0x800u
#define LFAST_LCR_LVLPEN_SHIFT                   11u
#define LFAST_LCR_LVLPEN_WIDTH                   1u
#define LFAST_LCR_LVLPEN(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVLPEN_SHIFT))&LFAST_LCR_LVLPEN_MASK)
#define LFAST_LCR_LVRFEN_MASK                    0x1000u
#define LFAST_LCR_LVRFEN_SHIFT                   12u
#define LFAST_LCR_LVRFEN_WIDTH                   1u
#define LFAST_LCR_LVRFEN(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVRFEN_SHIFT))&LFAST_LCR_LVRFEN_MASK)
#define LFAST_LCR_TXCMUX_MASK                    0x2000u
#define LFAST_LCR_TXCMUX_SHIFT                   13u
#define LFAST_LCR_TXCMUX_WIDTH                   1u
#define LFAST_LCR_TXCMUX(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_TXCMUX_SHIFT))&LFAST_LCR_TXCMUX_MASK)
#define LFAST_LCR_LVTXOE_MASK                    0x4000u
#define LFAST_LCR_LVTXOE_SHIFT                   14u
#define LFAST_LCR_LVTXOE_WIDTH                   1u
#define LFAST_LCR_LVTXOE(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVTXOE_SHIFT))&LFAST_LCR_LVTXOE_MASK)
#define LFAST_LCR_LVRXOFF_MASK                   0x8000u
#define LFAST_LCR_LVRXOFF_SHIFT                  15u
#define LFAST_LCR_LVRXOFF_WIDTH                  1u
#define LFAST_LCR_LVRXOFF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_LVRXOFF_SHIFT))&LFAST_LCR_LVRXOFF_MASK)
#define LFAST_LCR_SWONLR_MASK                    0x10000u
#define LFAST_LCR_SWONLR_SHIFT                   16u
#define LFAST_LCR_SWONLR_WIDTH                   1u
#define LFAST_LCR_SWONLR(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWONLR_SHIFT))&LFAST_LCR_SWONLR_MASK)
#define LFAST_LCR_SWOFFLR_MASK                   0x20000u
#define LFAST_LCR_SWOFFLR_SHIFT                  17u
#define LFAST_LCR_SWOFFLR_WIDTH                  1u
#define LFAST_LCR_SWOFFLR(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWOFFLR_SHIFT))&LFAST_LCR_SWOFFLR_MASK)
#define LFAST_LCR_SWONLD_MASK                    0x40000u
#define LFAST_LCR_SWONLD_SHIFT                   18u
#define LFAST_LCR_SWONLD_WIDTH                   1u
#define LFAST_LCR_SWONLD(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWONLD_SHIFT))&LFAST_LCR_SWONLD_MASK)
#define LFAST_LCR_SWOFFLD_MASK                   0x80000u
#define LFAST_LCR_SWOFFLD_SHIFT                  19u
#define LFAST_LCR_SWOFFLD_WIDTH                  1u
#define LFAST_LCR_SWOFFLD(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWOFFLD_SHIFT))&LFAST_LCR_SWOFFLD_MASK)
#define LFAST_LCR_SWSLPLR_MASK                   0x100000u
#define LFAST_LCR_SWSLPLR_SHIFT                  20u
#define LFAST_LCR_SWSLPLR_WIDTH                  1u
#define LFAST_LCR_SWSLPLR(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWSLPLR_SHIFT))&LFAST_LCR_SWSLPLR_MASK)
#define LFAST_LCR_SWWKLR_MASK                    0x200000u
#define LFAST_LCR_SWWKLR_SHIFT                   21u
#define LFAST_LCR_SWWKLR_WIDTH                   1u
#define LFAST_LCR_SWWKLR(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWWKLR_SHIFT))&LFAST_LCR_SWWKLR_MASK)
#define LFAST_LCR_SWSLPLD_MASK                   0x400000u
#define LFAST_LCR_SWSLPLD_SHIFT                  22u
#define LFAST_LCR_SWSLPLD_WIDTH                  1u
#define LFAST_LCR_SWSLPLD(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWSLPLD_SHIFT))&LFAST_LCR_SWSLPLD_MASK)
#define LFAST_LCR_SWWKLD_MASK                    0x800000u
#define LFAST_LCR_SWWKLD_SHIFT                   23u
#define LFAST_LCR_SWWKLD_WIDTH                   1u
#define LFAST_LCR_SWWKLD(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_LCR_SWWKLD_SHIFT))&LFAST_LCR_SWWKLD_MASK)
/* UNSTCR Bit Fields */
#define LFAST_UNSTCR_UNSHDR_MASK                 0x7Fu
#define LFAST_UNSTCR_UNSHDR_SHIFT                0u
#define LFAST_UNSTCR_UNSHDR_WIDTH                7u
#define LFAST_UNSTCR_UNSHDR(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_UNSTCR_UNSHDR_SHIFT))&LFAST_UNSTCR_UNSHDR_MASK)
#define LFAST_UNSTCR_USNDRQ_MASK                 0x10000u
#define LFAST_UNSTCR_USNDRQ_SHIFT                16u
#define LFAST_UNSTCR_USNDRQ_WIDTH                1u
#define LFAST_UNSTCR_USNDRQ(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_UNSTCR_USNDRQ_SHIFT))&LFAST_UNSTCR_USNDRQ_MASK)
/* UNSTDR Bit Fields */
#define LFAST_UNSTDR_UNTXD_MASK                  0xFFFFFFFFu
#define LFAST_UNSTDR_UNTXD_SHIFT                 0u
#define LFAST_UNSTDR_UNTXD_WIDTH                 32u
#define LFAST_UNSTDR_UNTXD(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_UNSTDR_UNTXD_SHIFT))&LFAST_UNSTDR_UNTXD_MASK)
/* GSR Bit Fields */
#define LFAST_GSR_LPCSDV_MASK                    0x1u
#define LFAST_GSR_LPCSDV_SHIFT                   0u
#define LFAST_GSR_LPCSDV_WIDTH                   1u
#define LFAST_GSR_LPCSDV(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LPCSDV_SHIFT))&LFAST_GSR_LPCSDV_MASK)
#define LFAST_GSR_LPCHDV_MASK                    0x2u
#define LFAST_GSR_LPCHDV_SHIFT                   1u
#define LFAST_GSR_LPCHDV_WIDTH                   1u
#define LFAST_GSR_LPCHDV(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LPCHDV_SHIFT))&LFAST_GSR_LPCHDV_MASK)
#define LFAST_GSR_LPCPDV_MASK                    0x4u
#define LFAST_GSR_LPCPDV_SHIFT                   2u
#define LFAST_GSR_LPCPDV_WIDTH                   1u
#define LFAST_GSR_LPCPDV(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LPCPDV_SHIFT))&LFAST_GSR_LPCPDV_MASK)
#define LFAST_GSR_LPFPDV_MASK                    0x8u
#define LFAST_GSR_LPFPDV_SHIFT                   3u
#define LFAST_GSR_LPFPDV_WIDTH                   1u
#define LFAST_GSR_LPFPDV(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LPFPDV_SHIFT))&LFAST_GSR_LPFPDV_MASK)
#define LFAST_GSR_LPTXDN_MASK                    0x10u
#define LFAST_GSR_LPTXDN_SHIFT                   4u
#define LFAST_GSR_LPTXDN_WIDTH                   1u
#define LFAST_GSR_LPTXDN(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LPTXDN_SHIFT))&LFAST_GSR_LPTXDN_MASK)
#define LFAST_GSR_DRSM_MASK                      0x10000u
#define LFAST_GSR_DRSM_SHIFT                     16u
#define LFAST_GSR_DRSM_WIDTH                     1u
#define LFAST_GSR_DRSM(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_DRSM_SHIFT))&LFAST_GSR_DRSM_MASK)
#define LFAST_GSR_LDSM_MASK                      0x20000u
#define LFAST_GSR_LDSM_SHIFT                     17u
#define LFAST_GSR_LDSM_WIDTH                     1u
#define LFAST_GSR_LDSM(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LDSM_SHIFT))&LFAST_GSR_LDSM_MASK)
#define LFAST_GSR_LRMD_MASK                      0x40000u
#define LFAST_GSR_LRMD_SHIFT                     18u
#define LFAST_GSR_LRMD_WIDTH                     1u
#define LFAST_GSR_LRMD(x)                        (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_LRMD_SHIFT))&LFAST_GSR_LRMD_MASK)
#define LFAST_GSR_DUALMD_MASK                    0x80000000u
#define LFAST_GSR_DUALMD_SHIFT                   31u
#define LFAST_GSR_DUALMD_WIDTH                   1u
#define LFAST_GSR_DUALMD(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_GSR_DUALMD_SHIFT))&LFAST_GSR_DUALMD_MASK)
/* PISR Bit Fields */
#define LFAST_PISR_RXPNGD_MASK                   0xFFu
#define LFAST_PISR_RXPNGD_SHIFT                  0u
#define LFAST_PISR_RXPNGD_WIDTH                  8u
#define LFAST_PISR_RXPNGD(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_PISR_RXPNGD_SHIFT))&LFAST_PISR_RXPNGD_MASK)
/* DFSR Bit Fields */
#define LFAST_DFSR_TXFCNT_MASK                   0x7u
#define LFAST_DFSR_TXFCNT_SHIFT                  0u
#define LFAST_DFSR_TXFCNT_WIDTH                  3u
#define LFAST_DFSR_TXFCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_DFSR_TXFCNT_SHIFT))&LFAST_DFSR_TXFCNT_MASK)
#define LFAST_DFSR_TXDCNT_MASK                   0x3F00u
#define LFAST_DFSR_TXDCNT_SHIFT                  8u
#define LFAST_DFSR_TXDCNT_WIDTH                  6u
#define LFAST_DFSR_TXDCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_DFSR_TXDCNT_SHIFT))&LFAST_DFSR_TXDCNT_MASK)
#define LFAST_DFSR_RXFCNT_MASK                   0x70000u
#define LFAST_DFSR_RXFCNT_SHIFT                  16u
#define LFAST_DFSR_RXFCNT_WIDTH                  3u
#define LFAST_DFSR_RXFCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_DFSR_RXFCNT_SHIFT))&LFAST_DFSR_RXFCNT_MASK)
#define LFAST_DFSR_RXDCNT_MASK                   0x3F000000u
#define LFAST_DFSR_RXDCNT_SHIFT                  24u
#define LFAST_DFSR_RXDCNT_WIDTH                  6u
#define LFAST_DFSR_RXDCNT(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_DFSR_RXDCNT_SHIFT))&LFAST_DFSR_RXDCNT_MASK)
/* TISR Bit Fields */
#define LFAST_TISR_TXDTF_MASK                    0x1u
#define LFAST_TISR_TXDTF_SHIFT                   0u
#define LFAST_TISR_TXDTF_WIDTH                   1u
#define LFAST_TISR_TXDTF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXDTF_SHIFT))&LFAST_TISR_TXDTF_MASK)
#define LFAST_TISR_TXICLCF_MASK                  0x2u
#define LFAST_TISR_TXICLCF_SHIFT                 1u
#define LFAST_TISR_TXICLCF_WIDTH                 1u
#define LFAST_TISR_TXICLCF(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXICLCF_SHIFT))&LFAST_TISR_TXICLCF_MASK)
#define LFAST_TISR_TXUNSF_MASK                   0x4u
#define LFAST_TISR_TXUNSF_SHIFT                  2u
#define LFAST_TISR_TXUNSF_WIDTH                  1u
#define LFAST_TISR_TXUNSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXUNSF_SHIFT))&LFAST_TISR_TXUNSF_MASK)
#define LFAST_TISR_TXPNGF_MASK                   0x10u
#define LFAST_TISR_TXPNGF_SHIFT                  4u
#define LFAST_TISR_TXPNGF_WIDTH                  1u
#define LFAST_TISR_TXPNGF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXPNGF_SHIFT))&LFAST_TISR_TXPNGF_MASK)
#define LFAST_TISR_TXOVF_MASK                    0x10000u
#define LFAST_TISR_TXOVF_SHIFT                   16u
#define LFAST_TISR_TXOVF_WIDTH                   1u
#define LFAST_TISR_TXOVF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXOVF_SHIFT))&LFAST_TISR_TXOVF_MASK)
#define LFAST_TISR_TXIEF_MASK                    0x20000u
#define LFAST_TISR_TXIEF_SHIFT                   17u
#define LFAST_TISR_TXIEF_WIDTH                   1u
#define LFAST_TISR_TXIEF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_TISR_TXIEF_SHIFT))&LFAST_TISR_TXIEF_MASK)
/* RISR Bit Fields */
#define LFAST_RISR_RXUNSF_MASK                   0x2u
#define LFAST_RISR_RXUNSF_SHIFT                  1u
#define LFAST_RISR_RXUNSF_WIDTH                  1u
#define LFAST_RISR_RXUNSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXUNSF_SHIFT))&LFAST_RISR_RXUNSF_MASK)
#define LFAST_RISR_RXDF_MASK                     0x4u
#define LFAST_RISR_RXDF_SHIFT                    2u
#define LFAST_RISR_RXDF_WIDTH                    1u
#define LFAST_RISR_RXDF(x)                       (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXDF_SHIFT))&LFAST_RISR_RXDF_MASK)
#define LFAST_RISR_RXCTSF_MASK                   0x8u
#define LFAST_RISR_RXCTSF_SHIFT                  3u
#define LFAST_RISR_RXCTSF_WIDTH                  1u
#define LFAST_RISR_RXCTSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXCTSF_SHIFT))&LFAST_RISR_RXCTSF_MASK)
#define LFAST_RISR_RXLCEF_MASK                   0x10000u
#define LFAST_RISR_RXLCEF_SHIFT                  16u
#define LFAST_RISR_RXLCEF_WIDTH                  1u
#define LFAST_RISR_RXLCEF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXLCEF_SHIFT))&LFAST_RISR_RXLCEF_MASK)
#define LFAST_RISR_RXICF_MASK                    0x20000u
#define LFAST_RISR_RXICF_SHIFT                   17u
#define LFAST_RISR_RXICF_WIDTH                   1u
#define LFAST_RISR_RXICF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXICF_SHIFT))&LFAST_RISR_RXICF_MASK)
#define LFAST_RISR_RXSZF_MASK                    0x40000u
#define LFAST_RISR_RXSZF_SHIFT                   18u
#define LFAST_RISR_RXSZF_WIDTH                   1u
#define LFAST_RISR_RXSZF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXSZF_SHIFT))&LFAST_RISR_RXSZF_MASK)
#define LFAST_RISR_RXOFF_MASK                    0x80000u
#define LFAST_RISR_RXOFF_SHIFT                   19u
#define LFAST_RISR_RXOFF_WIDTH                   1u
#define LFAST_RISR_RXOFF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXOFF_SHIFT))&LFAST_RISR_RXOFF_MASK)
#define LFAST_RISR_RXUFF_MASK                    0x100000u
#define LFAST_RISR_RXUFF_SHIFT                   20u
#define LFAST_RISR_RXUFF_WIDTH                   1u
#define LFAST_RISR_RXUFF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXUFF_SHIFT))&LFAST_RISR_RXUFF_MASK)
#define LFAST_RISR_RXMXF_MASK                    0x200000u
#define LFAST_RISR_RXMXF_SHIFT                   21u
#define LFAST_RISR_RXMXF_WIDTH                   1u
#define LFAST_RISR_RXMXF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXMXF_SHIFT))&LFAST_RISR_RXMXF_MASK)
#define LFAST_RISR_RXMNF_MASK                    0x400000u
#define LFAST_RISR_RXMNF_SHIFT                   22u
#define LFAST_RISR_RXMNF_WIDTH                   1u
#define LFAST_RISR_RXMNF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXMNF_SHIFT))&LFAST_RISR_RXMNF_MASK)
#define LFAST_RISR_RXUOF_MASK                    0x800000u
#define LFAST_RISR_RXUOF_SHIFT                   23u
#define LFAST_RISR_RXUOF_WIDTH                   1u
#define LFAST_RISR_RXUOF(x)                      (((uint32_t)(((uint32_t)(x))<<LFAST_RISR_RXUOF_SHIFT))&LFAST_RISR_RXUOF_MASK)
/* RIISR Bit Fields */
#define LFAST_RIISR_ICPONF_MASK                  0x1u
#define LFAST_RIISR_ICPONF_SHIFT                 0u
#define LFAST_RIISR_ICPONF_WIDTH                 1u
#define LFAST_RIISR_ICPONF(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICPONF_SHIFT))&LFAST_RIISR_ICPONF_MASK)
#define LFAST_RIISR_ICPOFF_MASK                  0x2u
#define LFAST_RIISR_ICPOFF_SHIFT                 1u
#define LFAST_RIISR_ICPOFF_WIDTH                 1u
#define LFAST_RIISR_ICPOFF(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICPOFF_SHIFT))&LFAST_RIISR_ICPOFF_MASK)
#define LFAST_RIISR_ICTSF_MASK                   0x4u
#define LFAST_RIISR_ICTSF_SHIFT                  2u
#define LFAST_RIISR_ICTSF_WIDTH                  1u
#define LFAST_RIISR_ICTSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICTSF_SHIFT))&LFAST_RIISR_ICTSF_MASK)
#define LFAST_RIISR_ICTFF_MASK                   0x8u
#define LFAST_RIISR_ICTFF_SHIFT                  3u
#define LFAST_RIISR_ICTFF_WIDTH                  1u
#define LFAST_RIISR_ICTFF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICTFF_SHIFT))&LFAST_RIISR_ICTFF_MASK)
#define LFAST_RIISR_ICRSF_MASK                   0x10u
#define LFAST_RIISR_ICRSF_SHIFT                  4u
#define LFAST_RIISR_ICRSF_WIDTH                  1u
#define LFAST_RIISR_ICRSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICRSF_SHIFT))&LFAST_RIISR_ICRSF_MASK)
#define LFAST_RIISR_ICRFF_MASK                   0x20u
#define LFAST_RIISR_ICRFF_SHIFT                  5u
#define LFAST_RIISR_ICRFF_WIDTH                  1u
#define LFAST_RIISR_ICRFF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICRFF_SHIFT))&LFAST_RIISR_ICRFF_MASK)
#define LFAST_RIISR_ICTEF_MASK                   0x40u
#define LFAST_RIISR_ICTEF_SHIFT                  6u
#define LFAST_RIISR_ICTEF_WIDTH                  1u
#define LFAST_RIISR_ICTEF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICTEF_SHIFT))&LFAST_RIISR_ICTEF_MASK)
#define LFAST_RIISR_ICTDF_MASK                   0x80u
#define LFAST_RIISR_ICTDF_SHIFT                  7u
#define LFAST_RIISR_ICTDF_WIDTH                  1u
#define LFAST_RIISR_ICTDF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICTDF_SHIFT))&LFAST_RIISR_ICTDF_MASK)
#define LFAST_RIISR_ICCTF_MASK                   0x100u
#define LFAST_RIISR_ICCTF_SHIFT                  8u
#define LFAST_RIISR_ICCTF_WIDTH                  1u
#define LFAST_RIISR_ICCTF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICCTF_SHIFT))&LFAST_RIISR_ICCTF_MASK)
#define LFAST_RIISR_ICLPF_MASK                   0x200u
#define LFAST_RIISR_ICLPF_SHIFT                  9u
#define LFAST_RIISR_ICLPF_WIDTH                  1u
#define LFAST_RIISR_ICLPF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICLPF_SHIFT))&LFAST_RIISR_ICLPF_MASK)
#define LFAST_RIISR_ICTOF_MASK                   0x400u
#define LFAST_RIISR_ICTOF_SHIFT                  10u
#define LFAST_RIISR_ICTOF_WIDTH                  1u
#define LFAST_RIISR_ICTOF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICTOF_SHIFT))&LFAST_RIISR_ICTOF_MASK)
#define LFAST_RIISR_ICPRF_MASK                   0x800u
#define LFAST_RIISR_ICPRF_SHIFT                  11u
#define LFAST_RIISR_ICPRF_WIDTH                  1u
#define LFAST_RIISR_ICPRF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICPRF_SHIFT))&LFAST_RIISR_ICPRF_MASK)
#define LFAST_RIISR_ICPSF_MASK                   0x1000u
#define LFAST_RIISR_ICPSF_SHIFT                  12u
#define LFAST_RIISR_ICPSF_WIDTH                  1u
#define LFAST_RIISR_ICPSF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICPSF_SHIFT))&LFAST_RIISR_ICPSF_MASK)
#define LFAST_RIISR_ICPFF_MASK                   0x2000u
#define LFAST_RIISR_ICPFF_SHIFT                  13u
#define LFAST_RIISR_ICPFF_WIDTH                  1u
#define LFAST_RIISR_ICPFF(x)                     (((uint32_t)(((uint32_t)(x))<<LFAST_RIISR_ICPFF_SHIFT))&LFAST_RIISR_ICPFF_MASK)
/* PLLLSR Bit Fields */
#define LFAST_PLLLSR_LRPDS_MASK                  0x1u
#define LFAST_PLLLSR_LRPDS_SHIFT                 0u
#define LFAST_PLLLSR_LRPDS_WIDTH                 1u
#define LFAST_PLLLSR_LRPDS(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_LRPDS_SHIFT))&LFAST_PLLLSR_LRPDS_MASK)
#define LFAST_PLLLSR_LDPDS_MASK                  0x2u
#define LFAST_PLLLSR_LDPDS_SHIFT                 1u
#define LFAST_PLLLSR_LDPDS_WIDTH                 1u
#define LFAST_PLLLSR_LDPDS(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_LDPDS_SHIFT))&LFAST_PLLLSR_LDPDS_MASK)
#define LFAST_PLLLSR_LDSLPS_MASK                 0x4u
#define LFAST_PLLLSR_LDSLPS_SHIFT                2u
#define LFAST_PLLLSR_LDSLPS_WIDTH                1u
#define LFAST_PLLLSR_LDSLPS(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_LDSLPS_SHIFT))&LFAST_PLLLSR_LDSLPS_MASK)
#define LFAST_PLLLSR_LRSLPS_MASK                 0x8u
#define LFAST_PLLLSR_LRSLPS_SHIFT                3u
#define LFAST_PLLLSR_LRSLPS_WIDTH                1u
#define LFAST_PLLLSR_LRSLPS(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_LRSLPS_SHIFT))&LFAST_PLLLSR_LRSLPS_MASK)
#define LFAST_PLLLSR_PLDCR_MASK                  0x10000u
#define LFAST_PLLLSR_PLDCR_SHIFT                 16u
#define LFAST_PLLLSR_PLDCR_WIDTH                 1u
#define LFAST_PLLLSR_PLDCR(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_PLDCR_SHIFT))&LFAST_PLLLSR_PLDCR_MASK)
#define LFAST_PLLLSR_PLLDIS_MASK                 0x20000u
#define LFAST_PLLLSR_PLLDIS_SHIFT                17u
#define LFAST_PLLLSR_PLLDIS_WIDTH                1u
#define LFAST_PLLLSR_PLLDIS(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_PLLLSR_PLLDIS_SHIFT))&LFAST_PLLLSR_PLLDIS_MASK)
/* UNSRSR Bit Fields */
#define LFAST_UNSRSR_URPCNT_MASK                 0x7u
#define LFAST_UNSRSR_URPCNT_SHIFT                0u
#define LFAST_UNSRSR_URPCNT_WIDTH                3u
#define LFAST_UNSRSR_URPCNT(x)                   (((uint32_t)(((uint32_t)(x))<<LFAST_UNSRSR_URPCNT_SHIFT))&LFAST_UNSRSR_URPCNT_MASK)
#define LFAST_UNSRSR_URXDV_MASK                  0x100u
#define LFAST_UNSRSR_URXDV_SHIFT                 8u
#define LFAST_UNSRSR_URXDV_WIDTH                 1u
#define LFAST_UNSRSR_URXDV(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_UNSRSR_URXDV_SHIFT))&LFAST_UNSRSR_URXDV_MASK)
/* UNSRDR Bit Fields */
#define LFAST_UNSRDR_UNRXD_MASK                  0xFFFFFFFFu
#define LFAST_UNSRDR_UNRXD_SHIFT                 0u
#define LFAST_UNSRDR_UNRXD_WIDTH                 32u
#define LFAST_UNSRDR_UNRXD(x)                    (((uint32_t)(((uint32_t)(x))<<LFAST_UNSRDR_UNRXD_SHIFT))&LFAST_UNSRDR_UNRXD_MASK)

/*!
 * @}
 */ /* end of group LFAST_Register_Masks */


/*!
 * @}
 */ /* end of group LFAST_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- MPU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MPU_Peripheral_Access_Layer MPU Peripheral Access Layer
 * @{
 */


/** MPU - Size of Registers Arrays */
#define MPU_EAR_EDR_COUNT                        3u
#define MPU_RGD_COUNT                            16u
#define MPU_RGDAAC_COUNT                         16u

/** MPU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CESR;                              /**< Control/Error Status Register, offset: 0x0 */
       uint8_t RESERVED_0[12];
  struct {                                         /* offset: 0x10, array step: 0x8 */
    __I  uint32_t EAR;                               /**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */
    __I  uint32_t EDR;                               /**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */
  } EAR_EDR[MPU_EAR_EDR_COUNT];
       uint8_t RESERVED_1[984];
  struct {                                         /* offset: 0x400, array step: 0x10 */
    __IO uint32_t WORD0;                             /**< Region Descriptor n, Word 0, array offset: 0x400, array step: 0x10 */
    __IO uint32_t WORD1;                             /**< Region Descriptor n, Word 1, array offset: 0x404, array step: 0x10 */
    __IO uint32_t WORD2;                             /**< Region Descriptor n, Word 2, array offset: 0x408, array step: 0x10 */
    __IO uint32_t WORD3;                             /**< Region Descriptor n, Word 3, array offset: 0x40C, array step: 0x10 */
  } RGD[MPU_RGD_COUNT];
       uint8_t RESERVED_2[768];
  __IO uint32_t RGDAAC[MPU_RGDAAC_COUNT];          /**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */
} MPU_Type, *MPU_MemMapPtr;

 /** Number of instances of the MPU module. */
#define MPU_INSTANCE_COUNT                       (2u)


/* MPU - Peripheral instance base addresses */
/** Peripheral MPU_0 base address */
#define MPU_0_BASE                               (0xFFF0C000u)
/** Peripheral MPU_0 base pointer */
#define MPU_0                                    ((MPU_Type *)MPU_0_BASE)
/** Peripheral MPU_1 base address */
#define MPU_1_BASE                               (0xFFF10000u)
/** Peripheral MPU_1 base pointer */
#define MPU_1                                    ((MPU_Type *)MPU_1_BASE)
/** Array initializer of MPU peripheral base addresses */
#define MPU_BASE_ADDRS                           { MPU_0_BASE, MPU_1_BASE }
/** Array initializer of MPU peripheral base pointers */
#define MPU_BASE_PTRS                            { MPU_0, MPU_1 }

/* ----------------------------------------------------------------------------
   -- MPU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MPU_Register_Masks MPU Register Masks
 * @{
 */

/* CESR Bit Fields */
#define MPU_CESR_VLD_MASK                        0x1u
#define MPU_CESR_VLD_SHIFT                       0u
#define MPU_CESR_VLD_WIDTH                       1u
#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_VLD_SHIFT))&MPU_CESR_VLD_MASK)
#define MPU_CESR_NRGD_MASK                       0xF00u
#define MPU_CESR_NRGD_SHIFT                      8u
#define MPU_CESR_NRGD_WIDTH                      4u
#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NRGD_SHIFT))&MPU_CESR_NRGD_MASK)
#define MPU_CESR_NSP_MASK                        0xF000u
#define MPU_CESR_NSP_SHIFT                       12u
#define MPU_CESR_NSP_WIDTH                       4u
#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_NSP_SHIFT))&MPU_CESR_NSP_MASK)
#define MPU_CESR_HRL_MASK                        0xF0000u
#define MPU_CESR_HRL_SHIFT                       16u
#define MPU_CESR_HRL_WIDTH                       4u
#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_CESR_HRL_SHIFT))&MPU_CESR_HRL_MASK)
#define MPU_CESR_SPERR_MASK                      0xE0000000u
#define MPU_CESR_SPERR_SHIFT                     29u
#define MPU_CESR_SPERR_WIDTH                     3u
#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))<<MPU_CESR_SPERR_SHIFT))&MPU_CESR_SPERR_MASK)
/* EAR Bit Fields */
#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu
#define MPU_EAR_EADDR_SHIFT                      0u
#define MPU_EAR_EADDR_WIDTH                      32u
#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_EAR_EADDR_SHIFT))&MPU_EAR_EADDR_MASK)
/* EDR Bit Fields */
#define MPU_EDR_ERW_MASK                         0x1u
#define MPU_EDR_ERW_SHIFT                        0u
#define MPU_EDR_ERW_WIDTH                        1u
#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))<<MPU_EDR_ERW_SHIFT))&MPU_EDR_ERW_MASK)
#define MPU_EDR_EATTR_MASK                       0xEu
#define MPU_EDR_EATTR_SHIFT                      1u
#define MPU_EDR_EATTR_WIDTH                      3u
#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EATTR_SHIFT))&MPU_EDR_EATTR_MASK)
#define MPU_EDR_EMN_MASK                         0xF0u
#define MPU_EDR_EMN_SHIFT                        4u
#define MPU_EDR_EMN_WIDTH                        4u
#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EMN_SHIFT))&MPU_EDR_EMN_MASK)
#define MPU_EDR_EPID_MASK                        0xFF00u
#define MPU_EDR_EPID_SHIFT                       8u
#define MPU_EDR_EPID_WIDTH                       8u
#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EPID_SHIFT))&MPU_EDR_EPID_MASK)
#define MPU_EDR_EACD_MASK                        0xFFFF0000u
#define MPU_EDR_EACD_SHIFT                       16u
#define MPU_EDR_EACD_WIDTH                       16u
#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))<<MPU_EDR_EACD_SHIFT))&MPU_EDR_EACD_MASK)
/* RGD_WORD0 Bit Fields */
#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u
#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u
#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u
#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD0_SRTADDR_SHIFT))&MPU_RGD_WORD0_SRTADDR_MASK)
/* RGD_WORD1 Bit Fields */
#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u
#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u
#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u
#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD1_ENDADDR_SHIFT))&MPU_RGD_WORD1_ENDADDR_MASK)
/* RGD_WORD2 Bit Fields */
#define MPU_RGD_WORD2_M0UM_MASK                  0x7u
#define MPU_RGD_WORD2_M0UM_SHIFT                 0u
#define MPU_RGD_WORD2_M0UM_WIDTH                 3u
#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0UM_SHIFT))&MPU_RGD_WORD2_M0UM_MASK)
#define MPU_RGD_WORD2_M0SM_MASK                  0x18u
#define MPU_RGD_WORD2_M0SM_SHIFT                 3u
#define MPU_RGD_WORD2_M0SM_WIDTH                 2u
#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0SM_SHIFT))&MPU_RGD_WORD2_M0SM_MASK)
#define MPU_RGD_WORD2_M0PE_MASK                  0x20u
#define MPU_RGD_WORD2_M0PE_SHIFT                 5u
#define MPU_RGD_WORD2_M0PE_WIDTH                 1u
#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M0PE_SHIFT))&MPU_RGD_WORD2_M0PE_MASK)
#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u
#define MPU_RGD_WORD2_M1UM_SHIFT                 6u
#define MPU_RGD_WORD2_M1UM_WIDTH                 3u
#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1UM_SHIFT))&MPU_RGD_WORD2_M1UM_MASK)
#define MPU_RGD_WORD2_M1SM_MASK                  0x600u
#define MPU_RGD_WORD2_M1SM_SHIFT                 9u
#define MPU_RGD_WORD2_M1SM_WIDTH                 2u
#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1SM_SHIFT))&MPU_RGD_WORD2_M1SM_MASK)
#define MPU_RGD_WORD2_M1PE_MASK                  0x800u
#define MPU_RGD_WORD2_M1PE_SHIFT                 11u
#define MPU_RGD_WORD2_M1PE_WIDTH                 1u
#define MPU_RGD_WORD2_M1PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M1PE_SHIFT))&MPU_RGD_WORD2_M1PE_MASK)
#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u
#define MPU_RGD_WORD2_M2UM_SHIFT                 12u
#define MPU_RGD_WORD2_M2UM_WIDTH                 3u
#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M2UM_SHIFT))&MPU_RGD_WORD2_M2UM_MASK)
#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u
#define MPU_RGD_WORD2_M2SM_SHIFT                 15u
#define MPU_RGD_WORD2_M2SM_WIDTH                 2u
#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M2SM_SHIFT))&MPU_RGD_WORD2_M2SM_MASK)
#define MPU_RGD_WORD2_M2PE_MASK                  0x20000u
#define MPU_RGD_WORD2_M2PE_SHIFT                 17u
#define MPU_RGD_WORD2_M2PE_WIDTH                 1u
#define MPU_RGD_WORD2_M2PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M2PE_SHIFT))&MPU_RGD_WORD2_M2PE_MASK)
#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u
#define MPU_RGD_WORD2_M3UM_SHIFT                 18u
#define MPU_RGD_WORD2_M3UM_WIDTH                 3u
#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M3UM_SHIFT))&MPU_RGD_WORD2_M3UM_MASK)
#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u
#define MPU_RGD_WORD2_M3SM_SHIFT                 21u
#define MPU_RGD_WORD2_M3SM_WIDTH                 2u
#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M3SM_SHIFT))&MPU_RGD_WORD2_M3SM_MASK)
#define MPU_RGD_WORD2_M3PE_MASK                  0x800000u
#define MPU_RGD_WORD2_M3PE_SHIFT                 23u
#define MPU_RGD_WORD2_M3PE_WIDTH                 1u
#define MPU_RGD_WORD2_M3PE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M3PE_SHIFT))&MPU_RGD_WORD2_M3PE_MASK)
#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u
#define MPU_RGD_WORD2_M4WE_SHIFT                 24u
#define MPU_RGD_WORD2_M4WE_WIDTH                 1u
#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M4WE_SHIFT))&MPU_RGD_WORD2_M4WE_MASK)
#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u
#define MPU_RGD_WORD2_M4RE_SHIFT                 25u
#define MPU_RGD_WORD2_M4RE_WIDTH                 1u
#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M4RE_SHIFT))&MPU_RGD_WORD2_M4RE_MASK)
#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u
#define MPU_RGD_WORD2_M5WE_SHIFT                 26u
#define MPU_RGD_WORD2_M5WE_WIDTH                 1u
#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M5WE_SHIFT))&MPU_RGD_WORD2_M5WE_MASK)
#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u
#define MPU_RGD_WORD2_M5RE_SHIFT                 27u
#define MPU_RGD_WORD2_M5RE_WIDTH                 1u
#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M5RE_SHIFT))&MPU_RGD_WORD2_M5RE_MASK)
#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u
#define MPU_RGD_WORD2_M6WE_SHIFT                 28u
#define MPU_RGD_WORD2_M6WE_WIDTH                 1u
#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M6WE_SHIFT))&MPU_RGD_WORD2_M6WE_MASK)
#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u
#define MPU_RGD_WORD2_M6RE_SHIFT                 29u
#define MPU_RGD_WORD2_M6RE_WIDTH                 1u
#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M6RE_SHIFT))&MPU_RGD_WORD2_M6RE_MASK)
#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u
#define MPU_RGD_WORD2_M7WE_SHIFT                 30u
#define MPU_RGD_WORD2_M7WE_WIDTH                 1u
#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M7WE_SHIFT))&MPU_RGD_WORD2_M7WE_MASK)
#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u
#define MPU_RGD_WORD2_M7RE_SHIFT                 31u
#define MPU_RGD_WORD2_M7RE_WIDTH                 1u
#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD2_M7RE_SHIFT))&MPU_RGD_WORD2_M7RE_MASK)
/* RGD_WORD3 Bit Fields */
#define MPU_RGD_WORD3_VLD_MASK                   0x1u
#define MPU_RGD_WORD3_VLD_SHIFT                  0u
#define MPU_RGD_WORD3_VLD_WIDTH                  1u
#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_VLD_SHIFT))&MPU_RGD_WORD3_VLD_MASK)
#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u
#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u
#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u
#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_PIDMASK_SHIFT))&MPU_RGD_WORD3_PIDMASK_MASK)
#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u
#define MPU_RGD_WORD3_PID_SHIFT                  24u
#define MPU_RGD_WORD3_PID_WIDTH                  8u
#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))<<MPU_RGD_WORD3_PID_SHIFT))&MPU_RGD_WORD3_PID_MASK)
/* RGDAAC Bit Fields */
#define MPU_RGDAAC_M0UM_MASK                     0x7u
#define MPU_RGDAAC_M0UM_SHIFT                    0u
#define MPU_RGDAAC_M0UM_WIDTH                    3u
#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0UM_SHIFT))&MPU_RGDAAC_M0UM_MASK)
#define MPU_RGDAAC_M0SM_MASK                     0x18u
#define MPU_RGDAAC_M0SM_SHIFT                    3u
#define MPU_RGDAAC_M0SM_WIDTH                    2u
#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0SM_SHIFT))&MPU_RGDAAC_M0SM_MASK)
#define MPU_RGDAAC_M0PE_MASK                     0x20u
#define MPU_RGDAAC_M0PE_SHIFT                    5u
#define MPU_RGDAAC_M0PE_WIDTH                    1u
#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M0PE_SHIFT))&MPU_RGDAAC_M0PE_MASK)
#define MPU_RGDAAC_M1UM_MASK                     0x1C0u
#define MPU_RGDAAC_M1UM_SHIFT                    6u
#define MPU_RGDAAC_M1UM_WIDTH                    3u
#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1UM_SHIFT))&MPU_RGDAAC_M1UM_MASK)
#define MPU_RGDAAC_M1SM_MASK                     0x600u
#define MPU_RGDAAC_M1SM_SHIFT                    9u
#define MPU_RGDAAC_M1SM_WIDTH                    2u
#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1SM_SHIFT))&MPU_RGDAAC_M1SM_MASK)
#define MPU_RGDAAC_M1PE_MASK                     0x800u
#define MPU_RGDAAC_M1PE_SHIFT                    11u
#define MPU_RGDAAC_M1PE_WIDTH                    1u
#define MPU_RGDAAC_M1PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M1PE_SHIFT))&MPU_RGDAAC_M1PE_MASK)
#define MPU_RGDAAC_M2UM_MASK                     0x7000u
#define MPU_RGDAAC_M2UM_SHIFT                    12u
#define MPU_RGDAAC_M2UM_WIDTH                    3u
#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2UM_SHIFT))&MPU_RGDAAC_M2UM_MASK)
#define MPU_RGDAAC_M2SM_MASK                     0x18000u
#define MPU_RGDAAC_M2SM_SHIFT                    15u
#define MPU_RGDAAC_M2SM_WIDTH                    2u
#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2SM_SHIFT))&MPU_RGDAAC_M2SM_MASK)
#define MPU_RGDAAC_M2PE_MASK                     0x20000u
#define MPU_RGDAAC_M2PE_SHIFT                    17u
#define MPU_RGDAAC_M2PE_WIDTH                    1u
#define MPU_RGDAAC_M2PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M2PE_SHIFT))&MPU_RGDAAC_M2PE_MASK)
#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u
#define MPU_RGDAAC_M3UM_SHIFT                    18u
#define MPU_RGDAAC_M3UM_WIDTH                    3u
#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3UM_SHIFT))&MPU_RGDAAC_M3UM_MASK)
#define MPU_RGDAAC_M3SM_MASK                     0x600000u
#define MPU_RGDAAC_M3SM_SHIFT                    21u
#define MPU_RGDAAC_M3SM_WIDTH                    2u
#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3SM_SHIFT))&MPU_RGDAAC_M3SM_MASK)
#define MPU_RGDAAC_M3PE_MASK                     0x800000u
#define MPU_RGDAAC_M3PE_SHIFT                    23u
#define MPU_RGDAAC_M3PE_WIDTH                    1u
#define MPU_RGDAAC_M3PE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M3PE_SHIFT))&MPU_RGDAAC_M3PE_MASK)
#define MPU_RGDAAC_M4WE_MASK                     0x1000000u
#define MPU_RGDAAC_M4WE_SHIFT                    24u
#define MPU_RGDAAC_M4WE_WIDTH                    1u
#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M4WE_SHIFT))&MPU_RGDAAC_M4WE_MASK)
#define MPU_RGDAAC_M4RE_MASK                     0x2000000u
#define MPU_RGDAAC_M4RE_SHIFT                    25u
#define MPU_RGDAAC_M4RE_WIDTH                    1u
#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M4RE_SHIFT))&MPU_RGDAAC_M4RE_MASK)
#define MPU_RGDAAC_M5WE_MASK                     0x4000000u
#define MPU_RGDAAC_M5WE_SHIFT                    26u
#define MPU_RGDAAC_M5WE_WIDTH                    1u
#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M5WE_SHIFT))&MPU_RGDAAC_M5WE_MASK)
#define MPU_RGDAAC_M5RE_MASK                     0x8000000u
#define MPU_RGDAAC_M5RE_SHIFT                    27u
#define MPU_RGDAAC_M5RE_WIDTH                    1u
#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M5RE_SHIFT))&MPU_RGDAAC_M5RE_MASK)
#define MPU_RGDAAC_M6WE_MASK                     0x10000000u
#define MPU_RGDAAC_M6WE_SHIFT                    28u
#define MPU_RGDAAC_M6WE_WIDTH                    1u
#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M6WE_SHIFT))&MPU_RGDAAC_M6WE_MASK)
#define MPU_RGDAAC_M6RE_MASK                     0x20000000u
#define MPU_RGDAAC_M6RE_SHIFT                    29u
#define MPU_RGDAAC_M6RE_WIDTH                    1u
#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M6RE_SHIFT))&MPU_RGDAAC_M6RE_MASK)
#define MPU_RGDAAC_M7WE_MASK                     0x40000000u
#define MPU_RGDAAC_M7WE_SHIFT                    30u
#define MPU_RGDAAC_M7WE_WIDTH                    1u
#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M7WE_SHIFT))&MPU_RGDAAC_M7WE_MASK)
#define MPU_RGDAAC_M7RE_MASK                     0x80000000u
#define MPU_RGDAAC_M7RE_SHIFT                    31u
#define MPU_RGDAAC_M7RE_WIDTH                    1u
#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))<<MPU_RGDAAC_M7RE_SHIFT))&MPU_RGDAAC_M7RE_MASK)

/*!
 * @}
 */ /* end of group MPU_Register_Masks */


/*!
 * @}
 */ /* end of group MPU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- M_CAN Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup M_CAN_Peripheral_Access_Layer M_CAN Peripheral Access Layer
 * @{
 */


/** M_CAN - Size of Registers Arrays */

/** M_CAN - Register Layout Typedef */
typedef struct {
  __I  uint32_t CREL;                              /**< Core Release Register, offset: 0x0 */
  __I  uint32_t ENDN;                              /**< Endian Register, offset: 0x4 */
       uint8_t RESERVED_0[4];
  __IO uint32_t DBTP;                              /**< Data Bit Timing and Prescaler Register, offset: 0xC */
  __IO uint32_t TEST;                              /**< Test Register, offset: 0x10 */
  __IO uint32_t RWD;                               /**< RAM Watchdog Register, offset: 0x14 */
  __IO uint32_t CCCR;                              /**< CC Control Register, offset: 0x18 */
  __IO uint32_t NBTP;                              /**< Nominal Bit Timing and Prescaler Register, offset: 0x1C */
  __IO uint32_t TSCC;                              /**< Timestamp Counter Configuration Register, offset: 0x20 */
  __IO uint32_t TSCV;                              /**< Timestamp Counter Value Register, offset: 0x24 */
  __IO uint32_t TOCC;                              /**< Timeout Counter Configuration Register, offset: 0x28 */
  __IO uint32_t TOCV;                              /**< Timeout Counter Value Register, offset: 0x2C */
       uint8_t RESERVED_1[16];
  __I  uint32_t ECR;                               /**< Error Counter Register, offset: 0x40 */
  __I  uint32_t PSR;                               /**< Protocol Status Register, offset: 0x44 */
  __IO uint32_t TDCR;                              /**< Transmitter Delay Compensation Register, offset: 0x48 */
       uint8_t RESERVED_2[4];
  __IO uint32_t IR;                                /**< Interrupt Register, offset: 0x50 */
  __IO uint32_t IE;                                /**< Interrupt Enable Register, offset: 0x54 */
  __IO uint32_t ILS;                               /**< Interrupt Line Select Register, offset: 0x58 */
  __IO uint32_t ILE;                               /**< Interrupt Line Enable Register, offset: 0x5C */
       uint8_t RESERVED_3[32];
  __IO uint32_t GFC;                               /**< Global Filter Configuration Register, offset: 0x80 */
  __IO uint32_t SIDFC;                             /**< Standard ID Filter Configuration Register, offset: 0x84 */
  __IO uint32_t XIDFC;                             /**< Extended ID Filter Configuration Register, offset: 0x88 */
       uint8_t RESERVED_4[4];
  __IO uint32_t XIDAM;                             /**< Extended ID and Mask Register, offset: 0x90 */
  __I  uint32_t HPMS;                              /**< High Priority Message Status Register, offset: 0x94 */
  __IO uint32_t NDAT1;                             /**< New Data 1 Register, offset: 0x98 */
  __IO uint32_t NDAT2;                             /**< New Data 2 Register, offset: 0x9C */
  __IO uint32_t RXF0C;                             /**< Rx FIFO 0 Configuration Register, offset: 0xA0 */
  __I  uint32_t RXF0S;                             /**< Rx FIFO 0 Status Register, offset: 0xA4 */
  __IO uint32_t RXF0A;                             /**< Rx FIFO 0 Acknowledge Register, offset: 0xA8 */
  __IO uint32_t RXBC;                              /**< Rx Buffer Configuration Register, offset: 0xAC */
  __IO uint32_t RXF1C;                             /**< Rx FIFO 1 Configuration Register, offset: 0xB0 */
  __I  uint32_t RXF1S;                             /**< Rx FIFO 1 Status Register, offset: 0xB4 */
  __IO uint32_t RXF1A;                             /**< Rx FIFO 1 Acknowledge Register, offset: 0xB8 */
  __IO uint32_t RXESC;                             /**< Rx Buffer / FIFO Element Size Configuration Register, offset: 0xBC */
  __IO uint32_t TXBC;                              /**< Tx Buffer Configuration Register, offset: 0xC0 */
  __I  uint32_t TXFQS;                             /**< Tx FIFO/Queue Status Register, offset: 0xC4 */
  __IO uint32_t TXESC;                             /**< Tx Buffer Element Size Configuration, offset: 0xC8 */
  __I  uint32_t TXBRP;                             /**< Tx Buffer Request Pending Register, offset: 0xCC */
  __IO uint32_t TXBAR;                             /**< Tx Buffer Add Request Register, offset: 0xD0 */
  __IO uint32_t TXBCR;                             /**< Tx Buffer Cancellation Request Register, offset: 0xD4 */
  __I  uint32_t TXBTO;                             /**< Tx Buffer Transmission Occurred Register, offset: 0xD8 */
  __I  uint32_t TXBCF;                             /**< Tx Buffer Cancellation Finished Register, offset: 0xDC */
  __IO uint32_t TXBTIE;                            /**< Tx Buffer Transmission Interrupt Enable Register, offset: 0xE0 */
  __IO uint32_t TXBCIE;                            /**< Tx Buffer Cancellation Finished Interrupt Enable Register, offset: 0xE4 */
       uint8_t RESERVED_5[8];
  __IO uint32_t TXEFC;                             /**< Tx Event FIFO Configuration Register, offset: 0xF0 */
  __I  uint32_t TXEFS;                             /**< Tx Event FIFO Status Register, offset: 0xF4 */
  __IO uint32_t TXEFA;                             /**< Tx Event FIFO Acknowledge Register, offset: 0xF8 */
} M_CAN_Type, *M_CAN_MemMapPtr;

 /** Number of instances of the M_CAN module. */
#define M_CAN_INSTANCE_COUNT                     (2u)


/* M_CAN - Peripheral instance base addresses */
/** Peripheral M_CAN_0 base address */
#define M_CAN_0_BASE                             (0xFFE30000u)
/** Peripheral M_CAN_0 base pointer */
#define M_CAN_0                                  ((M_CAN_Type *)M_CAN_0_BASE)
/** Peripheral M_CAN_1 base address */
#define M_CAN_1_BASE                             (0xFFE38000u)
/** Peripheral M_CAN_1 base pointer */
#define M_CAN_1                                  ((M_CAN_Type *)M_CAN_1_BASE)
/** Array initializer of M_CAN peripheral base addresses */
#define M_CAN_BASE_ADDRS                         { M_CAN_0_BASE, M_CAN_1_BASE }
/** Array initializer of M_CAN peripheral base pointers */
#define M_CAN_BASE_PTRS                          { M_CAN_0, M_CAN_1 }

/* ----------------------------------------------------------------------------
   -- M_CAN Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup M_CAN_Register_Masks M_CAN Register Masks
 * @{
 */

/* CREL Bit Fields */
#define M_CAN_CREL_DAY_MASK                      0xFFu
#define M_CAN_CREL_DAY_SHIFT                     0u
#define M_CAN_CREL_DAY_WIDTH                     8u
#define M_CAN_CREL_DAY(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_DAY_SHIFT))&M_CAN_CREL_DAY_MASK)
#define M_CAN_CREL_MON_MASK                      0xFF00u
#define M_CAN_CREL_MON_SHIFT                     8u
#define M_CAN_CREL_MON_WIDTH                     8u
#define M_CAN_CREL_MON(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_MON_SHIFT))&M_CAN_CREL_MON_MASK)
#define M_CAN_CREL_YEAR_MASK                     0xF0000u
#define M_CAN_CREL_YEAR_SHIFT                    16u
#define M_CAN_CREL_YEAR_WIDTH                    4u
#define M_CAN_CREL_YEAR(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_YEAR_SHIFT))&M_CAN_CREL_YEAR_MASK)
#define M_CAN_CREL_SUBSTEP_MASK                  0xF00000u
#define M_CAN_CREL_SUBSTEP_SHIFT                 20u
#define M_CAN_CREL_SUBSTEP_WIDTH                 4u
#define M_CAN_CREL_SUBSTEP(x)                    (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_SUBSTEP_SHIFT))&M_CAN_CREL_SUBSTEP_MASK)
#define M_CAN_CREL_STEP_MASK                     0xF000000u
#define M_CAN_CREL_STEP_SHIFT                    24u
#define M_CAN_CREL_STEP_WIDTH                    4u
#define M_CAN_CREL_STEP(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_STEP_SHIFT))&M_CAN_CREL_STEP_MASK)
#define M_CAN_CREL_REL_MASK                      0xF0000000u
#define M_CAN_CREL_REL_SHIFT                     28u
#define M_CAN_CREL_REL_WIDTH                     4u
#define M_CAN_CREL_REL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CREL_REL_SHIFT))&M_CAN_CREL_REL_MASK)
/* ENDN Bit Fields */
#define M_CAN_ENDN_ETV_MASK                      0xFFFFFFFFu
#define M_CAN_ENDN_ETV_SHIFT                     0u
#define M_CAN_ENDN_ETV_WIDTH                     32u
#define M_CAN_ENDN_ETV(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ENDN_ETV_SHIFT))&M_CAN_ENDN_ETV_MASK)
/* DBTP Bit Fields */
#define M_CAN_DBTP_DSJW_MASK                     0xFu
#define M_CAN_DBTP_DSJW_SHIFT                    0u
#define M_CAN_DBTP_DSJW_WIDTH                    4u
#define M_CAN_DBTP_DSJW(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_DBTP_DSJW_SHIFT))&M_CAN_DBTP_DSJW_MASK)
#define M_CAN_DBTP_DTSEG2_MASK                   0xF0u
#define M_CAN_DBTP_DTSEG2_SHIFT                  4u
#define M_CAN_DBTP_DTSEG2_WIDTH                  4u
#define M_CAN_DBTP_DTSEG2(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_DBTP_DTSEG2_SHIFT))&M_CAN_DBTP_DTSEG2_MASK)
#define M_CAN_DBTP_DTSEG1_MASK                   0x1F00u
#define M_CAN_DBTP_DTSEG1_SHIFT                  8u
#define M_CAN_DBTP_DTSEG1_WIDTH                  5u
#define M_CAN_DBTP_DTSEG1(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_DBTP_DTSEG1_SHIFT))&M_CAN_DBTP_DTSEG1_MASK)
#define M_CAN_DBTP_DBRP_MASK                     0x1F0000u
#define M_CAN_DBTP_DBRP_SHIFT                    16u
#define M_CAN_DBTP_DBRP_WIDTH                    5u
#define M_CAN_DBTP_DBRP(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_DBTP_DBRP_SHIFT))&M_CAN_DBTP_DBRP_MASK)
#define M_CAN_DBTP_TDC_MASK                      0x800000u
#define M_CAN_DBTP_TDC_SHIFT                     23u
#define M_CAN_DBTP_TDC_WIDTH                     1u
#define M_CAN_DBTP_TDC(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_DBTP_TDC_SHIFT))&M_CAN_DBTP_TDC_MASK)
/* TEST Bit Fields */
#define M_CAN_TEST_LBCK_MASK                     0x10u
#define M_CAN_TEST_LBCK_SHIFT                    4u
#define M_CAN_TEST_LBCK_WIDTH                    1u
#define M_CAN_TEST_LBCK(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TEST_LBCK_SHIFT))&M_CAN_TEST_LBCK_MASK)
#define M_CAN_TEST_TX_MASK                       0x60u
#define M_CAN_TEST_TX_SHIFT                      5u
#define M_CAN_TEST_TX_WIDTH                      2u
#define M_CAN_TEST_TX(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_TEST_TX_SHIFT))&M_CAN_TEST_TX_MASK)
#define M_CAN_TEST_RX_MASK                       0x80u
#define M_CAN_TEST_RX_SHIFT                      7u
#define M_CAN_TEST_RX_WIDTH                      1u
#define M_CAN_TEST_RX(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_TEST_RX_SHIFT))&M_CAN_TEST_RX_MASK)
/* RWD Bit Fields */
#define M_CAN_RWD_WDC_MASK                       0xFFu
#define M_CAN_RWD_WDC_SHIFT                      0u
#define M_CAN_RWD_WDC_WIDTH                      8u
#define M_CAN_RWD_WDC(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_RWD_WDC_SHIFT))&M_CAN_RWD_WDC_MASK)
#define M_CAN_RWD_WDV_MASK                       0xFF00u
#define M_CAN_RWD_WDV_SHIFT                      8u
#define M_CAN_RWD_WDV_WIDTH                      8u
#define M_CAN_RWD_WDV(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_RWD_WDV_SHIFT))&M_CAN_RWD_WDV_MASK)
/* CCCR Bit Fields */
#define M_CAN_CCCR_INIT_MASK                     0x1u
#define M_CAN_CCCR_INIT_SHIFT                    0u
#define M_CAN_CCCR_INIT_WIDTH                    1u
#define M_CAN_CCCR_INIT(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_INIT_SHIFT))&M_CAN_CCCR_INIT_MASK)
#define M_CAN_CCCR_CCE_MASK                      0x2u
#define M_CAN_CCCR_CCE_SHIFT                     1u
#define M_CAN_CCCR_CCE_WIDTH                     1u
#define M_CAN_CCCR_CCE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_CCE_SHIFT))&M_CAN_CCCR_CCE_MASK)
#define M_CAN_CCCR_ASM_MASK                      0x4u
#define M_CAN_CCCR_ASM_SHIFT                     2u
#define M_CAN_CCCR_ASM_WIDTH                     1u
#define M_CAN_CCCR_ASM(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_ASM_SHIFT))&M_CAN_CCCR_ASM_MASK)
#define M_CAN_CCCR_CSA_MASK                      0x8u
#define M_CAN_CCCR_CSA_SHIFT                     3u
#define M_CAN_CCCR_CSA_WIDTH                     1u
#define M_CAN_CCCR_CSA(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_CSA_SHIFT))&M_CAN_CCCR_CSA_MASK)
#define M_CAN_CCCR_CSR_MASK                      0x10u
#define M_CAN_CCCR_CSR_SHIFT                     4u
#define M_CAN_CCCR_CSR_WIDTH                     1u
#define M_CAN_CCCR_CSR(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_CSR_SHIFT))&M_CAN_CCCR_CSR_MASK)
#define M_CAN_CCCR_MON_MASK                      0x20u
#define M_CAN_CCCR_MON_SHIFT                     5u
#define M_CAN_CCCR_MON_WIDTH                     1u
#define M_CAN_CCCR_MON(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_MON_SHIFT))&M_CAN_CCCR_MON_MASK)
#define M_CAN_CCCR_DAR_MASK                      0x40u
#define M_CAN_CCCR_DAR_SHIFT                     6u
#define M_CAN_CCCR_DAR_WIDTH                     1u
#define M_CAN_CCCR_DAR(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_DAR_SHIFT))&M_CAN_CCCR_DAR_MASK)
#define M_CAN_CCCR_TEST_MASK                     0x80u
#define M_CAN_CCCR_TEST_SHIFT                    7u
#define M_CAN_CCCR_TEST_WIDTH                    1u
#define M_CAN_CCCR_TEST(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_TEST_SHIFT))&M_CAN_CCCR_TEST_MASK)
#define M_CAN_CCCR_FDOE_MASK                     0x100u
#define M_CAN_CCCR_FDOE_SHIFT                    8u
#define M_CAN_CCCR_FDOE_WIDTH                    1u
#define M_CAN_CCCR_FDOE(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_FDOE_SHIFT))&M_CAN_CCCR_FDOE_MASK)
#define M_CAN_CCCR_BRSE_MASK                     0x200u
#define M_CAN_CCCR_BRSE_SHIFT                    9u
#define M_CAN_CCCR_BRSE_WIDTH                    1u
#define M_CAN_CCCR_BRSE(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_BRSE_SHIFT))&M_CAN_CCCR_BRSE_MASK)
#define M_CAN_CCCR_PHDX_MASK                     0x1000u
#define M_CAN_CCCR_PHDX_SHIFT                    12u
#define M_CAN_CCCR_PHDX_WIDTH                    1u
#define M_CAN_CCCR_PHDX(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_PHDX_SHIFT))&M_CAN_CCCR_PHDX_MASK)
#define M_CAN_CCCR_EFBI_MASK                     0x2000u
#define M_CAN_CCCR_EFBI_SHIFT                    13u
#define M_CAN_CCCR_EFBI_WIDTH                    1u
#define M_CAN_CCCR_EFBI(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_EFBI_SHIFT))&M_CAN_CCCR_EFBI_MASK)
#define M_CAN_CCCR_TXP_MASK                      0x4000u
#define M_CAN_CCCR_TXP_SHIFT                     14u
#define M_CAN_CCCR_TXP_WIDTH                     1u
#define M_CAN_CCCR_TXP(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_TXP_SHIFT))&M_CAN_CCCR_TXP_MASK)
#define M_CAN_CCCR_NISO_MASK                     0x8000u
#define M_CAN_CCCR_NISO_SHIFT                    15u
#define M_CAN_CCCR_NISO_WIDTH                    1u
#define M_CAN_CCCR_NISO(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_CCCR_NISO_SHIFT))&M_CAN_CCCR_NISO_MASK)
/* NBTP Bit Fields */
#define M_CAN_NBTP_NTSEG2_MASK                   0x7Fu
#define M_CAN_NBTP_NTSEG2_SHIFT                  0u
#define M_CAN_NBTP_NTSEG2_WIDTH                  7u
#define M_CAN_NBTP_NTSEG2(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_NBTP_NTSEG2_SHIFT))&M_CAN_NBTP_NTSEG2_MASK)
#define M_CAN_NBTP_NTSEG1_MASK                   0xFF00u
#define M_CAN_NBTP_NTSEG1_SHIFT                  8u
#define M_CAN_NBTP_NTSEG1_WIDTH                  8u
#define M_CAN_NBTP_NTSEG1(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_NBTP_NTSEG1_SHIFT))&M_CAN_NBTP_NTSEG1_MASK)
#define M_CAN_NBTP_NBRP_MASK                     0x1FF0000u
#define M_CAN_NBTP_NBRP_SHIFT                    16u
#define M_CAN_NBTP_NBRP_WIDTH                    9u
#define M_CAN_NBTP_NBRP(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_NBTP_NBRP_SHIFT))&M_CAN_NBTP_NBRP_MASK)
#define M_CAN_NBTP_NSJW_MASK                     0xFE000000u
#define M_CAN_NBTP_NSJW_SHIFT                    25u
#define M_CAN_NBTP_NSJW_WIDTH                    7u
#define M_CAN_NBTP_NSJW(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_NBTP_NSJW_SHIFT))&M_CAN_NBTP_NSJW_MASK)
/* TSCC Bit Fields */
#define M_CAN_TSCC_TSS_MASK                      0x3u
#define M_CAN_TSCC_TSS_SHIFT                     0u
#define M_CAN_TSCC_TSS_WIDTH                     2u
#define M_CAN_TSCC_TSS(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TSCC_TSS_SHIFT))&M_CAN_TSCC_TSS_MASK)
#define M_CAN_TSCC_TCP_MASK                      0xF0000u
#define M_CAN_TSCC_TCP_SHIFT                     16u
#define M_CAN_TSCC_TCP_WIDTH                     4u
#define M_CAN_TSCC_TCP(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TSCC_TCP_SHIFT))&M_CAN_TSCC_TCP_MASK)
/* TSCV Bit Fields */
#define M_CAN_TSCV_TSC_MASK                      0xFFFFu
#define M_CAN_TSCV_TSC_SHIFT                     0u
#define M_CAN_TSCV_TSC_WIDTH                     16u
#define M_CAN_TSCV_TSC(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TSCV_TSC_SHIFT))&M_CAN_TSCV_TSC_MASK)
/* TOCC Bit Fields */
#define M_CAN_TOCC_ETOC_MASK                     0x1u
#define M_CAN_TOCC_ETOC_SHIFT                    0u
#define M_CAN_TOCC_ETOC_WIDTH                    1u
#define M_CAN_TOCC_ETOC(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TOCC_ETOC_SHIFT))&M_CAN_TOCC_ETOC_MASK)
#define M_CAN_TOCC_TOS_MASK                      0x6u
#define M_CAN_TOCC_TOS_SHIFT                     1u
#define M_CAN_TOCC_TOS_WIDTH                     2u
#define M_CAN_TOCC_TOS(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TOCC_TOS_SHIFT))&M_CAN_TOCC_TOS_MASK)
#define M_CAN_TOCC_TOP_MASK                      0xFFFF0000u
#define M_CAN_TOCC_TOP_SHIFT                     16u
#define M_CAN_TOCC_TOP_WIDTH                     16u
#define M_CAN_TOCC_TOP(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TOCC_TOP_SHIFT))&M_CAN_TOCC_TOP_MASK)
/* TOCV Bit Fields */
#define M_CAN_TOCV_TOC_MASK                      0xFFFFu
#define M_CAN_TOCV_TOC_SHIFT                     0u
#define M_CAN_TOCV_TOC_WIDTH                     16u
#define M_CAN_TOCV_TOC(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TOCV_TOC_SHIFT))&M_CAN_TOCV_TOC_MASK)
/* ECR Bit Fields */
#define M_CAN_ECR_TEC_MASK                       0xFFu
#define M_CAN_ECR_TEC_SHIFT                      0u
#define M_CAN_ECR_TEC_WIDTH                      8u
#define M_CAN_ECR_TEC(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ECR_TEC_SHIFT))&M_CAN_ECR_TEC_MASK)
#define M_CAN_ECR_REC_MASK                       0x7F00u
#define M_CAN_ECR_REC_SHIFT                      8u
#define M_CAN_ECR_REC_WIDTH                      7u
#define M_CAN_ECR_REC(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ECR_REC_SHIFT))&M_CAN_ECR_REC_MASK)
#define M_CAN_ECR_RP_MASK                        0x8000u
#define M_CAN_ECR_RP_SHIFT                       15u
#define M_CAN_ECR_RP_WIDTH                       1u
#define M_CAN_ECR_RP(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_ECR_RP_SHIFT))&M_CAN_ECR_RP_MASK)
#define M_CAN_ECR_CEL_MASK                       0xFF0000u
#define M_CAN_ECR_CEL_SHIFT                      16u
#define M_CAN_ECR_CEL_WIDTH                      8u
#define M_CAN_ECR_CEL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ECR_CEL_SHIFT))&M_CAN_ECR_CEL_MASK)
/* PSR Bit Fields */
#define M_CAN_PSR_LEC_MASK                       0x7u
#define M_CAN_PSR_LEC_SHIFT                      0u
#define M_CAN_PSR_LEC_WIDTH                      3u
#define M_CAN_PSR_LEC(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_LEC_SHIFT))&M_CAN_PSR_LEC_MASK)
#define M_CAN_PSR_ACT_MASK                       0x18u
#define M_CAN_PSR_ACT_SHIFT                      3u
#define M_CAN_PSR_ACT_WIDTH                      2u
#define M_CAN_PSR_ACT(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_ACT_SHIFT))&M_CAN_PSR_ACT_MASK)
#define M_CAN_PSR_EP_MASK                        0x20u
#define M_CAN_PSR_EP_SHIFT                       5u
#define M_CAN_PSR_EP_WIDTH                       1u
#define M_CAN_PSR_EP(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_EP_SHIFT))&M_CAN_PSR_EP_MASK)
#define M_CAN_PSR_EW_MASK                        0x40u
#define M_CAN_PSR_EW_SHIFT                       6u
#define M_CAN_PSR_EW_WIDTH                       1u
#define M_CAN_PSR_EW(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_EW_SHIFT))&M_CAN_PSR_EW_MASK)
#define M_CAN_PSR_BO_MASK                        0x80u
#define M_CAN_PSR_BO_SHIFT                       7u
#define M_CAN_PSR_BO_WIDTH                       1u
#define M_CAN_PSR_BO(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_BO_SHIFT))&M_CAN_PSR_BO_MASK)
#define M_CAN_PSR_DLEC_MASK                      0x700u
#define M_CAN_PSR_DLEC_SHIFT                     8u
#define M_CAN_PSR_DLEC_WIDTH                     3u
#define M_CAN_PSR_DLEC(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_DLEC_SHIFT))&M_CAN_PSR_DLEC_MASK)
#define M_CAN_PSR_RESI_MASK                      0x800u
#define M_CAN_PSR_RESI_SHIFT                     11u
#define M_CAN_PSR_RESI_WIDTH                     1u
#define M_CAN_PSR_RESI(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_RESI_SHIFT))&M_CAN_PSR_RESI_MASK)
#define M_CAN_PSR_RBRS_MASK                      0x1000u
#define M_CAN_PSR_RBRS_SHIFT                     12u
#define M_CAN_PSR_RBRS_WIDTH                     1u
#define M_CAN_PSR_RBRS(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_RBRS_SHIFT))&M_CAN_PSR_RBRS_MASK)
#define M_CAN_PSR_RFDF_MASK                      0x2000u
#define M_CAN_PSR_RFDF_SHIFT                     13u
#define M_CAN_PSR_RFDF_WIDTH                     1u
#define M_CAN_PSR_RFDF(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_RFDF_SHIFT))&M_CAN_PSR_RFDF_MASK)
#define M_CAN_PSR_PXE_MASK                       0x4000u
#define M_CAN_PSR_PXE_SHIFT                      14u
#define M_CAN_PSR_PXE_WIDTH                      1u
#define M_CAN_PSR_PXE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_PXE_SHIFT))&M_CAN_PSR_PXE_MASK)
#define M_CAN_PSR_TDCV_MASK                      0x7F0000u
#define M_CAN_PSR_TDCV_SHIFT                     16u
#define M_CAN_PSR_TDCV_WIDTH                     7u
#define M_CAN_PSR_TDCV(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_PSR_TDCV_SHIFT))&M_CAN_PSR_TDCV_MASK)
/* TDCR Bit Fields */
#define M_CAN_TDCR_TDCF_MASK                     0x7Fu
#define M_CAN_TDCR_TDCF_SHIFT                    0u
#define M_CAN_TDCR_TDCF_WIDTH                    7u
#define M_CAN_TDCR_TDCF(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TDCR_TDCF_SHIFT))&M_CAN_TDCR_TDCF_MASK)
#define M_CAN_TDCR_TDCO_MASK                     0x7F00u
#define M_CAN_TDCR_TDCO_SHIFT                    8u
#define M_CAN_TDCR_TDCO_WIDTH                    7u
#define M_CAN_TDCR_TDCO(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TDCR_TDCO_SHIFT))&M_CAN_TDCR_TDCO_MASK)
/* IR Bit Fields */
#define M_CAN_IR_RF0N_MASK                       0x1u
#define M_CAN_IR_RF0N_SHIFT                      0u
#define M_CAN_IR_RF0N_WIDTH                      1u
#define M_CAN_IR_RF0N(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF0N_SHIFT))&M_CAN_IR_RF0N_MASK)
#define M_CAN_IR_RF0W_MASK                       0x2u
#define M_CAN_IR_RF0W_SHIFT                      1u
#define M_CAN_IR_RF0W_WIDTH                      1u
#define M_CAN_IR_RF0W(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF0W_SHIFT))&M_CAN_IR_RF0W_MASK)
#define M_CAN_IR_RF0F_MASK                       0x4u
#define M_CAN_IR_RF0F_SHIFT                      2u
#define M_CAN_IR_RF0F_WIDTH                      1u
#define M_CAN_IR_RF0F(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF0F_SHIFT))&M_CAN_IR_RF0F_MASK)
#define M_CAN_IR_RF0L_MASK                       0x8u
#define M_CAN_IR_RF0L_SHIFT                      3u
#define M_CAN_IR_RF0L_WIDTH                      1u
#define M_CAN_IR_RF0L(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF0L_SHIFT))&M_CAN_IR_RF0L_MASK)
#define M_CAN_IR_RF1N_MASK                       0x10u
#define M_CAN_IR_RF1N_SHIFT                      4u
#define M_CAN_IR_RF1N_WIDTH                      1u
#define M_CAN_IR_RF1N(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF1N_SHIFT))&M_CAN_IR_RF1N_MASK)
#define M_CAN_IR_RF1W_MASK                       0x20u
#define M_CAN_IR_RF1W_SHIFT                      5u
#define M_CAN_IR_RF1W_WIDTH                      1u
#define M_CAN_IR_RF1W(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF1W_SHIFT))&M_CAN_IR_RF1W_MASK)
#define M_CAN_IR_RF1F_MASK                       0x40u
#define M_CAN_IR_RF1F_SHIFT                      6u
#define M_CAN_IR_RF1F_WIDTH                      1u
#define M_CAN_IR_RF1F(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF1F_SHIFT))&M_CAN_IR_RF1F_MASK)
#define M_CAN_IR_RF1L_MASK                       0x80u
#define M_CAN_IR_RF1L_SHIFT                      7u
#define M_CAN_IR_RF1L_WIDTH                      1u
#define M_CAN_IR_RF1L(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_RF1L_SHIFT))&M_CAN_IR_RF1L_MASK)
#define M_CAN_IR_HPM_MASK                        0x100u
#define M_CAN_IR_HPM_SHIFT                       8u
#define M_CAN_IR_HPM_WIDTH                       1u
#define M_CAN_IR_HPM(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_HPM_SHIFT))&M_CAN_IR_HPM_MASK)
#define M_CAN_IR_TC_MASK                         0x200u
#define M_CAN_IR_TC_SHIFT                        9u
#define M_CAN_IR_TC_WIDTH                        1u
#define M_CAN_IR_TC(x)                           (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TC_SHIFT))&M_CAN_IR_TC_MASK)
#define M_CAN_IR_TCF_MASK                        0x400u
#define M_CAN_IR_TCF_SHIFT                       10u
#define M_CAN_IR_TCF_WIDTH                       1u
#define M_CAN_IR_TCF(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TCF_SHIFT))&M_CAN_IR_TCF_MASK)
#define M_CAN_IR_TFE_MASK                        0x800u
#define M_CAN_IR_TFE_SHIFT                       11u
#define M_CAN_IR_TFE_WIDTH                       1u
#define M_CAN_IR_TFE(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TFE_SHIFT))&M_CAN_IR_TFE_MASK)
#define M_CAN_IR_TEFN_MASK                       0x1000u
#define M_CAN_IR_TEFN_SHIFT                      12u
#define M_CAN_IR_TEFN_WIDTH                      1u
#define M_CAN_IR_TEFN(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TEFN_SHIFT))&M_CAN_IR_TEFN_MASK)
#define M_CAN_IR_TEFW_MASK                       0x2000u
#define M_CAN_IR_TEFW_SHIFT                      13u
#define M_CAN_IR_TEFW_WIDTH                      1u
#define M_CAN_IR_TEFW(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TEFW_SHIFT))&M_CAN_IR_TEFW_MASK)
#define M_CAN_IR_TEFF_MASK                       0x4000u
#define M_CAN_IR_TEFF_SHIFT                      14u
#define M_CAN_IR_TEFF_WIDTH                      1u
#define M_CAN_IR_TEFF(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TEFF_SHIFT))&M_CAN_IR_TEFF_MASK)
#define M_CAN_IR_TEFL_MASK                       0x8000u
#define M_CAN_IR_TEFL_SHIFT                      15u
#define M_CAN_IR_TEFL_WIDTH                      1u
#define M_CAN_IR_TEFL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TEFL_SHIFT))&M_CAN_IR_TEFL_MASK)
#define M_CAN_IR_TSW_MASK                        0x10000u
#define M_CAN_IR_TSW_SHIFT                       16u
#define M_CAN_IR_TSW_WIDTH                       1u
#define M_CAN_IR_TSW(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TSW_SHIFT))&M_CAN_IR_TSW_MASK)
#define M_CAN_IR_MRAF_MASK                       0x20000u
#define M_CAN_IR_MRAF_SHIFT                      17u
#define M_CAN_IR_MRAF_WIDTH                      1u
#define M_CAN_IR_MRAF(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_MRAF_SHIFT))&M_CAN_IR_MRAF_MASK)
#define M_CAN_IR_TOO_MASK                        0x40000u
#define M_CAN_IR_TOO_SHIFT                       18u
#define M_CAN_IR_TOO_WIDTH                       1u
#define M_CAN_IR_TOO(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_TOO_SHIFT))&M_CAN_IR_TOO_MASK)
#define M_CAN_IR_DRX_MASK                        0x80000u
#define M_CAN_IR_DRX_SHIFT                       19u
#define M_CAN_IR_DRX_WIDTH                       1u
#define M_CAN_IR_DRX(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_DRX_SHIFT))&M_CAN_IR_DRX_MASK)
#define M_CAN_IR_BEC_MASK                        0x100000u
#define M_CAN_IR_BEC_SHIFT                       20u
#define M_CAN_IR_BEC_WIDTH                       1u
#define M_CAN_IR_BEC(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_BEC_SHIFT))&M_CAN_IR_BEC_MASK)
#define M_CAN_IR_BEU_MASK                        0x200000u
#define M_CAN_IR_BEU_SHIFT                       21u
#define M_CAN_IR_BEU_WIDTH                       1u
#define M_CAN_IR_BEU(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_BEU_SHIFT))&M_CAN_IR_BEU_MASK)
#define M_CAN_IR_ELO_MASK                        0x400000u
#define M_CAN_IR_ELO_SHIFT                       22u
#define M_CAN_IR_ELO_WIDTH                       1u
#define M_CAN_IR_ELO(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_ELO_SHIFT))&M_CAN_IR_ELO_MASK)
#define M_CAN_IR_EP_MASK                         0x800000u
#define M_CAN_IR_EP_SHIFT                        23u
#define M_CAN_IR_EP_WIDTH                        1u
#define M_CAN_IR_EP(x)                           (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_EP_SHIFT))&M_CAN_IR_EP_MASK)
#define M_CAN_IR_EW_MASK                         0x1000000u
#define M_CAN_IR_EW_SHIFT                        24u
#define M_CAN_IR_EW_WIDTH                        1u
#define M_CAN_IR_EW(x)                           (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_EW_SHIFT))&M_CAN_IR_EW_MASK)
#define M_CAN_IR_BO_MASK                         0x2000000u
#define M_CAN_IR_BO_SHIFT                        25u
#define M_CAN_IR_BO_WIDTH                        1u
#define M_CAN_IR_BO(x)                           (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_BO_SHIFT))&M_CAN_IR_BO_MASK)
#define M_CAN_IR_WDI_MASK                        0x4000000u
#define M_CAN_IR_WDI_SHIFT                       26u
#define M_CAN_IR_WDI_WIDTH                       1u
#define M_CAN_IR_WDI(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_WDI_SHIFT))&M_CAN_IR_WDI_MASK)
#define M_CAN_IR_PEA_MASK                        0x8000000u
#define M_CAN_IR_PEA_SHIFT                       27u
#define M_CAN_IR_PEA_WIDTH                       1u
#define M_CAN_IR_PEA(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_PEA_SHIFT))&M_CAN_IR_PEA_MASK)
#define M_CAN_IR_PED_MASK                        0x10000000u
#define M_CAN_IR_PED_SHIFT                       28u
#define M_CAN_IR_PED_WIDTH                       1u
#define M_CAN_IR_PED(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_PED_SHIFT))&M_CAN_IR_PED_MASK)
#define M_CAN_IR_ARA_MASK                        0x20000000u
#define M_CAN_IR_ARA_SHIFT                       29u
#define M_CAN_IR_ARA_WIDTH                       1u
#define M_CAN_IR_ARA(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IR_ARA_SHIFT))&M_CAN_IR_ARA_MASK)
/* IE Bit Fields */
#define M_CAN_IE_RF0NE_MASK                      0x1u
#define M_CAN_IE_RF0NE_SHIFT                     0u
#define M_CAN_IE_RF0NE_WIDTH                     1u
#define M_CAN_IE_RF0NE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF0NE_SHIFT))&M_CAN_IE_RF0NE_MASK)
#define M_CAN_IE_RF0WE_MASK                      0x2u
#define M_CAN_IE_RF0WE_SHIFT                     1u
#define M_CAN_IE_RF0WE_WIDTH                     1u
#define M_CAN_IE_RF0WE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF0WE_SHIFT))&M_CAN_IE_RF0WE_MASK)
#define M_CAN_IE_RF0FE_MASK                      0x4u
#define M_CAN_IE_RF0FE_SHIFT                     2u
#define M_CAN_IE_RF0FE_WIDTH                     1u
#define M_CAN_IE_RF0FE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF0FE_SHIFT))&M_CAN_IE_RF0FE_MASK)
#define M_CAN_IE_RF0LE_MASK                      0x8u
#define M_CAN_IE_RF0LE_SHIFT                     3u
#define M_CAN_IE_RF0LE_WIDTH                     1u
#define M_CAN_IE_RF0LE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF0LE_SHIFT))&M_CAN_IE_RF0LE_MASK)
#define M_CAN_IE_RF1NE_MASK                      0x10u
#define M_CAN_IE_RF1NE_SHIFT                     4u
#define M_CAN_IE_RF1NE_WIDTH                     1u
#define M_CAN_IE_RF1NE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF1NE_SHIFT))&M_CAN_IE_RF1NE_MASK)
#define M_CAN_IE_RF1WE_MASK                      0x20u
#define M_CAN_IE_RF1WE_SHIFT                     5u
#define M_CAN_IE_RF1WE_WIDTH                     1u
#define M_CAN_IE_RF1WE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF1WE_SHIFT))&M_CAN_IE_RF1WE_MASK)
#define M_CAN_IE_RF1FE_MASK                      0x40u
#define M_CAN_IE_RF1FE_SHIFT                     6u
#define M_CAN_IE_RF1FE_WIDTH                     1u
#define M_CAN_IE_RF1FE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF1FE_SHIFT))&M_CAN_IE_RF1FE_MASK)
#define M_CAN_IE_RF1LE_MASK                      0x80u
#define M_CAN_IE_RF1LE_SHIFT                     7u
#define M_CAN_IE_RF1LE_WIDTH                     1u
#define M_CAN_IE_RF1LE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_RF1LE_SHIFT))&M_CAN_IE_RF1LE_MASK)
#define M_CAN_IE_HPME_MASK                       0x100u
#define M_CAN_IE_HPME_SHIFT                      8u
#define M_CAN_IE_HPME_WIDTH                      1u
#define M_CAN_IE_HPME(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_HPME_SHIFT))&M_CAN_IE_HPME_MASK)
#define M_CAN_IE_TCE_MASK                        0x200u
#define M_CAN_IE_TCE_SHIFT                       9u
#define M_CAN_IE_TCE_WIDTH                       1u
#define M_CAN_IE_TCE(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TCE_SHIFT))&M_CAN_IE_TCE_MASK)
#define M_CAN_IE_TCFE_MASK                       0x400u
#define M_CAN_IE_TCFE_SHIFT                      10u
#define M_CAN_IE_TCFE_WIDTH                      1u
#define M_CAN_IE_TCFE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TCFE_SHIFT))&M_CAN_IE_TCFE_MASK)
#define M_CAN_IE_TFEE_MASK                       0x800u
#define M_CAN_IE_TFEE_SHIFT                      11u
#define M_CAN_IE_TFEE_WIDTH                      1u
#define M_CAN_IE_TFEE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TFEE_SHIFT))&M_CAN_IE_TFEE_MASK)
#define M_CAN_IE_TEFNE_MASK                      0x1000u
#define M_CAN_IE_TEFNE_SHIFT                     12u
#define M_CAN_IE_TEFNE_WIDTH                     1u
#define M_CAN_IE_TEFNE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TEFNE_SHIFT))&M_CAN_IE_TEFNE_MASK)
#define M_CAN_IE_TEFWE_MASK                      0x2000u
#define M_CAN_IE_TEFWE_SHIFT                     13u
#define M_CAN_IE_TEFWE_WIDTH                     1u
#define M_CAN_IE_TEFWE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TEFWE_SHIFT))&M_CAN_IE_TEFWE_MASK)
#define M_CAN_IE_TEFFE_MASK                      0x4000u
#define M_CAN_IE_TEFFE_SHIFT                     14u
#define M_CAN_IE_TEFFE_WIDTH                     1u
#define M_CAN_IE_TEFFE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TEFFE_SHIFT))&M_CAN_IE_TEFFE_MASK)
#define M_CAN_IE_TEFLE_MASK                      0x8000u
#define M_CAN_IE_TEFLE_SHIFT                     15u
#define M_CAN_IE_TEFLE_WIDTH                     1u
#define M_CAN_IE_TEFLE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TEFLE_SHIFT))&M_CAN_IE_TEFLE_MASK)
#define M_CAN_IE_TSWE_MASK                       0x10000u
#define M_CAN_IE_TSWE_SHIFT                      16u
#define M_CAN_IE_TSWE_WIDTH                      1u
#define M_CAN_IE_TSWE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TSWE_SHIFT))&M_CAN_IE_TSWE_MASK)
#define M_CAN_IE_MRAFE_MASK                      0x20000u
#define M_CAN_IE_MRAFE_SHIFT                     17u
#define M_CAN_IE_MRAFE_WIDTH                     1u
#define M_CAN_IE_MRAFE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_MRAFE_SHIFT))&M_CAN_IE_MRAFE_MASK)
#define M_CAN_IE_TOOE_MASK                       0x40000u
#define M_CAN_IE_TOOE_SHIFT                      18u
#define M_CAN_IE_TOOE_WIDTH                      1u
#define M_CAN_IE_TOOE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_TOOE_SHIFT))&M_CAN_IE_TOOE_MASK)
#define M_CAN_IE_DRXE_MASK                       0x80000u
#define M_CAN_IE_DRXE_SHIFT                      19u
#define M_CAN_IE_DRXE_WIDTH                      1u
#define M_CAN_IE_DRXE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_DRXE_SHIFT))&M_CAN_IE_DRXE_MASK)
#define M_CAN_IE_BECE_MASK                       0x100000u
#define M_CAN_IE_BECE_SHIFT                      20u
#define M_CAN_IE_BECE_WIDTH                      1u
#define M_CAN_IE_BECE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_BECE_SHIFT))&M_CAN_IE_BECE_MASK)
#define M_CAN_IE_BEUE_MASK                       0x200000u
#define M_CAN_IE_BEUE_SHIFT                      21u
#define M_CAN_IE_BEUE_WIDTH                      1u
#define M_CAN_IE_BEUE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_BEUE_SHIFT))&M_CAN_IE_BEUE_MASK)
#define M_CAN_IE_ELOE_MASK                       0x400000u
#define M_CAN_IE_ELOE_SHIFT                      22u
#define M_CAN_IE_ELOE_WIDTH                      1u
#define M_CAN_IE_ELOE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_ELOE_SHIFT))&M_CAN_IE_ELOE_MASK)
#define M_CAN_IE_EPE_MASK                        0x800000u
#define M_CAN_IE_EPE_SHIFT                       23u
#define M_CAN_IE_EPE_WIDTH                       1u
#define M_CAN_IE_EPE(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_EPE_SHIFT))&M_CAN_IE_EPE_MASK)
#define M_CAN_IE_EWE_MASK                        0x1000000u
#define M_CAN_IE_EWE_SHIFT                       24u
#define M_CAN_IE_EWE_WIDTH                       1u
#define M_CAN_IE_EWE(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_EWE_SHIFT))&M_CAN_IE_EWE_MASK)
#define M_CAN_IE_BOE_MASK                        0x2000000u
#define M_CAN_IE_BOE_SHIFT                       25u
#define M_CAN_IE_BOE_WIDTH                       1u
#define M_CAN_IE_BOE(x)                          (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_BOE_SHIFT))&M_CAN_IE_BOE_MASK)
#define M_CAN_IE_WDIE_MASK                       0x4000000u
#define M_CAN_IE_WDIE_SHIFT                      26u
#define M_CAN_IE_WDIE_WIDTH                      1u
#define M_CAN_IE_WDIE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_WDIE_SHIFT))&M_CAN_IE_WDIE_MASK)
#define M_CAN_IE_PEAE_MASK                       0x8000000u
#define M_CAN_IE_PEAE_SHIFT                      27u
#define M_CAN_IE_PEAE_WIDTH                      1u
#define M_CAN_IE_PEAE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_PEAE_SHIFT))&M_CAN_IE_PEAE_MASK)
#define M_CAN_IE_PEDE_MASK                       0x10000000u
#define M_CAN_IE_PEDE_SHIFT                      28u
#define M_CAN_IE_PEDE_WIDTH                      1u
#define M_CAN_IE_PEDE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_PEDE_SHIFT))&M_CAN_IE_PEDE_MASK)
#define M_CAN_IE_ARAE_MASK                       0x20000000u
#define M_CAN_IE_ARAE_SHIFT                      29u
#define M_CAN_IE_ARAE_WIDTH                      1u
#define M_CAN_IE_ARAE(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_IE_ARAE_SHIFT))&M_CAN_IE_ARAE_MASK)
/* ILS Bit Fields */
#define M_CAN_ILS_RF0NL_MASK                     0x1u
#define M_CAN_ILS_RF0NL_SHIFT                    0u
#define M_CAN_ILS_RF0NL_WIDTH                    1u
#define M_CAN_ILS_RF0NL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF0NL_SHIFT))&M_CAN_ILS_RF0NL_MASK)
#define M_CAN_ILS_RF0WL_MASK                     0x2u
#define M_CAN_ILS_RF0WL_SHIFT                    1u
#define M_CAN_ILS_RF0WL_WIDTH                    1u
#define M_CAN_ILS_RF0WL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF0WL_SHIFT))&M_CAN_ILS_RF0WL_MASK)
#define M_CAN_ILS_RF0FL_MASK                     0x4u
#define M_CAN_ILS_RF0FL_SHIFT                    2u
#define M_CAN_ILS_RF0FL_WIDTH                    1u
#define M_CAN_ILS_RF0FL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF0FL_SHIFT))&M_CAN_ILS_RF0FL_MASK)
#define M_CAN_ILS_RF0LL_MASK                     0x8u
#define M_CAN_ILS_RF0LL_SHIFT                    3u
#define M_CAN_ILS_RF0LL_WIDTH                    1u
#define M_CAN_ILS_RF0LL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF0LL_SHIFT))&M_CAN_ILS_RF0LL_MASK)
#define M_CAN_ILS_RF1NL_MASK                     0x10u
#define M_CAN_ILS_RF1NL_SHIFT                    4u
#define M_CAN_ILS_RF1NL_WIDTH                    1u
#define M_CAN_ILS_RF1NL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF1NL_SHIFT))&M_CAN_ILS_RF1NL_MASK)
#define M_CAN_ILS_RF1WL_MASK                     0x20u
#define M_CAN_ILS_RF1WL_SHIFT                    5u
#define M_CAN_ILS_RF1WL_WIDTH                    1u
#define M_CAN_ILS_RF1WL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF1WL_SHIFT))&M_CAN_ILS_RF1WL_MASK)
#define M_CAN_ILS_RF1FL_MASK                     0x40u
#define M_CAN_ILS_RF1FL_SHIFT                    6u
#define M_CAN_ILS_RF1FL_WIDTH                    1u
#define M_CAN_ILS_RF1FL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF1FL_SHIFT))&M_CAN_ILS_RF1FL_MASK)
#define M_CAN_ILS_RF1LL_MASK                     0x80u
#define M_CAN_ILS_RF1LL_SHIFT                    7u
#define M_CAN_ILS_RF1LL_WIDTH                    1u
#define M_CAN_ILS_RF1LL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_RF1LL_SHIFT))&M_CAN_ILS_RF1LL_MASK)
#define M_CAN_ILS_HPML_MASK                      0x100u
#define M_CAN_ILS_HPML_SHIFT                     8u
#define M_CAN_ILS_HPML_WIDTH                     1u
#define M_CAN_ILS_HPML(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_HPML_SHIFT))&M_CAN_ILS_HPML_MASK)
#define M_CAN_ILS_TCL_MASK                       0x200u
#define M_CAN_ILS_TCL_SHIFT                      9u
#define M_CAN_ILS_TCL_WIDTH                      1u
#define M_CAN_ILS_TCL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TCL_SHIFT))&M_CAN_ILS_TCL_MASK)
#define M_CAN_ILS_TCFL_MASK                      0x400u
#define M_CAN_ILS_TCFL_SHIFT                     10u
#define M_CAN_ILS_TCFL_WIDTH                     1u
#define M_CAN_ILS_TCFL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TCFL_SHIFT))&M_CAN_ILS_TCFL_MASK)
#define M_CAN_ILS_TFEL_MASK                      0x800u
#define M_CAN_ILS_TFEL_SHIFT                     11u
#define M_CAN_ILS_TFEL_WIDTH                     1u
#define M_CAN_ILS_TFEL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TFEL_SHIFT))&M_CAN_ILS_TFEL_MASK)
#define M_CAN_ILS_TEFNL_MASK                     0x1000u
#define M_CAN_ILS_TEFNL_SHIFT                    12u
#define M_CAN_ILS_TEFNL_WIDTH                    1u
#define M_CAN_ILS_TEFNL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TEFNL_SHIFT))&M_CAN_ILS_TEFNL_MASK)
#define M_CAN_ILS_TEFWL_MASK                     0x2000u
#define M_CAN_ILS_TEFWL_SHIFT                    13u
#define M_CAN_ILS_TEFWL_WIDTH                    1u
#define M_CAN_ILS_TEFWL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TEFWL_SHIFT))&M_CAN_ILS_TEFWL_MASK)
#define M_CAN_ILS_TEFFL_MASK                     0x4000u
#define M_CAN_ILS_TEFFL_SHIFT                    14u
#define M_CAN_ILS_TEFFL_WIDTH                    1u
#define M_CAN_ILS_TEFFL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TEFFL_SHIFT))&M_CAN_ILS_TEFFL_MASK)
#define M_CAN_ILS_TEFLL_MASK                     0x8000u
#define M_CAN_ILS_TEFLL_SHIFT                    15u
#define M_CAN_ILS_TEFLL_WIDTH                    1u
#define M_CAN_ILS_TEFLL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TEFLL_SHIFT))&M_CAN_ILS_TEFLL_MASK)
#define M_CAN_ILS_TSWL_MASK                      0x10000u
#define M_CAN_ILS_TSWL_SHIFT                     16u
#define M_CAN_ILS_TSWL_WIDTH                     1u
#define M_CAN_ILS_TSWL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TSWL_SHIFT))&M_CAN_ILS_TSWL_MASK)
#define M_CAN_ILS_MRAFL_MASK                     0x20000u
#define M_CAN_ILS_MRAFL_SHIFT                    17u
#define M_CAN_ILS_MRAFL_WIDTH                    1u
#define M_CAN_ILS_MRAFL(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_MRAFL_SHIFT))&M_CAN_ILS_MRAFL_MASK)
#define M_CAN_ILS_TOOL_MASK                      0x40000u
#define M_CAN_ILS_TOOL_SHIFT                     18u
#define M_CAN_ILS_TOOL_WIDTH                     1u
#define M_CAN_ILS_TOOL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_TOOL_SHIFT))&M_CAN_ILS_TOOL_MASK)
#define M_CAN_ILS_DRXL_MASK                      0x80000u
#define M_CAN_ILS_DRXL_SHIFT                     19u
#define M_CAN_ILS_DRXL_WIDTH                     1u
#define M_CAN_ILS_DRXL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_DRXL_SHIFT))&M_CAN_ILS_DRXL_MASK)
#define M_CAN_ILS_BECL_MASK                      0x100000u
#define M_CAN_ILS_BECL_SHIFT                     20u
#define M_CAN_ILS_BECL_WIDTH                     1u
#define M_CAN_ILS_BECL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_BECL_SHIFT))&M_CAN_ILS_BECL_MASK)
#define M_CAN_ILS_BEUL_MASK                      0x200000u
#define M_CAN_ILS_BEUL_SHIFT                     21u
#define M_CAN_ILS_BEUL_WIDTH                     1u
#define M_CAN_ILS_BEUL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_BEUL_SHIFT))&M_CAN_ILS_BEUL_MASK)
#define M_CAN_ILS_ELOL_MASK                      0x400000u
#define M_CAN_ILS_ELOL_SHIFT                     22u
#define M_CAN_ILS_ELOL_WIDTH                     1u
#define M_CAN_ILS_ELOL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_ELOL_SHIFT))&M_CAN_ILS_ELOL_MASK)
#define M_CAN_ILS_EPL_MASK                       0x800000u
#define M_CAN_ILS_EPL_SHIFT                      23u
#define M_CAN_ILS_EPL_WIDTH                      1u
#define M_CAN_ILS_EPL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_EPL_SHIFT))&M_CAN_ILS_EPL_MASK)
#define M_CAN_ILS_EWL_MASK                       0x1000000u
#define M_CAN_ILS_EWL_SHIFT                      24u
#define M_CAN_ILS_EWL_WIDTH                      1u
#define M_CAN_ILS_EWL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_EWL_SHIFT))&M_CAN_ILS_EWL_MASK)
#define M_CAN_ILS_BOL_MASK                       0x2000000u
#define M_CAN_ILS_BOL_SHIFT                      25u
#define M_CAN_ILS_BOL_WIDTH                      1u
#define M_CAN_ILS_BOL(x)                         (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_BOL_SHIFT))&M_CAN_ILS_BOL_MASK)
#define M_CAN_ILS_WDIL_MASK                      0x4000000u
#define M_CAN_ILS_WDIL_SHIFT                     26u
#define M_CAN_ILS_WDIL_WIDTH                     1u
#define M_CAN_ILS_WDIL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_WDIL_SHIFT))&M_CAN_ILS_WDIL_MASK)
#define M_CAN_ILS_PEAL_MASK                      0x8000000u
#define M_CAN_ILS_PEAL_SHIFT                     27u
#define M_CAN_ILS_PEAL_WIDTH                     1u
#define M_CAN_ILS_PEAL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_PEAL_SHIFT))&M_CAN_ILS_PEAL_MASK)
#define M_CAN_ILS_PEDL_MASK                      0x10000000u
#define M_CAN_ILS_PEDL_SHIFT                     28u
#define M_CAN_ILS_PEDL_WIDTH                     1u
#define M_CAN_ILS_PEDL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_PEDL_SHIFT))&M_CAN_ILS_PEDL_MASK)
#define M_CAN_ILS_ARAL_MASK                      0x20000000u
#define M_CAN_ILS_ARAL_SHIFT                     29u
#define M_CAN_ILS_ARAL_WIDTH                     1u
#define M_CAN_ILS_ARAL(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_ILS_ARAL_SHIFT))&M_CAN_ILS_ARAL_MASK)
/* ILE Bit Fields */
#define M_CAN_ILE_EINT0_MASK                     0x1u
#define M_CAN_ILE_EINT0_SHIFT                    0u
#define M_CAN_ILE_EINT0_WIDTH                    1u
#define M_CAN_ILE_EINT0(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILE_EINT0_SHIFT))&M_CAN_ILE_EINT0_MASK)
#define M_CAN_ILE_EINT1_MASK                     0x2u
#define M_CAN_ILE_EINT1_SHIFT                    1u
#define M_CAN_ILE_EINT1_WIDTH                    1u
#define M_CAN_ILE_EINT1(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_ILE_EINT1_SHIFT))&M_CAN_ILE_EINT1_MASK)
/* GFC Bit Fields */
#define M_CAN_GFC_RRFE_MASK                      0x1u
#define M_CAN_GFC_RRFE_SHIFT                     0u
#define M_CAN_GFC_RRFE_WIDTH                     1u
#define M_CAN_GFC_RRFE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_GFC_RRFE_SHIFT))&M_CAN_GFC_RRFE_MASK)
#define M_CAN_GFC_RRFS_MASK                      0x2u
#define M_CAN_GFC_RRFS_SHIFT                     1u
#define M_CAN_GFC_RRFS_WIDTH                     1u
#define M_CAN_GFC_RRFS(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_GFC_RRFS_SHIFT))&M_CAN_GFC_RRFS_MASK)
#define M_CAN_GFC_ANFE_MASK                      0xCu
#define M_CAN_GFC_ANFE_SHIFT                     2u
#define M_CAN_GFC_ANFE_WIDTH                     2u
#define M_CAN_GFC_ANFE(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_GFC_ANFE_SHIFT))&M_CAN_GFC_ANFE_MASK)
#define M_CAN_GFC_ANFS_MASK                      0x30u
#define M_CAN_GFC_ANFS_SHIFT                     4u
#define M_CAN_GFC_ANFS_WIDTH                     2u
#define M_CAN_GFC_ANFS(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_GFC_ANFS_SHIFT))&M_CAN_GFC_ANFS_MASK)
/* SIDFC Bit Fields */
#define M_CAN_SIDFC_FLSSA_MASK                   0xFFFCu
#define M_CAN_SIDFC_FLSSA_SHIFT                  2u
#define M_CAN_SIDFC_FLSSA_WIDTH                  14u
#define M_CAN_SIDFC_FLSSA(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_SIDFC_FLSSA_SHIFT))&M_CAN_SIDFC_FLSSA_MASK)
#define M_CAN_SIDFC_LSS_MASK                     0xFF0000u
#define M_CAN_SIDFC_LSS_SHIFT                    16u
#define M_CAN_SIDFC_LSS_WIDTH                    8u
#define M_CAN_SIDFC_LSS(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_SIDFC_LSS_SHIFT))&M_CAN_SIDFC_LSS_MASK)
/* XIDFC Bit Fields */
#define M_CAN_XIDFC_FLESA_MASK                   0xFFFCu
#define M_CAN_XIDFC_FLESA_SHIFT                  2u
#define M_CAN_XIDFC_FLESA_WIDTH                  14u
#define M_CAN_XIDFC_FLESA(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_XIDFC_FLESA_SHIFT))&M_CAN_XIDFC_FLESA_MASK)
#define M_CAN_XIDFC_LSE_MASK                     0x7F0000u
#define M_CAN_XIDFC_LSE_SHIFT                    16u
#define M_CAN_XIDFC_LSE_WIDTH                    7u
#define M_CAN_XIDFC_LSE(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_XIDFC_LSE_SHIFT))&M_CAN_XIDFC_LSE_MASK)
/* XIDAM Bit Fields */
#define M_CAN_XIDAM_EIDM_MASK                    0x1FFFFFFFu
#define M_CAN_XIDAM_EIDM_SHIFT                   0u
#define M_CAN_XIDAM_EIDM_WIDTH                   29u
#define M_CAN_XIDAM_EIDM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_XIDAM_EIDM_SHIFT))&M_CAN_XIDAM_EIDM_MASK)
/* HPMS Bit Fields */
#define M_CAN_HPMS_BIDX_MASK                     0x3Fu
#define M_CAN_HPMS_BIDX_SHIFT                    0u
#define M_CAN_HPMS_BIDX_WIDTH                    6u
#define M_CAN_HPMS_BIDX(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_HPMS_BIDX_SHIFT))&M_CAN_HPMS_BIDX_MASK)
#define M_CAN_HPMS_MSI_MASK                      0xC0u
#define M_CAN_HPMS_MSI_SHIFT                     6u
#define M_CAN_HPMS_MSI_WIDTH                     2u
#define M_CAN_HPMS_MSI(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_HPMS_MSI_SHIFT))&M_CAN_HPMS_MSI_MASK)
#define M_CAN_HPMS_FIDX_MASK                     0x7F00u
#define M_CAN_HPMS_FIDX_SHIFT                    8u
#define M_CAN_HPMS_FIDX_WIDTH                    7u
#define M_CAN_HPMS_FIDX(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_HPMS_FIDX_SHIFT))&M_CAN_HPMS_FIDX_MASK)
#define M_CAN_HPMS_FLST_MASK                     0x8000u
#define M_CAN_HPMS_FLST_SHIFT                    15u
#define M_CAN_HPMS_FLST_WIDTH                    1u
#define M_CAN_HPMS_FLST(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_HPMS_FLST_SHIFT))&M_CAN_HPMS_FLST_MASK)
/* NDAT1 Bit Fields */
#define M_CAN_NDAT1_ND1_MASK                     0xFFFFFFFFu
#define M_CAN_NDAT1_ND1_SHIFT                    0u
#define M_CAN_NDAT1_ND1_WIDTH                    32u
#define M_CAN_NDAT1_ND1(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_NDAT1_ND1_SHIFT))&M_CAN_NDAT1_ND1_MASK)
/* NDAT2 Bit Fields */
#define M_CAN_NDAT2_ND2_MASK                     0xFFFFFFFFu
#define M_CAN_NDAT2_ND2_SHIFT                    0u
#define M_CAN_NDAT2_ND2_WIDTH                    32u
#define M_CAN_NDAT2_ND2(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_NDAT2_ND2_SHIFT))&M_CAN_NDAT2_ND2_MASK)
/* RXF0C Bit Fields */
#define M_CAN_RXF0C_F0SA_MASK                    0xFFFCu
#define M_CAN_RXF0C_F0SA_SHIFT                   2u
#define M_CAN_RXF0C_F0SA_WIDTH                   14u
#define M_CAN_RXF0C_F0SA(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0C_F0SA_SHIFT))&M_CAN_RXF0C_F0SA_MASK)
#define M_CAN_RXF0C_F0S_MASK                     0x7F0000u
#define M_CAN_RXF0C_F0S_SHIFT                    16u
#define M_CAN_RXF0C_F0S_WIDTH                    7u
#define M_CAN_RXF0C_F0S(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0C_F0S_SHIFT))&M_CAN_RXF0C_F0S_MASK)
#define M_CAN_RXF0C_F0WM_MASK                    0x7F000000u
#define M_CAN_RXF0C_F0WM_SHIFT                   24u
#define M_CAN_RXF0C_F0WM_WIDTH                   7u
#define M_CAN_RXF0C_F0WM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0C_F0WM_SHIFT))&M_CAN_RXF0C_F0WM_MASK)
#define M_CAN_RXF0C_F0OM_MASK                    0x80000000u
#define M_CAN_RXF0C_F0OM_SHIFT                   31u
#define M_CAN_RXF0C_F0OM_WIDTH                   1u
#define M_CAN_RXF0C_F0OM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0C_F0OM_SHIFT))&M_CAN_RXF0C_F0OM_MASK)
/* RXF0S Bit Fields */
#define M_CAN_RXF0S_F0FL_MASK                    0x7Fu
#define M_CAN_RXF0S_F0FL_SHIFT                   0u
#define M_CAN_RXF0S_F0FL_WIDTH                   7u
#define M_CAN_RXF0S_F0FL(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0S_F0FL_SHIFT))&M_CAN_RXF0S_F0FL_MASK)
#define M_CAN_RXF0S_F0GI_MASK                    0x3F00u
#define M_CAN_RXF0S_F0GI_SHIFT                   8u
#define M_CAN_RXF0S_F0GI_WIDTH                   6u
#define M_CAN_RXF0S_F0GI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0S_F0GI_SHIFT))&M_CAN_RXF0S_F0GI_MASK)
#define M_CAN_RXF0S_F0PI_MASK                    0x3F0000u
#define M_CAN_RXF0S_F0PI_SHIFT                   16u
#define M_CAN_RXF0S_F0PI_WIDTH                   6u
#define M_CAN_RXF0S_F0PI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0S_F0PI_SHIFT))&M_CAN_RXF0S_F0PI_MASK)
#define M_CAN_RXF0S_F0F_MASK                     0x1000000u
#define M_CAN_RXF0S_F0F_SHIFT                    24u
#define M_CAN_RXF0S_F0F_WIDTH                    1u
#define M_CAN_RXF0S_F0F(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0S_F0F_SHIFT))&M_CAN_RXF0S_F0F_MASK)
#define M_CAN_RXF0S_RF0L_MASK                    0x2000000u
#define M_CAN_RXF0S_RF0L_SHIFT                   25u
#define M_CAN_RXF0S_RF0L_WIDTH                   1u
#define M_CAN_RXF0S_RF0L(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0S_RF0L_SHIFT))&M_CAN_RXF0S_RF0L_MASK)
/* RXF0A Bit Fields */
#define M_CAN_RXF0A_F0AI_MASK                    0x3Fu
#define M_CAN_RXF0A_F0AI_SHIFT                   0u
#define M_CAN_RXF0A_F0AI_WIDTH                   6u
#define M_CAN_RXF0A_F0AI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF0A_F0AI_SHIFT))&M_CAN_RXF0A_F0AI_MASK)
/* RXBC Bit Fields */
#define M_CAN_RXBC_RBSA_MASK                     0xFFFCu
#define M_CAN_RXBC_RBSA_SHIFT                    2u
#define M_CAN_RXBC_RBSA_WIDTH                    14u
#define M_CAN_RXBC_RBSA(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXBC_RBSA_SHIFT))&M_CAN_RXBC_RBSA_MASK)
/* RXF1C Bit Fields */
#define M_CAN_RXF1C_F1SA_MASK                    0xFFFCu
#define M_CAN_RXF1C_F1SA_SHIFT                   2u
#define M_CAN_RXF1C_F1SA_WIDTH                   14u
#define M_CAN_RXF1C_F1SA(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1C_F1SA_SHIFT))&M_CAN_RXF1C_F1SA_MASK)
#define M_CAN_RXF1C_F1S_MASK                     0x7F0000u
#define M_CAN_RXF1C_F1S_SHIFT                    16u
#define M_CAN_RXF1C_F1S_WIDTH                    7u
#define M_CAN_RXF1C_F1S(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1C_F1S_SHIFT))&M_CAN_RXF1C_F1S_MASK)
#define M_CAN_RXF1C_F1WM_MASK                    0x7F000000u
#define M_CAN_RXF1C_F1WM_SHIFT                   24u
#define M_CAN_RXF1C_F1WM_WIDTH                   7u
#define M_CAN_RXF1C_F1WM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1C_F1WM_SHIFT))&M_CAN_RXF1C_F1WM_MASK)
#define M_CAN_RXF1C_F1OM_MASK                    0x80000000u
#define M_CAN_RXF1C_F1OM_SHIFT                   31u
#define M_CAN_RXF1C_F1OM_WIDTH                   1u
#define M_CAN_RXF1C_F1OM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1C_F1OM_SHIFT))&M_CAN_RXF1C_F1OM_MASK)
/* RXF1S Bit Fields */
#define M_CAN_RXF1S_F1FL_MASK                    0x7Fu
#define M_CAN_RXF1S_F1FL_SHIFT                   0u
#define M_CAN_RXF1S_F1FL_WIDTH                   7u
#define M_CAN_RXF1S_F1FL(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_F1FL_SHIFT))&M_CAN_RXF1S_F1FL_MASK)
#define M_CAN_RXF1S_F1GI_MASK                    0x3F00u
#define M_CAN_RXF1S_F1GI_SHIFT                   8u
#define M_CAN_RXF1S_F1GI_WIDTH                   6u
#define M_CAN_RXF1S_F1GI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_F1GI_SHIFT))&M_CAN_RXF1S_F1GI_MASK)
#define M_CAN_RXF1S_F1PI_MASK                    0x3F0000u
#define M_CAN_RXF1S_F1PI_SHIFT                   16u
#define M_CAN_RXF1S_F1PI_WIDTH                   6u
#define M_CAN_RXF1S_F1PI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_F1PI_SHIFT))&M_CAN_RXF1S_F1PI_MASK)
#define M_CAN_RXF1S_F1F_MASK                     0x1000000u
#define M_CAN_RXF1S_F1F_SHIFT                    24u
#define M_CAN_RXF1S_F1F_WIDTH                    1u
#define M_CAN_RXF1S_F1F(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_F1F_SHIFT))&M_CAN_RXF1S_F1F_MASK)
#define M_CAN_RXF1S_RF1L_MASK                    0x2000000u
#define M_CAN_RXF1S_RF1L_SHIFT                   25u
#define M_CAN_RXF1S_RF1L_WIDTH                   1u
#define M_CAN_RXF1S_RF1L(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_RF1L_SHIFT))&M_CAN_RXF1S_RF1L_MASK)
#define M_CAN_RXF1S_DMS_MASK                     0xC0000000u
#define M_CAN_RXF1S_DMS_SHIFT                    30u
#define M_CAN_RXF1S_DMS_WIDTH                    2u
#define M_CAN_RXF1S_DMS(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1S_DMS_SHIFT))&M_CAN_RXF1S_DMS_MASK)
/* RXF1A Bit Fields */
#define M_CAN_RXF1A_F1AI_MASK                    0x3Fu
#define M_CAN_RXF1A_F1AI_SHIFT                   0u
#define M_CAN_RXF1A_F1AI_WIDTH                   6u
#define M_CAN_RXF1A_F1AI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXF1A_F1AI_SHIFT))&M_CAN_RXF1A_F1AI_MASK)
/* RXESC Bit Fields */
#define M_CAN_RXESC_F0DS_MASK                    0x7u
#define M_CAN_RXESC_F0DS_SHIFT                   0u
#define M_CAN_RXESC_F0DS_WIDTH                   3u
#define M_CAN_RXESC_F0DS(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXESC_F0DS_SHIFT))&M_CAN_RXESC_F0DS_MASK)
#define M_CAN_RXESC_F1DS_MASK                    0x70u
#define M_CAN_RXESC_F1DS_SHIFT                   4u
#define M_CAN_RXESC_F1DS_WIDTH                   3u
#define M_CAN_RXESC_F1DS(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXESC_F1DS_SHIFT))&M_CAN_RXESC_F1DS_MASK)
#define M_CAN_RXESC_RBDS_MASK                    0x700u
#define M_CAN_RXESC_RBDS_SHIFT                   8u
#define M_CAN_RXESC_RBDS_WIDTH                   3u
#define M_CAN_RXESC_RBDS(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_RXESC_RBDS_SHIFT))&M_CAN_RXESC_RBDS_MASK)
/* TXBC Bit Fields */
#define M_CAN_TXBC_TBSA_MASK                     0xFFFCu
#define M_CAN_TXBC_TBSA_SHIFT                    2u
#define M_CAN_TXBC_TBSA_WIDTH                    14u
#define M_CAN_TXBC_TBSA(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBC_TBSA_SHIFT))&M_CAN_TXBC_TBSA_MASK)
#define M_CAN_TXBC_NDTB_MASK                     0x3F0000u
#define M_CAN_TXBC_NDTB_SHIFT                    16u
#define M_CAN_TXBC_NDTB_WIDTH                    6u
#define M_CAN_TXBC_NDTB(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBC_NDTB_SHIFT))&M_CAN_TXBC_NDTB_MASK)
#define M_CAN_TXBC_TFQS_MASK                     0x3F000000u
#define M_CAN_TXBC_TFQS_SHIFT                    24u
#define M_CAN_TXBC_TFQS_WIDTH                    6u
#define M_CAN_TXBC_TFQS(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBC_TFQS_SHIFT))&M_CAN_TXBC_TFQS_MASK)
#define M_CAN_TXBC_TFQM_MASK                     0x40000000u
#define M_CAN_TXBC_TFQM_SHIFT                    30u
#define M_CAN_TXBC_TFQM_WIDTH                    1u
#define M_CAN_TXBC_TFQM(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBC_TFQM_SHIFT))&M_CAN_TXBC_TFQM_MASK)
/* TXFQS Bit Fields */
#define M_CAN_TXFQS_TFFL_MASK                    0x3Fu
#define M_CAN_TXFQS_TFFL_SHIFT                   0u
#define M_CAN_TXFQS_TFFL_WIDTH                   6u
#define M_CAN_TXFQS_TFFL(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXFQS_TFFL_SHIFT))&M_CAN_TXFQS_TFFL_MASK)
#define M_CAN_TXFQS_TFGI_MASK                    0x1F00u
#define M_CAN_TXFQS_TFGI_SHIFT                   8u
#define M_CAN_TXFQS_TFGI_WIDTH                   5u
#define M_CAN_TXFQS_TFGI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXFQS_TFGI_SHIFT))&M_CAN_TXFQS_TFGI_MASK)
#define M_CAN_TXFQS_TFQPI_MASK                   0x1F0000u
#define M_CAN_TXFQS_TFQPI_SHIFT                  16u
#define M_CAN_TXFQS_TFQPI_WIDTH                  5u
#define M_CAN_TXFQS_TFQPI(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_TXFQS_TFQPI_SHIFT))&M_CAN_TXFQS_TFQPI_MASK)
#define M_CAN_TXFQS_TFQF_MASK                    0x200000u
#define M_CAN_TXFQS_TFQF_SHIFT                   21u
#define M_CAN_TXFQS_TFQF_WIDTH                   1u
#define M_CAN_TXFQS_TFQF(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXFQS_TFQF_SHIFT))&M_CAN_TXFQS_TFQF_MASK)
/* TXESC Bit Fields */
#define M_CAN_TXESC_TBDS_MASK                    0x7u
#define M_CAN_TXESC_TBDS_SHIFT                   0u
#define M_CAN_TXESC_TBDS_WIDTH                   3u
#define M_CAN_TXESC_TBDS(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXESC_TBDS_SHIFT))&M_CAN_TXESC_TBDS_MASK)
/* TXBRP Bit Fields */
#define M_CAN_TXBRP_TRP_MASK                     0xFFFFFFFFu
#define M_CAN_TXBRP_TRP_SHIFT                    0u
#define M_CAN_TXBRP_TRP_WIDTH                    32u
#define M_CAN_TXBRP_TRP(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBRP_TRP_SHIFT))&M_CAN_TXBRP_TRP_MASK)
/* TXBAR Bit Fields */
#define M_CAN_TXBAR_AR_MASK                      0xFFFFFFFFu
#define M_CAN_TXBAR_AR_SHIFT                     0u
#define M_CAN_TXBAR_AR_WIDTH                     32u
#define M_CAN_TXBAR_AR(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBAR_AR_SHIFT))&M_CAN_TXBAR_AR_MASK)
/* TXBCR Bit Fields */
#define M_CAN_TXBCR_CR_MASK                      0xFFFFFFFFu
#define M_CAN_TXBCR_CR_SHIFT                     0u
#define M_CAN_TXBCR_CR_WIDTH                     32u
#define M_CAN_TXBCR_CR(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBCR_CR_SHIFT))&M_CAN_TXBCR_CR_MASK)
/* TXBTO Bit Fields */
#define M_CAN_TXBTO_TO_MASK                      0xFFFFFFFFu
#define M_CAN_TXBTO_TO_SHIFT                     0u
#define M_CAN_TXBTO_TO_WIDTH                     32u
#define M_CAN_TXBTO_TO(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBTO_TO_SHIFT))&M_CAN_TXBTO_TO_MASK)
/* TXBCF Bit Fields */
#define M_CAN_TXBCF_CF_MASK                      0xFFFFFFFFu
#define M_CAN_TXBCF_CF_SHIFT                     0u
#define M_CAN_TXBCF_CF_WIDTH                     32u
#define M_CAN_TXBCF_CF(x)                        (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBCF_CF_SHIFT))&M_CAN_TXBCF_CF_MASK)
/* TXBTIE Bit Fields */
#define M_CAN_TXBTIE_TIE_MASK                    0xFFFFFFFFu
#define M_CAN_TXBTIE_TIE_SHIFT                   0u
#define M_CAN_TXBTIE_TIE_WIDTH                   32u
#define M_CAN_TXBTIE_TIE(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBTIE_TIE_SHIFT))&M_CAN_TXBTIE_TIE_MASK)
/* TXBCIE Bit Fields */
#define M_CAN_TXBCIE_CFIE_MASK                   0xFFFFFFFFu
#define M_CAN_TXBCIE_CFIE_SHIFT                  0u
#define M_CAN_TXBCIE_CFIE_WIDTH                  32u
#define M_CAN_TXBCIE_CFIE(x)                     (((uint32_t)(((uint32_t)(x))<<M_CAN_TXBCIE_CFIE_SHIFT))&M_CAN_TXBCIE_CFIE_MASK)
/* TXEFC Bit Fields */
#define M_CAN_TXEFC_EFSA_MASK                    0xFFFCu
#define M_CAN_TXEFC_EFSA_SHIFT                   2u
#define M_CAN_TXEFC_EFSA_WIDTH                   14u
#define M_CAN_TXEFC_EFSA(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFC_EFSA_SHIFT))&M_CAN_TXEFC_EFSA_MASK)
#define M_CAN_TXEFC_EFS_MASK                     0x3F0000u
#define M_CAN_TXEFC_EFS_SHIFT                    16u
#define M_CAN_TXEFC_EFS_WIDTH                    6u
#define M_CAN_TXEFC_EFS(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFC_EFS_SHIFT))&M_CAN_TXEFC_EFS_MASK)
#define M_CAN_TXEFC_EFWM_MASK                    0x3F000000u
#define M_CAN_TXEFC_EFWM_SHIFT                   24u
#define M_CAN_TXEFC_EFWM_WIDTH                   6u
#define M_CAN_TXEFC_EFWM(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFC_EFWM_SHIFT))&M_CAN_TXEFC_EFWM_MASK)
/* TXEFS Bit Fields */
#define M_CAN_TXEFS_EFFL_MASK                    0x3Fu
#define M_CAN_TXEFS_EFFL_SHIFT                   0u
#define M_CAN_TXEFS_EFFL_WIDTH                   6u
#define M_CAN_TXEFS_EFFL(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFS_EFFL_SHIFT))&M_CAN_TXEFS_EFFL_MASK)
#define M_CAN_TXEFS_EFGI_MASK                    0x1F00u
#define M_CAN_TXEFS_EFGI_SHIFT                   8u
#define M_CAN_TXEFS_EFGI_WIDTH                   5u
#define M_CAN_TXEFS_EFGI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFS_EFGI_SHIFT))&M_CAN_TXEFS_EFGI_MASK)
#define M_CAN_TXEFS_EFPI_MASK                    0x1F0000u
#define M_CAN_TXEFS_EFPI_SHIFT                   16u
#define M_CAN_TXEFS_EFPI_WIDTH                   5u
#define M_CAN_TXEFS_EFPI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFS_EFPI_SHIFT))&M_CAN_TXEFS_EFPI_MASK)
#define M_CAN_TXEFS_EFF_MASK                     0x1000000u
#define M_CAN_TXEFS_EFF_SHIFT                    24u
#define M_CAN_TXEFS_EFF_WIDTH                    1u
#define M_CAN_TXEFS_EFF(x)                       (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFS_EFF_SHIFT))&M_CAN_TXEFS_EFF_MASK)
#define M_CAN_TXEFS_TEFL_MASK                    0x2000000u
#define M_CAN_TXEFS_TEFL_SHIFT                   25u
#define M_CAN_TXEFS_TEFL_WIDTH                   1u
#define M_CAN_TXEFS_TEFL(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFS_TEFL_SHIFT))&M_CAN_TXEFS_TEFL_MASK)
/* TXEFA Bit Fields */
#define M_CAN_TXEFA_EFAI_MASK                    0x1Fu
#define M_CAN_TXEFA_EFAI_SHIFT                   0u
#define M_CAN_TXEFA_EFAI_WIDTH                   5u
#define M_CAN_TXEFA_EFAI(x)                      (((uint32_t)(((uint32_t)(x))<<M_CAN_TXEFA_EFAI_SHIFT))&M_CAN_TXEFA_EFAI_MASK)

/*!
 * @}
 */ /* end of group M_CAN_Register_Masks */


/*!
 * @}
 */ /* end of group M_CAN_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PASS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PASS_Peripheral_Access_Layer PASS Peripheral Access Layer
 * @{
 */


/** PASS - Size of Registers Arrays */
#define PASS_CIN_COUNT                           8u
#define PASS_PG_COUNT                            4u

/** PASS - Register Layout Typedef */
typedef struct {
  __I  uint32_t LCSTAT;                            /**< Life Cycle Status Register, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CHSEL;                             /**< Challenge Selector Register, offset: 0x8 */
       uint8_t RESERVED_1[4];
  __I  uint32_t CSTAT;                             /**< Challenge Status Register, offset: 0x10 */
       uint8_t RESERVED_2[12];
  __O  uint32_t CIN[PASS_CIN_COUNT];               /**< Challenge Input Register, array offset: 0x20, array step: 0x4 */
       uint8_t RESERVED_3[192];
  struct {                                         /* offset: 0x100, array step: 0x10 */
    __IO uint32_t LOCK0;                             /**< Password Group n - Lock 0 Status Register, array offset: 0x100, array step: 0x10 */
    __IO uint32_t LOCK1;                             /**< Password Group n - Lock 1 Status Register, array offset: 0x104, array step: 0x10 */
    __IO uint32_t LOCK2;                             /**< Password Group n - Lock 2 Status Register, array offset: 0x108, array step: 0x10 */
    __IO uint32_t LOCK3;                             /**< Password Group n - Lock 3 Status Register, array offset: 0x10C, array step: 0x10 */
  } PG[PASS_PG_COUNT];
} PASS_Type, *PASS_MemMapPtr;

 /** Number of instances of the PASS module. */
#define PASS_INSTANCE_COUNT                      (1u)


/* PASS - Peripheral instance base addresses */
/** Peripheral PASS base address */
#define PASS_BASE                                (0xFFFF4000u)
/** Peripheral PASS base pointer */
#define PASS                                     ((PASS_Type *)PASS_BASE)
/** Array initializer of PASS peripheral base addresses */
#define PASS_BASE_ADDRS                          { PASS_BASE }
/** Array initializer of PASS peripheral base pointers */
#define PASS_BASE_PTRS                           { PASS }

/* ----------------------------------------------------------------------------
   -- PASS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PASS_Register_Masks PASS Register Masks
 * @{
 */

/* LCSTAT Bit Fields */
#define PASS_LCSTAT_LIFE_MASK                    0x7u
#define PASS_LCSTAT_LIFE_SHIFT                   0u
#define PASS_LCSTAT_LIFE_WIDTH                   3u
#define PASS_LCSTAT_LIFE(x)                      (((uint32_t)(((uint32_t)(x))<<PASS_LCSTAT_LIFE_SHIFT))&PASS_LCSTAT_LIFE_MASK)
#define PASS_LCSTAT_JUN_MASK                     0x40000000u
#define PASS_LCSTAT_JUN_SHIFT                    30u
#define PASS_LCSTAT_JUN_WIDTH                    1u
#define PASS_LCSTAT_JUN(x)                       (((uint32_t)(((uint32_t)(x))<<PASS_LCSTAT_JUN_SHIFT))&PASS_LCSTAT_JUN_MASK)
#define PASS_LCSTAT_CNS_MASK                     0x80000000u
#define PASS_LCSTAT_CNS_SHIFT                    31u
#define PASS_LCSTAT_CNS_WIDTH                    1u
#define PASS_LCSTAT_CNS(x)                       (((uint32_t)(((uint32_t)(x))<<PASS_LCSTAT_CNS_SHIFT))&PASS_LCSTAT_CNS_MASK)
/* CHSEL Bit Fields */
#define PASS_CHSEL_GRP_MASK                      0x3u
#define PASS_CHSEL_GRP_SHIFT                     0u
#define PASS_CHSEL_GRP_WIDTH                     2u
#define PASS_CHSEL_GRP(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_CHSEL_GRP_SHIFT))&PASS_CHSEL_GRP_MASK)
/* CSTAT Bit Fields */
#define PASS_CSTAT_CMST_MASK                     0xFu
#define PASS_CSTAT_CMST_SHIFT                    0u
#define PASS_CSTAT_CMST_WIDTH                    4u
#define PASS_CSTAT_CMST(x)                       (((uint32_t)(((uint32_t)(x))<<PASS_CSTAT_CMST_SHIFT))&PASS_CSTAT_CMST_MASK)
/* CIN Bit Fields */
#define PASS_CIN_PW32_MASK                       0xFFFFFFFFu
#define PASS_CIN_PW32_SHIFT                      0u
#define PASS_CIN_PW32_WIDTH                      32u
#define PASS_CIN_PW32(x)                         (((uint32_t)(((uint32_t)(x))<<PASS_CIN_PW32_SHIFT))&PASS_CIN_PW32_MASK)
/* LOCK0 Bit Fields */
#define PASS_LOCK0_MIDLOCK_MASK                  0xFFFFu
#define PASS_LOCK0_MIDLOCK_SHIFT                 0u
#define PASS_LOCK0_MIDLOCK_WIDTH                 16u
#define PASS_LOCK0_MIDLOCK(x)                    (((uint32_t)(((uint32_t)(x))<<PASS_LOCK0_MIDLOCK_SHIFT))&PASS_LOCK0_MIDLOCK_MASK)
#define PASS_LOCK0_LOWLOCK_MASK                  0x3FFF0000u
#define PASS_LOCK0_LOWLOCK_SHIFT                 16u
#define PASS_LOCK0_LOWLOCK_WIDTH                 14u
#define PASS_LOCK0_LOWLOCK(x)                    (((uint32_t)(((uint32_t)(x))<<PASS_LOCK0_LOWLOCK_SHIFT))&PASS_LOCK0_LOWLOCK_MASK)
#define PASS_LOCK0_TSLOCK_MASK                   0x80000000u
#define PASS_LOCK0_TSLOCK_SHIFT                  31u
#define PASS_LOCK0_TSLOCK_WIDTH                  1u
#define PASS_LOCK0_TSLOCK(x)                     (((uint32_t)(((uint32_t)(x))<<PASS_LOCK0_TSLOCK_SHIFT))&PASS_LOCK0_TSLOCK_MASK)
/* LOCK1 Bit Fields */
#define PASS_LOCK1_HIGHLOCK_MASK                 0xFFFFu
#define PASS_LOCK1_HIGHLOCK_SHIFT                0u
#define PASS_LOCK1_HIGHLOCK_WIDTH                16u
#define PASS_LOCK1_HIGHLOCK(x)                   (((uint32_t)(((uint32_t)(x))<<PASS_LOCK1_HIGHLOCK_SHIFT))&PASS_LOCK1_HIGHLOCK_MASK)
/* LOCK2 Bit Fields */
#define PASS_LOCK2_L_256LCK_MASK                 0xFFFFFFFFu
#define PASS_LOCK2_L_256LCK_SHIFT                0u
#define PASS_LOCK2_L_256LCK_WIDTH                32u
#define PASS_LOCK2_L_256LCK(x)                   (((uint32_t)(((uint32_t)(x))<<PASS_LOCK2_L_256LCK_SHIFT))&PASS_LOCK2_L_256LCK_MASK)
/* LOCK3 Bit Fields */
#define PASS_LOCK3_U_256LCK_MASK                 0xFFFFu
#define PASS_LOCK3_U_256LCK_SHIFT                0u
#define PASS_LOCK3_U_256LCK_WIDTH                16u
#define PASS_LOCK3_U_256LCK(x)                   (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_U_256LCK_SHIFT))&PASS_LOCK3_U_256LCK_MASK)
#define PASS_LOCK3_RL0_MASK                      0x10000u
#define PASS_LOCK3_RL0_SHIFT                     16u
#define PASS_LOCK3_RL0_WIDTH                     1u
#define PASS_LOCK3_RL0(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_RL0_SHIFT))&PASS_LOCK3_RL0_MASK)
#define PASS_LOCK3_RL1_MASK                      0x20000u
#define PASS_LOCK3_RL1_SHIFT                     17u
#define PASS_LOCK3_RL1_WIDTH                     1u
#define PASS_LOCK3_RL1(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_RL1_SHIFT))&PASS_LOCK3_RL1_MASK)
#define PASS_LOCK3_RL2_MASK                      0x40000u
#define PASS_LOCK3_RL2_SHIFT                     18u
#define PASS_LOCK3_RL2_WIDTH                     1u
#define PASS_LOCK3_RL2(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_RL2_SHIFT))&PASS_LOCK3_RL2_MASK)
#define PASS_LOCK3_RL3_MASK                      0x80000u
#define PASS_LOCK3_RL3_SHIFT                     19u
#define PASS_LOCK3_RL3_WIDTH                     1u
#define PASS_LOCK3_RL3(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_RL3_SHIFT))&PASS_LOCK3_RL3_MASK)
#define PASS_LOCK3_MSTR_MASK                     0xF000000u
#define PASS_LOCK3_MSTR_SHIFT                    24u
#define PASS_LOCK3_MSTR_WIDTH                    4u
#define PASS_LOCK3_MSTR(x)                       (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_MSTR_SHIFT))&PASS_LOCK3_MSTR_MASK)
#define PASS_LOCK3_MO_MASK                       0x20000000u
#define PASS_LOCK3_MO_SHIFT                      29u
#define PASS_LOCK3_MO_WIDTH                      1u
#define PASS_LOCK3_MO(x)                         (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_MO_SHIFT))&PASS_LOCK3_MO_MASK)
#define PASS_LOCK3_DBL_MASK                      0x40000000u
#define PASS_LOCK3_DBL_SHIFT                     30u
#define PASS_LOCK3_DBL_WIDTH                     1u
#define PASS_LOCK3_DBL(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_DBL_SHIFT))&PASS_LOCK3_DBL_MASK)
#define PASS_LOCK3_PGL_MASK                      0x80000000u
#define PASS_LOCK3_PGL_SHIFT                     31u
#define PASS_LOCK3_PGL_WIDTH                     1u
#define PASS_LOCK3_PGL(x)                        (((uint32_t)(((uint32_t)(x))<<PASS_LOCK3_PGL_SHIFT))&PASS_LOCK3_PGL_MASK)

/*!
 * @}
 */ /* end of group PASS_Register_Masks */


/*!
 * @}
 */ /* end of group PASS_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PCM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCM_Peripheral_Access_Layer PCM Peripheral Access Layer
 * @{
 */


/** PCM - Size of Registers Arrays */

/** PCM - Register Layout Typedef */
typedef struct {
  __IO uint32_t FBOMCR;                            /**< FEC Burst Optimization Master Control Register, offset: 0x0 */
  __IO uint32_t IAHB_BE1;                          /**< Bus Bridge Configuration Register 1, offset: 0x4 */
  __IO uint32_t IAHB_BE2;                          /**< Bus Bridge Configuration Register 2, offset: 0x8 */
} PCM_Type, *PCM_MemMapPtr;

 /** Number of instances of the PCM module. */
#define PCM_INSTANCE_COUNT                       (1u)


/* PCM - Peripheral instance base addresses */
/** Peripheral PCM base address */
#define PCM_BASE                                 (0xFFF6C000u)
/** Peripheral PCM base pointer */
#define PCM                                      ((PCM_Type *)PCM_BASE)
/** Array initializer of PCM peripheral base addresses */
#define PCM_BASE_ADDRS                           { PCM_BASE }
/** Array initializer of PCM peripheral base pointers */
#define PCM_BASE_PTRS                            { PCM }

/* ----------------------------------------------------------------------------
   -- PCM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCM_Register_Masks PCM Register Masks
 * @{
 */

/* FBOMCR Bit Fields */
#define PCM_FBOMCR_FXSBE_MASK                    0xFFu
#define PCM_FBOMCR_FXSBE_SHIFT                   0u
#define PCM_FBOMCR_FXSBE_WIDTH                   8u
#define PCM_FBOMCR_FXSBE(x)                      (((uint32_t)(((uint32_t)(x))<<PCM_FBOMCR_FXSBE_SHIFT))&PCM_FBOMCR_FXSBE_MASK)
#define PCM_FBOMCR_RBEN_MASK                     0x100u
#define PCM_FBOMCR_RBEN_SHIFT                    8u
#define PCM_FBOMCR_RBEN_WIDTH                    1u
#define PCM_FBOMCR_RBEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCM_FBOMCR_RBEN_SHIFT))&PCM_FBOMCR_RBEN_MASK)
#define PCM_FBOMCR_WBEN_MASK                     0x200u
#define PCM_FBOMCR_WBEN_SHIFT                    9u
#define PCM_FBOMCR_WBEN_WIDTH                    1u
#define PCM_FBOMCR_WBEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCM_FBOMCR_WBEN_SHIFT))&PCM_FBOMCR_WBEN_MASK)
#define PCM_FBOMCR_ACCERR_MASK                   0x400u
#define PCM_FBOMCR_ACCERR_SHIFT                  10u
#define PCM_FBOMCR_ACCERR_WIDTH                  1u
#define PCM_FBOMCR_ACCERR(x)                     (((uint32_t)(((uint32_t)(x))<<PCM_FBOMCR_ACCERR_SHIFT))&PCM_FBOMCR_ACCERR_MASK)
/* IAHB_BE1 Bit Fields */
#define PCM_IAHB_BE1_BWE_CORE0_I_MASK            0x1u
#define PCM_IAHB_BE1_BWE_CORE0_I_SHIFT           0u
#define PCM_IAHB_BE1_BWE_CORE0_I_WIDTH           1u
#define PCM_IAHB_BE1_BWE_CORE0_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BWE_CORE0_I_SHIFT))&PCM_IAHB_BE1_BWE_CORE0_I_MASK)
#define PCM_IAHB_BE1_BRE_CORE0_I_MASK            0x2u
#define PCM_IAHB_BE1_BRE_CORE0_I_SHIFT           1u
#define PCM_IAHB_BE1_BRE_CORE0_I_WIDTH           1u
#define PCM_IAHB_BE1_BRE_CORE0_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BRE_CORE0_I_SHIFT))&PCM_IAHB_BE1_BRE_CORE0_I_MASK)
#define PCM_IAHB_BE1_PRE_CORE0_I_MASK            0x4u
#define PCM_IAHB_BE1_PRE_CORE0_I_SHIFT           2u
#define PCM_IAHB_BE1_PRE_CORE0_I_WIDTH           1u
#define PCM_IAHB_BE1_PRE_CORE0_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_PRE_CORE0_I_SHIFT))&PCM_IAHB_BE1_PRE_CORE0_I_MASK)
#define PCM_IAHB_BE1_BWE_CORE0_D_MASK            0x100u
#define PCM_IAHB_BE1_BWE_CORE0_D_SHIFT           8u
#define PCM_IAHB_BE1_BWE_CORE0_D_WIDTH           1u
#define PCM_IAHB_BE1_BWE_CORE0_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BWE_CORE0_D_SHIFT))&PCM_IAHB_BE1_BWE_CORE0_D_MASK)
#define PCM_IAHB_BE1_BRE_CORE0_D_MASK            0x200u
#define PCM_IAHB_BE1_BRE_CORE0_D_SHIFT           9u
#define PCM_IAHB_BE1_BRE_CORE0_D_WIDTH           1u
#define PCM_IAHB_BE1_BRE_CORE0_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BRE_CORE0_D_SHIFT))&PCM_IAHB_BE1_BRE_CORE0_D_MASK)
#define PCM_IAHB_BE1_PRE_CORE0_D_MASK            0x400u
#define PCM_IAHB_BE1_PRE_CORE0_D_SHIFT           10u
#define PCM_IAHB_BE1_PRE_CORE0_D_WIDTH           1u
#define PCM_IAHB_BE1_PRE_CORE0_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_PRE_CORE0_D_SHIFT))&PCM_IAHB_BE1_PRE_CORE0_D_MASK)
#define PCM_IAHB_BE1_BWE_CORE1_I_MASK            0x10000u
#define PCM_IAHB_BE1_BWE_CORE1_I_SHIFT           16u
#define PCM_IAHB_BE1_BWE_CORE1_I_WIDTH           1u
#define PCM_IAHB_BE1_BWE_CORE1_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BWE_CORE1_I_SHIFT))&PCM_IAHB_BE1_BWE_CORE1_I_MASK)
#define PCM_IAHB_BE1_BRE_CORE1_I_MASK            0x20000u
#define PCM_IAHB_BE1_BRE_CORE1_I_SHIFT           17u
#define PCM_IAHB_BE1_BRE_CORE1_I_WIDTH           1u
#define PCM_IAHB_BE1_BRE_CORE1_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BRE_CORE1_I_SHIFT))&PCM_IAHB_BE1_BRE_CORE1_I_MASK)
#define PCM_IAHB_BE1_PRE_CORE1_I_MASK            0x40000u
#define PCM_IAHB_BE1_PRE_CORE1_I_SHIFT           18u
#define PCM_IAHB_BE1_PRE_CORE1_I_WIDTH           1u
#define PCM_IAHB_BE1_PRE_CORE1_I(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_PRE_CORE1_I_SHIFT))&PCM_IAHB_BE1_PRE_CORE1_I_MASK)
#define PCM_IAHB_BE1_BWE_CORE1_D_MASK            0x1000000u
#define PCM_IAHB_BE1_BWE_CORE1_D_SHIFT           24u
#define PCM_IAHB_BE1_BWE_CORE1_D_WIDTH           1u
#define PCM_IAHB_BE1_BWE_CORE1_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BWE_CORE1_D_SHIFT))&PCM_IAHB_BE1_BWE_CORE1_D_MASK)
#define PCM_IAHB_BE1_BRE_CORE1_D_MASK            0x2000000u
#define PCM_IAHB_BE1_BRE_CORE1_D_SHIFT           25u
#define PCM_IAHB_BE1_BRE_CORE1_D_WIDTH           1u
#define PCM_IAHB_BE1_BRE_CORE1_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_BRE_CORE1_D_SHIFT))&PCM_IAHB_BE1_BRE_CORE1_D_MASK)
#define PCM_IAHB_BE1_PRE_CORE1_D_MASK            0x4000000u
#define PCM_IAHB_BE1_PRE_CORE1_D_SHIFT           26u
#define PCM_IAHB_BE1_PRE_CORE1_D_WIDTH           1u
#define PCM_IAHB_BE1_PRE_CORE1_D(x)              (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE1_PRE_CORE1_D_SHIFT))&PCM_IAHB_BE1_PRE_CORE1_D_MASK)
/* IAHB_BE2 Bit Fields */
#define PCM_IAHB_BE2_BWE_DMA_A_MASK              0x1u
#define PCM_IAHB_BE2_BWE_DMA_A_SHIFT             0u
#define PCM_IAHB_BE2_BWE_DMA_A_WIDTH             1u
#define PCM_IAHB_BE2_BWE_DMA_A(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BWE_DMA_A_SHIFT))&PCM_IAHB_BE2_BWE_DMA_A_MASK)
#define PCM_IAHB_BE2_BRE_DMA_A_MASK              0x2u
#define PCM_IAHB_BE2_BRE_DMA_A_SHIFT             1u
#define PCM_IAHB_BE2_BRE_DMA_A_WIDTH             1u
#define PCM_IAHB_BE2_BRE_DMA_A(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BRE_DMA_A_SHIFT))&PCM_IAHB_BE2_BRE_DMA_A_MASK)
#define PCM_IAHB_BE2_PRE_DMA_A_MASK              0x4u
#define PCM_IAHB_BE2_PRE_DMA_A_SHIFT             2u
#define PCM_IAHB_BE2_PRE_DMA_A_WIDTH             1u
#define PCM_IAHB_BE2_PRE_DMA_A(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_PRE_DMA_A_SHIFT))&PCM_IAHB_BE2_PRE_DMA_A_MASK)
#define PCM_IAHB_BE2_BWE_DMA_B_MASK              0x100u
#define PCM_IAHB_BE2_BWE_DMA_B_SHIFT             8u
#define PCM_IAHB_BE2_BWE_DMA_B_WIDTH             1u
#define PCM_IAHB_BE2_BWE_DMA_B(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BWE_DMA_B_SHIFT))&PCM_IAHB_BE2_BWE_DMA_B_MASK)
#define PCM_IAHB_BE2_BRE_DMA_B_MASK              0x200u
#define PCM_IAHB_BE2_BRE_DMA_B_SHIFT             9u
#define PCM_IAHB_BE2_BRE_DMA_B_WIDTH             1u
#define PCM_IAHB_BE2_BRE_DMA_B(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BRE_DMA_B_SHIFT))&PCM_IAHB_BE2_BRE_DMA_B_MASK)
#define PCM_IAHB_BE2_PRE_DMA_B_MASK              0x400u
#define PCM_IAHB_BE2_PRE_DMA_B_SHIFT             10u
#define PCM_IAHB_BE2_PRE_DMA_B_WIDTH             1u
#define PCM_IAHB_BE2_PRE_DMA_B(x)                (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_PRE_DMA_B_SHIFT))&PCM_IAHB_BE2_PRE_DMA_B_MASK)
#define PCM_IAHB_BE2_BWE_M6_MASK                 0x10000u
#define PCM_IAHB_BE2_BWE_M6_SHIFT                16u
#define PCM_IAHB_BE2_BWE_M6_WIDTH                1u
#define PCM_IAHB_BE2_BWE_M6(x)                   (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BWE_M6_SHIFT))&PCM_IAHB_BE2_BWE_M6_MASK)
#define PCM_IAHB_BE2_BRE_M6_MASK                 0x20000u
#define PCM_IAHB_BE2_BRE_M6_SHIFT                17u
#define PCM_IAHB_BE2_BRE_M6_WIDTH                1u
#define PCM_IAHB_BE2_BRE_M6(x)                   (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BRE_M6_SHIFT))&PCM_IAHB_BE2_BRE_M6_MASK)
#define PCM_IAHB_BE2_PRE_M6_MASK                 0x40000u
#define PCM_IAHB_BE2_PRE_M6_SHIFT                18u
#define PCM_IAHB_BE2_PRE_M6_WIDTH                1u
#define PCM_IAHB_BE2_PRE_M6(x)                   (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_PRE_M6_SHIFT))&PCM_IAHB_BE2_PRE_M6_MASK)
#define PCM_IAHB_BE2_BWE_FEC_MASK                0x1000000u
#define PCM_IAHB_BE2_BWE_FEC_SHIFT               24u
#define PCM_IAHB_BE2_BWE_FEC_WIDTH               1u
#define PCM_IAHB_BE2_BWE_FEC(x)                  (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BWE_FEC_SHIFT))&PCM_IAHB_BE2_BWE_FEC_MASK)
#define PCM_IAHB_BE2_BRE_FEC_MASK                0x2000000u
#define PCM_IAHB_BE2_BRE_FEC_SHIFT               25u
#define PCM_IAHB_BE2_BRE_FEC_WIDTH               1u
#define PCM_IAHB_BE2_BRE_FEC(x)                  (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_BRE_FEC_SHIFT))&PCM_IAHB_BE2_BRE_FEC_MASK)
#define PCM_IAHB_BE2_PRE_FEC_MASK                0x4000000u
#define PCM_IAHB_BE2_PRE_FEC_SHIFT               26u
#define PCM_IAHB_BE2_PRE_FEC_WIDTH               1u
#define PCM_IAHB_BE2_PRE_FEC(x)                  (((uint32_t)(((uint32_t)(x))<<PCM_IAHB_BE2_PRE_FEC_SHIFT))&PCM_IAHB_BE2_PRE_FEC_MASK)

/*!
 * @}
 */ /* end of group PCM_Register_Masks */


/*!
 * @}
 */ /* end of group PCM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PCS_0 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCS_0_Peripheral_Access_Layer PCS_0 Peripheral Access Layer
 * @{
 */


/** PCS_0 - Size of Registers Arrays */

/** PCS_0 - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[1792];
  __IO uint32_t SDUR;                              /**< PCS Switch Duration Register, offset: 0x700 */
  __IO uint32_t DIVC1;                             /**< PCS Divider Change Register for XOSC, offset: 0x704 */
  __IO uint32_t DIVE1;                             /**< PCS Divider End Register for XOSC, offset: 0x708 */
  __IO uint32_t DIVS1;                             /**< PCS Divider Start Register for XOSC, offset: 0x70C */
  __IO uint32_t DIVC2;                             /**< PCS Divider Change Register for PLL1, offset: 0x710 */
  __IO uint32_t DIVE2;                             /**< PCS Divider End Register for PLL1, offset: 0x714 */
  __IO uint32_t DIVS2;                             /**< PCS Divider Start Register for PLL1, offset: 0x718 */
  __IO uint32_t DIVC3;                             /**< PCS Divider Change Register for PLL0, offset: 0x71C */
  __IO uint32_t DIVE3;                             /**< PCS Divider End Register for PLL0, offset: 0x720 */
  __IO uint32_t DIVS3;                             /**< PCS Divider Start Register for PLL0, offset: 0x724 */
} PCS_0_Type, *PCS_0_MemMapPtr;

 /** Number of instances of the PCS_0 module. */
#define PCS_0_INSTANCE_COUNT                     (1u)


/* PCS_0 - Peripheral instance base addresses */
/** Peripheral PCS_0 base address */
#define PCS_0_BASE                               (0xFFE70000u)
/** Peripheral PCS_0 base pointer */
#define PCS_0                                    ((PCS_0_Type *)PCS_0_BASE)
/** Array initializer of PCS_0 peripheral base addresses */
#define PCS_0_BASE_ADDRS                         { PCS_0_BASE }
/** Array initializer of PCS_0 peripheral base pointers */
#define PCS_0_BASE_PTRS                          { PCS_0 }

/* ----------------------------------------------------------------------------
   -- PCS_0 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCS_0_Register_Masks PCS_0 Register Masks
 * @{
 */

/* SDUR Bit Fields */
#define PCS_0_SDUR_SDUR_MASK                     0xFF000000u
#define PCS_0_SDUR_SDUR_SHIFT                    24u
#define PCS_0_SDUR_SDUR_WIDTH                    8u
#define PCS_0_SDUR_SDUR(x)                       (((uint32_t)(((uint32_t)(x))<<PCS_0_SDUR_SDUR_SHIFT))&PCS_0_SDUR_SDUR_MASK)
/* DIVC1 Bit Fields */
#define PCS_0_DIVC1_RATE_MASK                    0xFFu
#define PCS_0_DIVC1_RATE_SHIFT                   0u
#define PCS_0_DIVC1_RATE_WIDTH                   8u
#define PCS_0_DIVC1_RATE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC1_RATE_SHIFT))&PCS_0_DIVC1_RATE_MASK)
#define PCS_0_DIVC1_INIT_MASK                    0xFFFF0000u
#define PCS_0_DIVC1_INIT_SHIFT                   16u
#define PCS_0_DIVC1_INIT_WIDTH                   16u
#define PCS_0_DIVC1_INIT(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC1_INIT_SHIFT))&PCS_0_DIVC1_INIT_MASK)
/* DIVE1 Bit Fields */
#define PCS_0_DIVE1_DIVE_MASK                    0xFFFFFu
#define PCS_0_DIVE1_DIVE_SHIFT                   0u
#define PCS_0_DIVE1_DIVE_WIDTH                   20u
#define PCS_0_DIVE1_DIVE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVE1_DIVE_SHIFT))&PCS_0_DIVE1_DIVE_MASK)
/* DIVS1 Bit Fields */
#define PCS_0_DIVS1_DIVS_MASK                    0xFFFFFu
#define PCS_0_DIVS1_DIVS_SHIFT                   0u
#define PCS_0_DIVS1_DIVS_WIDTH                   20u
#define PCS_0_DIVS1_DIVS(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVS1_DIVS_SHIFT))&PCS_0_DIVS1_DIVS_MASK)
/* DIVC2 Bit Fields */
#define PCS_0_DIVC2_RATE_MASK                    0xFFu
#define PCS_0_DIVC2_RATE_SHIFT                   0u
#define PCS_0_DIVC2_RATE_WIDTH                   8u
#define PCS_0_DIVC2_RATE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC2_RATE_SHIFT))&PCS_0_DIVC2_RATE_MASK)
#define PCS_0_DIVC2_INIT_MASK                    0xFFFF0000u
#define PCS_0_DIVC2_INIT_SHIFT                   16u
#define PCS_0_DIVC2_INIT_WIDTH                   16u
#define PCS_0_DIVC2_INIT(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC2_INIT_SHIFT))&PCS_0_DIVC2_INIT_MASK)
/* DIVE2 Bit Fields */
#define PCS_0_DIVE2_DIVE_MASK                    0xFFFFFu
#define PCS_0_DIVE2_DIVE_SHIFT                   0u
#define PCS_0_DIVE2_DIVE_WIDTH                   20u
#define PCS_0_DIVE2_DIVE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVE2_DIVE_SHIFT))&PCS_0_DIVE2_DIVE_MASK)
/* DIVS2 Bit Fields */
#define PCS_0_DIVS2_DIVS_MASK                    0xFFFFFu
#define PCS_0_DIVS2_DIVS_SHIFT                   0u
#define PCS_0_DIVS2_DIVS_WIDTH                   20u
#define PCS_0_DIVS2_DIVS(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVS2_DIVS_SHIFT))&PCS_0_DIVS2_DIVS_MASK)
/* DIVC3 Bit Fields */
#define PCS_0_DIVC3_RATE_MASK                    0xFFu
#define PCS_0_DIVC3_RATE_SHIFT                   0u
#define PCS_0_DIVC3_RATE_WIDTH                   8u
#define PCS_0_DIVC3_RATE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC3_RATE_SHIFT))&PCS_0_DIVC3_RATE_MASK)
#define PCS_0_DIVC3_INIT_MASK                    0xFFFF0000u
#define PCS_0_DIVC3_INIT_SHIFT                   16u
#define PCS_0_DIVC3_INIT_WIDTH                   16u
#define PCS_0_DIVC3_INIT(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVC3_INIT_SHIFT))&PCS_0_DIVC3_INIT_MASK)
/* DIVE3 Bit Fields */
#define PCS_0_DIVE3_DIVE_MASK                    0xFFFFFu
#define PCS_0_DIVE3_DIVE_SHIFT                   0u
#define PCS_0_DIVE3_DIVE_WIDTH                   20u
#define PCS_0_DIVE3_DIVE(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVE3_DIVE_SHIFT))&PCS_0_DIVE3_DIVE_MASK)
/* DIVS3 Bit Fields */
#define PCS_0_DIVS3_DIVS_MASK                    0xFFFFFu
#define PCS_0_DIVS3_DIVS_SHIFT                   0u
#define PCS_0_DIVS3_DIVS_WIDTH                   20u
#define PCS_0_DIVS3_DIVS(x)                      (((uint32_t)(((uint32_t)(x))<<PCS_0_DIVS3_DIVS_SHIFT))&PCS_0_DIVS3_DIVS_MASK)

/*!
 * @}
 */ /* end of group PCS_0_Register_Masks */


/*!
 * @}
 */ /* end of group PCS_0_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCU_Peripheral_Access_Layer PCU Peripheral Access Layer
 * @{
 */


/** PCU - Size of Registers Arrays */
#define PCU_EAR_EDR_COUNT                        2u
#define PCU_IR_COUNT                             2u

/** PCU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CESR;                              /**< PCU Configuration and Error Status Register, offset: 0x0 */
       uint8_t RESERVED_0[12];
  struct {                                         /* offset: 0x10, array step: 0x10 */
    __I  uint32_t EAR;                               /**< PCU Error Address Register, Core n, array offset: 0x10, array step: 0x10 */
    __I  uint32_t EDR;                               /**< PCU Error Detail Register, Core n, array offset: 0x14, array step: 0x10 */
         uint8_t RESERVED_0[8];
  } EAR_EDR[PCU_EAR_EDR_COUNT];
  __IO uint32_t IR[PCU_IR_COUNT];                  /**< PCU Interrupt Register, Core n, array offset: 0x30, array step: 0x4 */
} PCU_Type, *PCU_MemMapPtr;

 /** Number of instances of the PCU module. */
#define PCU_INSTANCE_COUNT                       (1u)


/* PCU - Peripheral instance base addresses */
/** Peripheral PCU base address */
#define PCU_BASE                                 (0xFFF50000u)
/** Peripheral PCU base pointer */
#define PCU                                      ((PCU_Type *)PCU_BASE)
/** Array initializer of PCU peripheral base addresses */
#define PCU_BASE_ADDRS                           { PCU_BASE }
/** Array initializer of PCU peripheral base pointers */
#define PCU_BASE_PTRS                            { PCU }

/* ----------------------------------------------------------------------------
   -- PCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PCU_Register_Masks PCU Register Masks
 * @{
 */

/* CESR Bit Fields */
#define PCU_CESR_ENB_MASK                        0x1u
#define PCU_CESR_ENB_SHIFT                       0u
#define PCU_CESR_ENB_WIDTH                       1u
#define PCU_CESR_ENB(x)                          (((uint32_t)(((uint32_t)(x))<<PCU_CESR_ENB_SHIFT))&PCU_CESR_ENB_MASK)
#define PCU_CESR_SRST_EN_MASK                    0x2u
#define PCU_CESR_SRST_EN_SHIFT                   1u
#define PCU_CESR_SRST_EN_WIDTH                   1u
#define PCU_CESR_SRST_EN(x)                      (((uint32_t)(((uint32_t)(x))<<PCU_CESR_SRST_EN_SHIFT))&PCU_CESR_SRST_EN_MASK)
#define PCU_CESR_CP0DS_MASK                      0x70u
#define PCU_CESR_CP0DS_SHIFT                     4u
#define PCU_CESR_CP0DS_WIDTH                     3u
#define PCU_CESR_CP0DS(x)                        (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP0DS_SHIFT))&PCU_CESR_CP0DS_MASK)
#define PCU_CESR_CP1DS_MASK                      0x380u
#define PCU_CESR_CP1DS_SHIFT                     7u
#define PCU_CESR_CP1DS_WIDTH                     3u
#define PCU_CESR_CP1DS(x)                        (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP1DS_SHIFT))&PCU_CESR_CP1DS_MASK)
#define PCU_CESR_M0WMEN_MASK                     0x1000u
#define PCU_CESR_M0WMEN_SHIFT                    12u
#define PCU_CESR_M0WMEN_WIDTH                    1u
#define PCU_CESR_M0WMEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_M0WMEN_SHIFT))&PCU_CESR_M0WMEN_MASK)
#define PCU_CESR_M1WMEN_MASK                     0x2000u
#define PCU_CESR_M1WMEN_SHIFT                    13u
#define PCU_CESR_M1WMEN_WIDTH                    1u
#define PCU_CESR_M1WMEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_M1WMEN_SHIFT))&PCU_CESR_M1WMEN_MASK)
#define PCU_CESR_M2WMEN_MASK                     0x4000u
#define PCU_CESR_M2WMEN_SHIFT                    14u
#define PCU_CESR_M2WMEN_WIDTH                    1u
#define PCU_CESR_M2WMEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_M2WMEN_SHIFT))&PCU_CESR_M2WMEN_MASK)
#define PCU_CESR_M3WMEN_MASK                     0x8000u
#define PCU_CESR_M3WMEN_SHIFT                    15u
#define PCU_CESR_M3WMEN_WIDTH                    1u
#define PCU_CESR_M3WMEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_M3WMEN_SHIFT))&PCU_CESR_M3WMEN_MASK)
#define PCU_CESR_CP0IEN_MASK                     0x100000u
#define PCU_CESR_CP0IEN_SHIFT                    20u
#define PCU_CESR_CP0IEN_WIDTH                    1u
#define PCU_CESR_CP0IEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP0IEN_SHIFT))&PCU_CESR_CP0IEN_MASK)
#define PCU_CESR_CP1IEN_MASK                     0x200000u
#define PCU_CESR_CP1IEN_SHIFT                    21u
#define PCU_CESR_CP1IEN_WIDTH                    1u
#define PCU_CESR_CP1IEN(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP1IEN_SHIFT))&PCU_CESR_CP1IEN_MASK)
#define PCU_CESR_CP0IDLE_MASK                    0x1000000u
#define PCU_CESR_CP0IDLE_SHIFT                   24u
#define PCU_CESR_CP0IDLE_WIDTH                   1u
#define PCU_CESR_CP0IDLE(x)                      (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP0IDLE_SHIFT))&PCU_CESR_CP0IDLE_MASK)
#define PCU_CESR_CP1IDLE_MASK                    0x2000000u
#define PCU_CESR_CP1IDLE_SHIFT                   25u
#define PCU_CESR_CP1IDLE_WIDTH                   1u
#define PCU_CESR_CP1IDLE(x)                      (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP1IDLE_SHIFT))&PCU_CESR_CP1IDLE_MASK)
#define PCU_CESR_SRST_FLAG_MASK                  0x8000000u
#define PCU_CESR_SRST_FLAG_SHIFT                 27u
#define PCU_CESR_SRST_FLAG_WIDTH                 1u
#define PCU_CESR_SRST_FLAG(x)                    (((uint32_t)(((uint32_t)(x))<<PCU_CESR_SRST_FLAG_SHIFT))&PCU_CESR_SRST_FLAG_MASK)
#define PCU_CESR_CP0ERR_MASK                     0x30000000u
#define PCU_CESR_CP0ERR_SHIFT                    28u
#define PCU_CESR_CP0ERR_WIDTH                    2u
#define PCU_CESR_CP0ERR(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP0ERR_SHIFT))&PCU_CESR_CP0ERR_MASK)
#define PCU_CESR_CP1ERR_MASK                     0xC0000000u
#define PCU_CESR_CP1ERR_SHIFT                    30u
#define PCU_CESR_CP1ERR_WIDTH                    2u
#define PCU_CESR_CP1ERR(x)                       (((uint32_t)(((uint32_t)(x))<<PCU_CESR_CP1ERR_SHIFT))&PCU_CESR_CP1ERR_MASK)
/* EAR Bit Fields */
#define PCU_EAR_EADDR_MASK                       0xFFFFFFFFu
#define PCU_EAR_EADDR_SHIFT                      0u
#define PCU_EAR_EADDR_WIDTH                      32u
#define PCU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))<<PCU_EAR_EADDR_SHIFT))&PCU_EAR_EADDR_MASK)
/* EDR Bit Fields */
#define PCU_EDR_ERESP_MASK                       0xF8u
#define PCU_EDR_ERESP_SHIFT                      3u
#define PCU_EDR_ERESP_WIDTH                      5u
#define PCU_EDR_ERESP(x)                         (((uint32_t)(((uint32_t)(x))<<PCU_EDR_ERESP_SHIFT))&PCU_EDR_ERESP_MASK)
#define PCU_EDR_EPROT_MASK                       0x3F00u
#define PCU_EDR_EPROT_SHIFT                      8u
#define PCU_EDR_EPROT_WIDTH                      6u
#define PCU_EDR_EPROT(x)                         (((uint32_t)(((uint32_t)(x))<<PCU_EDR_EPROT_SHIFT))&PCU_EDR_EPROT_MASK)
#define PCU_EDR_ESTAMP_MASK                      0xFF0000u
#define PCU_EDR_ESTAMP_SHIFT                     16u
#define PCU_EDR_ESTAMP_WIDTH                     8u
#define PCU_EDR_ESTAMP(x)                        (((uint32_t)(((uint32_t)(x))<<PCU_EDR_ESTAMP_SHIFT))&PCU_EDR_ESTAMP_MASK)
#define PCU_EDR_EPTR_MASK                        0xF000000u
#define PCU_EDR_EPTR_SHIFT                       24u
#define PCU_EDR_EPTR_WIDTH                       4u
#define PCU_EDR_EPTR(x)                          (((uint32_t)(((uint32_t)(x))<<PCU_EDR_EPTR_SHIFT))&PCU_EDR_EPTR_MASK)
#define PCU_EDR_EMSTR_MASK                       0xF0000000u
#define PCU_EDR_EMSTR_SHIFT                      28u
#define PCU_EDR_EMSTR_WIDTH                      4u
#define PCU_EDR_EMSTR(x)                         (((uint32_t)(((uint32_t)(x))<<PCU_EDR_EMSTR_SHIFT))&PCU_EDR_EMSTR_MASK)
/* IR Bit Fields */
#define PCU_IR_EIF_MASK                          0x1u
#define PCU_IR_EIF_SHIFT                         0u
#define PCU_IR_EIF_WIDTH                         1u
#define PCU_IR_EIF(x)                            (((uint32_t)(((uint32_t)(x))<<PCU_IR_EIF_SHIFT))&PCU_IR_EIF_MASK)
#define PCU_IR_OIF_MASK                          0x2u
#define PCU_IR_OIF_SHIFT                         1u
#define PCU_IR_OIF_WIDTH                         1u
#define PCU_IR_OIF(x)                            (((uint32_t)(((uint32_t)(x))<<PCU_IR_OIF_SHIFT))&PCU_IR_OIF_MASK)

/*!
 * @}
 */ /* end of group PCU_Register_Masks */


/*!
 * @}
 */ /* end of group PCU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PFLASH Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PFLASH_Peripheral_Access_Layer PFLASH Peripheral Access Layer
 * @{
 */


/** PFLASH - Size of Registers Arrays */

/** PFLASH - Register Layout Typedef */
typedef struct {
  __IO uint32_t PFCR1;                             /**< Platform Flash Configuration Register 1, offset: 0x0 */
  __IO uint32_t PFCR2;                             /**< Platform Flash Configuration Register 2, offset: 0x4 */
  __IO uint32_t PFCR3;                             /**< Platform Flash Configuration Register 3, offset: 0x8 */
  __IO uint32_t PFAPR;                             /**< Platform Flash Access Protection Register, offset: 0xC */
} PFLASH_Type, *PFLASH_MemMapPtr;

 /** Number of instances of the PFLASH module. */
#define PFLASH_INSTANCE_COUNT                    (1u)


/* PFLASH - Peripheral instance base addresses */
/** Peripheral PFLASH base address */
#define PFLASH_BASE                              (0xFFF68000u)
/** Peripheral PFLASH base pointer */
#define PFLASH                                   ((PFLASH_Type *)PFLASH_BASE)
/** Array initializer of PFLASH peripheral base addresses */
#define PFLASH_BASE_ADDRS                        { PFLASH_BASE }
/** Array initializer of PFLASH peripheral base pointers */
#define PFLASH_BASE_PTRS                         { PFLASH }

/* ----------------------------------------------------------------------------
   -- PFLASH Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PFLASH_Register_Masks PFLASH Register Masks
 * @{
 */

/* PFCR1 Bit Fields */
#define PFLASH_PFCR1_P0_BFEN_MASK                0x1u
#define PFLASH_PFCR1_P0_BFEN_SHIFT               0u
#define PFLASH_PFCR1_P0_BFEN_WIDTH               1u
#define PFLASH_PFCR1_P0_BFEN(x)                  (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_BFEN_SHIFT))&PFLASH_PFCR1_P0_BFEN_MASK)
#define PFLASH_PFCR1_P0_PFLIM_MASK               0x6u
#define PFLASH_PFCR1_P0_PFLIM_SHIFT              1u
#define PFLASH_PFCR1_P0_PFLIM_WIDTH              2u
#define PFLASH_PFCR1_P0_PFLIM(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_PFLIM_SHIFT))&PFLASH_PFCR1_P0_PFLIM_MASK)
#define PFLASH_PFCR1_P0_IPFEN_MASK               0x10u
#define PFLASH_PFCR1_P0_IPFEN_SHIFT              4u
#define PFLASH_PFCR1_P0_IPFEN_WIDTH              1u
#define PFLASH_PFCR1_P0_IPFEN(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_IPFEN_SHIFT))&PFLASH_PFCR1_P0_IPFEN_MASK)
#define PFLASH_PFCR1_P0_DPFEN_MASK               0x40u
#define PFLASH_PFCR1_P0_DPFEN_SHIFT              6u
#define PFLASH_PFCR1_P0_DPFEN_WIDTH              1u
#define PFLASH_PFCR1_P0_DPFEN(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_DPFEN_SHIFT))&PFLASH_PFCR1_P0_DPFEN_MASK)
#define PFLASH_PFCR1_RWSC_MASK                   0xF00u
#define PFLASH_PFCR1_RWSC_SHIFT                  8u
#define PFLASH_PFCR1_RWSC_WIDTH                  4u
#define PFLASH_PFCR1_RWSC(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_RWSC_SHIFT))&PFLASH_PFCR1_RWSC_MASK)
#define PFLASH_PFCR1_APC_MASK                    0xE000u
#define PFLASH_PFCR1_APC_SHIFT                   13u
#define PFLASH_PFCR1_APC_WIDTH                   3u
#define PFLASH_PFCR1_APC(x)                      (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_APC_SHIFT))&PFLASH_PFCR1_APC_MASK)
#define PFLASH_PFCR1_P0_M0PFE_MASK               0x10000u
#define PFLASH_PFCR1_P0_M0PFE_SHIFT              16u
#define PFLASH_PFCR1_P0_M0PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M0PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M0PFE_SHIFT))&PFLASH_PFCR1_P0_M0PFE_MASK)
#define PFLASH_PFCR1_P0_M1PFE_MASK               0x20000u
#define PFLASH_PFCR1_P0_M1PFE_SHIFT              17u
#define PFLASH_PFCR1_P0_M1PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M1PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M1PFE_SHIFT))&PFLASH_PFCR1_P0_M1PFE_MASK)
#define PFLASH_PFCR1_P0_M2PFE_MASK               0x40000u
#define PFLASH_PFCR1_P0_M2PFE_SHIFT              18u
#define PFLASH_PFCR1_P0_M2PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M2PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M2PFE_SHIFT))&PFLASH_PFCR1_P0_M2PFE_MASK)
#define PFLASH_PFCR1_P0_M3PFE_MASK               0x80000u
#define PFLASH_PFCR1_P0_M3PFE_SHIFT              19u
#define PFLASH_PFCR1_P0_M3PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M3PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M3PFE_SHIFT))&PFLASH_PFCR1_P0_M3PFE_MASK)
#define PFLASH_PFCR1_P0_M4PFE_MASK               0x100000u
#define PFLASH_PFCR1_P0_M4PFE_SHIFT              20u
#define PFLASH_PFCR1_P0_M4PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M4PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M4PFE_SHIFT))&PFLASH_PFCR1_P0_M4PFE_MASK)
#define PFLASH_PFCR1_P0_M5PFE_MASK               0x200000u
#define PFLASH_PFCR1_P0_M5PFE_SHIFT              21u
#define PFLASH_PFCR1_P0_M5PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M5PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M5PFE_SHIFT))&PFLASH_PFCR1_P0_M5PFE_MASK)
#define PFLASH_PFCR1_P0_M6PFE_MASK               0x400000u
#define PFLASH_PFCR1_P0_M6PFE_SHIFT              22u
#define PFLASH_PFCR1_P0_M6PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M6PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M6PFE_SHIFT))&PFLASH_PFCR1_P0_M6PFE_MASK)
#define PFLASH_PFCR1_P0_M7PFE_MASK               0x800000u
#define PFLASH_PFCR1_P0_M7PFE_SHIFT              23u
#define PFLASH_PFCR1_P0_M7PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M7PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M7PFE_SHIFT))&PFLASH_PFCR1_P0_M7PFE_MASK)
#define PFLASH_PFCR1_P0_M8PFE_MASK               0x1000000u
#define PFLASH_PFCR1_P0_M8PFE_SHIFT              24u
#define PFLASH_PFCR1_P0_M8PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M8PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M8PFE_SHIFT))&PFLASH_PFCR1_P0_M8PFE_MASK)
#define PFLASH_PFCR1_P0_M9PFE_MASK               0x2000000u
#define PFLASH_PFCR1_P0_M9PFE_SHIFT              25u
#define PFLASH_PFCR1_P0_M9PFE_WIDTH              1u
#define PFLASH_PFCR1_P0_M9PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M9PFE_SHIFT))&PFLASH_PFCR1_P0_M9PFE_MASK)
#define PFLASH_PFCR1_P0_M10PFE_MASK              0x4000000u
#define PFLASH_PFCR1_P0_M10PFE_SHIFT             26u
#define PFLASH_PFCR1_P0_M10PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M10PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M10PFE_SHIFT))&PFLASH_PFCR1_P0_M10PFE_MASK)
#define PFLASH_PFCR1_P0_M11PFE_MASK              0x8000000u
#define PFLASH_PFCR1_P0_M11PFE_SHIFT             27u
#define PFLASH_PFCR1_P0_M11PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M11PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M11PFE_SHIFT))&PFLASH_PFCR1_P0_M11PFE_MASK)
#define PFLASH_PFCR1_P0_M12PFE_MASK              0x10000000u
#define PFLASH_PFCR1_P0_M12PFE_SHIFT             28u
#define PFLASH_PFCR1_P0_M12PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M12PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M12PFE_SHIFT))&PFLASH_PFCR1_P0_M12PFE_MASK)
#define PFLASH_PFCR1_P0_M13PFE_MASK              0x20000000u
#define PFLASH_PFCR1_P0_M13PFE_SHIFT             29u
#define PFLASH_PFCR1_P0_M13PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M13PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M13PFE_SHIFT))&PFLASH_PFCR1_P0_M13PFE_MASK)
#define PFLASH_PFCR1_P0_M14PFE_MASK              0x40000000u
#define PFLASH_PFCR1_P0_M14PFE_SHIFT             30u
#define PFLASH_PFCR1_P0_M14PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M14PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M14PFE_SHIFT))&PFLASH_PFCR1_P0_M14PFE_MASK)
#define PFLASH_PFCR1_P0_M15PFE_MASK              0x80000000u
#define PFLASH_PFCR1_P0_M15PFE_SHIFT             31u
#define PFLASH_PFCR1_P0_M15PFE_WIDTH             1u
#define PFLASH_PFCR1_P0_M15PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR1_P0_M15PFE_SHIFT))&PFLASH_PFCR1_P0_M15PFE_MASK)
/* PFCR2 Bit Fields */
#define PFLASH_PFCR2_P1_BFEN_MASK                0x1u
#define PFLASH_PFCR2_P1_BFEN_SHIFT               0u
#define PFLASH_PFCR2_P1_BFEN_WIDTH               1u
#define PFLASH_PFCR2_P1_BFEN(x)                  (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_BFEN_SHIFT))&PFLASH_PFCR2_P1_BFEN_MASK)
#define PFLASH_PFCR2_P1_PFLIM_MASK               0x6u
#define PFLASH_PFCR2_P1_PFLIM_SHIFT              1u
#define PFLASH_PFCR2_P1_PFLIM_WIDTH              2u
#define PFLASH_PFCR2_P1_PFLIM(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_PFLIM_SHIFT))&PFLASH_PFCR2_P1_PFLIM_MASK)
#define PFLASH_PFCR2_P1_IPFEN_MASK               0x10u
#define PFLASH_PFCR2_P1_IPFEN_SHIFT              4u
#define PFLASH_PFCR2_P1_IPFEN_WIDTH              1u
#define PFLASH_PFCR2_P1_IPFEN(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_IPFEN_SHIFT))&PFLASH_PFCR2_P1_IPFEN_MASK)
#define PFLASH_PFCR2_P1_DPFEN_MASK               0x40u
#define PFLASH_PFCR2_P1_DPFEN_SHIFT              6u
#define PFLASH_PFCR2_P1_DPFEN_WIDTH              1u
#define PFLASH_PFCR2_P1_DPFEN(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_DPFEN_SHIFT))&PFLASH_PFCR2_P1_DPFEN_MASK)
#define PFLASH_PFCR2_P1_M0PFE_MASK               0x10000u
#define PFLASH_PFCR2_P1_M0PFE_SHIFT              16u
#define PFLASH_PFCR2_P1_M0PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M0PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M0PFE_SHIFT))&PFLASH_PFCR2_P1_M0PFE_MASK)
#define PFLASH_PFCR2_P1_M1PFE_MASK               0x20000u
#define PFLASH_PFCR2_P1_M1PFE_SHIFT              17u
#define PFLASH_PFCR2_P1_M1PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M1PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M1PFE_SHIFT))&PFLASH_PFCR2_P1_M1PFE_MASK)
#define PFLASH_PFCR2_P1_M2PFE_MASK               0x40000u
#define PFLASH_PFCR2_P1_M2PFE_SHIFT              18u
#define PFLASH_PFCR2_P1_M2PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M2PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M2PFE_SHIFT))&PFLASH_PFCR2_P1_M2PFE_MASK)
#define PFLASH_PFCR2_P1_M3PFE_MASK               0x80000u
#define PFLASH_PFCR2_P1_M3PFE_SHIFT              19u
#define PFLASH_PFCR2_P1_M3PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M3PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M3PFE_SHIFT))&PFLASH_PFCR2_P1_M3PFE_MASK)
#define PFLASH_PFCR2_P1_M4PFE_MASK               0x100000u
#define PFLASH_PFCR2_P1_M4PFE_SHIFT              20u
#define PFLASH_PFCR2_P1_M4PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M4PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M4PFE_SHIFT))&PFLASH_PFCR2_P1_M4PFE_MASK)
#define PFLASH_PFCR2_P1_M5PFE_MASK               0x200000u
#define PFLASH_PFCR2_P1_M5PFE_SHIFT              21u
#define PFLASH_PFCR2_P1_M5PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M5PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M5PFE_SHIFT))&PFLASH_PFCR2_P1_M5PFE_MASK)
#define PFLASH_PFCR2_P1_M6PFE_MASK               0x400000u
#define PFLASH_PFCR2_P1_M6PFE_SHIFT              22u
#define PFLASH_PFCR2_P1_M6PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M6PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M6PFE_SHIFT))&PFLASH_PFCR2_P1_M6PFE_MASK)
#define PFLASH_PFCR2_P1_M7PFE_MASK               0x800000u
#define PFLASH_PFCR2_P1_M7PFE_SHIFT              23u
#define PFLASH_PFCR2_P1_M7PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M7PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M7PFE_SHIFT))&PFLASH_PFCR2_P1_M7PFE_MASK)
#define PFLASH_PFCR2_P1_M8PFE_MASK               0x1000000u
#define PFLASH_PFCR2_P1_M8PFE_SHIFT              24u
#define PFLASH_PFCR2_P1_M8PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M8PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M8PFE_SHIFT))&PFLASH_PFCR2_P1_M8PFE_MASK)
#define PFLASH_PFCR2_P1_M9PFE_MASK               0x2000000u
#define PFLASH_PFCR2_P1_M9PFE_SHIFT              25u
#define PFLASH_PFCR2_P1_M9PFE_WIDTH              1u
#define PFLASH_PFCR2_P1_M9PFE(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M9PFE_SHIFT))&PFLASH_PFCR2_P1_M9PFE_MASK)
#define PFLASH_PFCR2_P1_M10PFE_MASK              0x4000000u
#define PFLASH_PFCR2_P1_M10PFE_SHIFT             26u
#define PFLASH_PFCR2_P1_M10PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M10PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M10PFE_SHIFT))&PFLASH_PFCR2_P1_M10PFE_MASK)
#define PFLASH_PFCR2_P1_M11PFE_MASK              0x8000000u
#define PFLASH_PFCR2_P1_M11PFE_SHIFT             27u
#define PFLASH_PFCR2_P1_M11PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M11PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M11PFE_SHIFT))&PFLASH_PFCR2_P1_M11PFE_MASK)
#define PFLASH_PFCR2_P1_M12PFE_MASK              0x10000000u
#define PFLASH_PFCR2_P1_M12PFE_SHIFT             28u
#define PFLASH_PFCR2_P1_M12PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M12PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M12PFE_SHIFT))&PFLASH_PFCR2_P1_M12PFE_MASK)
#define PFLASH_PFCR2_P1_M13PFE_MASK              0x20000000u
#define PFLASH_PFCR2_P1_M13PFE_SHIFT             29u
#define PFLASH_PFCR2_P1_M13PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M13PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M13PFE_SHIFT))&PFLASH_PFCR2_P1_M13PFE_MASK)
#define PFLASH_PFCR2_P1_M14PFE_MASK              0x40000000u
#define PFLASH_PFCR2_P1_M14PFE_SHIFT             30u
#define PFLASH_PFCR2_P1_M14PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M14PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M14PFE_SHIFT))&PFLASH_PFCR2_P1_M14PFE_MASK)
#define PFLASH_PFCR2_P1_M15PFE_MASK              0x80000000u
#define PFLASH_PFCR2_P1_M15PFE_SHIFT             31u
#define PFLASH_PFCR2_P1_M15PFE_WIDTH             1u
#define PFLASH_PFCR2_P1_M15PFE(x)                (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR2_P1_M15PFE_SHIFT))&PFLASH_PFCR2_P1_M15PFE_MASK)
/* PFCR3 Bit Fields */
#define PFLASH_PFCR3_DERR_SUP_MASK               0x1u
#define PFLASH_PFCR3_DERR_SUP_SHIFT              0u
#define PFLASH_PFCR3_DERR_SUP_WIDTH              1u
#define PFLASH_PFCR3_DERR_SUP(x)                 (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR3_DERR_SUP_SHIFT))&PFLASH_PFCR3_DERR_SUP_MASK)
#define PFLASH_PFCR3_ARBM_MASK                   0xC000u
#define PFLASH_PFCR3_ARBM_SHIFT                  14u
#define PFLASH_PFCR3_ARBM_WIDTH                  2u
#define PFLASH_PFCR3_ARBM(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR3_ARBM_SHIFT))&PFLASH_PFCR3_ARBM_MASK)
#define PFLASH_PFCR3_BFEN_LK_MASK                0x10000u
#define PFLASH_PFCR3_BFEN_LK_SHIFT               16u
#define PFLASH_PFCR3_BFEN_LK_WIDTH               1u
#define PFLASH_PFCR3_BFEN_LK(x)                  (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR3_BFEN_LK_SHIFT))&PFLASH_PFCR3_BFEN_LK_MASK)
#define PFLASH_PFCR3_P1_WCFG_MASK                0x30000000u
#define PFLASH_PFCR3_P1_WCFG_SHIFT               28u
#define PFLASH_PFCR3_P1_WCFG_WIDTH               2u
#define PFLASH_PFCR3_P1_WCFG(x)                  (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR3_P1_WCFG_SHIFT))&PFLASH_PFCR3_P1_WCFG_MASK)
#define PFLASH_PFCR3_P0_WCFG_MASK                0xC0000000u
#define PFLASH_PFCR3_P0_WCFG_SHIFT               30u
#define PFLASH_PFCR3_P0_WCFG_WIDTH               2u
#define PFLASH_PFCR3_P0_WCFG(x)                  (((uint32_t)(((uint32_t)(x))<<PFLASH_PFCR3_P0_WCFG_SHIFT))&PFLASH_PFCR3_P0_WCFG_MASK)
/* PFAPR Bit Fields */
#define PFLASH_PFAPR_M15AP_MASK                  0x3u
#define PFLASH_PFAPR_M15AP_SHIFT                 0u
#define PFLASH_PFAPR_M15AP_WIDTH                 2u
#define PFLASH_PFAPR_M15AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M15AP_SHIFT))&PFLASH_PFAPR_M15AP_MASK)
#define PFLASH_PFAPR_M14AP_MASK                  0xCu
#define PFLASH_PFAPR_M14AP_SHIFT                 2u
#define PFLASH_PFAPR_M14AP_WIDTH                 2u
#define PFLASH_PFAPR_M14AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M14AP_SHIFT))&PFLASH_PFAPR_M14AP_MASK)
#define PFLASH_PFAPR_M13AP_MASK                  0x30u
#define PFLASH_PFAPR_M13AP_SHIFT                 4u
#define PFLASH_PFAPR_M13AP_WIDTH                 2u
#define PFLASH_PFAPR_M13AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M13AP_SHIFT))&PFLASH_PFAPR_M13AP_MASK)
#define PFLASH_PFAPR_M12AP_MASK                  0xC0u
#define PFLASH_PFAPR_M12AP_SHIFT                 6u
#define PFLASH_PFAPR_M12AP_WIDTH                 2u
#define PFLASH_PFAPR_M12AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M12AP_SHIFT))&PFLASH_PFAPR_M12AP_MASK)
#define PFLASH_PFAPR_M11AP_MASK                  0x300u
#define PFLASH_PFAPR_M11AP_SHIFT                 8u
#define PFLASH_PFAPR_M11AP_WIDTH                 2u
#define PFLASH_PFAPR_M11AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M11AP_SHIFT))&PFLASH_PFAPR_M11AP_MASK)
#define PFLASH_PFAPR_M10AP_MASK                  0xC00u
#define PFLASH_PFAPR_M10AP_SHIFT                 10u
#define PFLASH_PFAPR_M10AP_WIDTH                 2u
#define PFLASH_PFAPR_M10AP(x)                    (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M10AP_SHIFT))&PFLASH_PFAPR_M10AP_MASK)
#define PFLASH_PFAPR_M9AP_MASK                   0x3000u
#define PFLASH_PFAPR_M9AP_SHIFT                  12u
#define PFLASH_PFAPR_M9AP_WIDTH                  2u
#define PFLASH_PFAPR_M9AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M9AP_SHIFT))&PFLASH_PFAPR_M9AP_MASK)
#define PFLASH_PFAPR_M8AP_MASK                   0xC000u
#define PFLASH_PFAPR_M8AP_SHIFT                  14u
#define PFLASH_PFAPR_M8AP_WIDTH                  2u
#define PFLASH_PFAPR_M8AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M8AP_SHIFT))&PFLASH_PFAPR_M8AP_MASK)
#define PFLASH_PFAPR_M7AP_MASK                   0x30000u
#define PFLASH_PFAPR_M7AP_SHIFT                  16u
#define PFLASH_PFAPR_M7AP_WIDTH                  2u
#define PFLASH_PFAPR_M7AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M7AP_SHIFT))&PFLASH_PFAPR_M7AP_MASK)
#define PFLASH_PFAPR_M6AP_MASK                   0xC0000u
#define PFLASH_PFAPR_M6AP_SHIFT                  18u
#define PFLASH_PFAPR_M6AP_WIDTH                  2u
#define PFLASH_PFAPR_M6AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M6AP_SHIFT))&PFLASH_PFAPR_M6AP_MASK)
#define PFLASH_PFAPR_M5AP_MASK                   0x300000u
#define PFLASH_PFAPR_M5AP_SHIFT                  20u
#define PFLASH_PFAPR_M5AP_WIDTH                  2u
#define PFLASH_PFAPR_M5AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M5AP_SHIFT))&PFLASH_PFAPR_M5AP_MASK)
#define PFLASH_PFAPR_M4AP_MASK                   0xC00000u
#define PFLASH_PFAPR_M4AP_SHIFT                  22u
#define PFLASH_PFAPR_M4AP_WIDTH                  2u
#define PFLASH_PFAPR_M4AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M4AP_SHIFT))&PFLASH_PFAPR_M4AP_MASK)
#define PFLASH_PFAPR_M3AP_MASK                   0x3000000u
#define PFLASH_PFAPR_M3AP_SHIFT                  24u
#define PFLASH_PFAPR_M3AP_WIDTH                  2u
#define PFLASH_PFAPR_M3AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M3AP_SHIFT))&PFLASH_PFAPR_M3AP_MASK)
#define PFLASH_PFAPR_M2AP_MASK                   0xC000000u
#define PFLASH_PFAPR_M2AP_SHIFT                  26u
#define PFLASH_PFAPR_M2AP_WIDTH                  2u
#define PFLASH_PFAPR_M2AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M2AP_SHIFT))&PFLASH_PFAPR_M2AP_MASK)
#define PFLASH_PFAPR_M1AP_MASK                   0x30000000u
#define PFLASH_PFAPR_M1AP_SHIFT                  28u
#define PFLASH_PFAPR_M1AP_WIDTH                  2u
#define PFLASH_PFAPR_M1AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M1AP_SHIFT))&PFLASH_PFAPR_M1AP_MASK)
#define PFLASH_PFAPR_M0AP_MASK                   0xC0000000u
#define PFLASH_PFAPR_M0AP_SHIFT                  30u
#define PFLASH_PFAPR_M0AP_WIDTH                  2u
#define PFLASH_PFAPR_M0AP(x)                     (((uint32_t)(((uint32_t)(x))<<PFLASH_PFAPR_M0AP_SHIFT))&PFLASH_PFAPR_M0AP_MASK)

/*!
 * @}
 */ /* end of group PFLASH_Register_Masks */


/*!
 * @}
 */ /* end of group PFLASH_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PIT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
 * @{
 */


/** PIT - Size of Registers Arrays */
#define PIT_TIMER_COUNT                          4u

/** PIT - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< PIT Module Control Register, offset: 0x0 */
       uint8_t RESERVED_0[220];
  __I  uint32_t LTMR64H;                           /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
  __I  uint32_t LTMR64L;                           /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
       uint8_t RESERVED_1[8];
  __IO uint32_t RTI_LDVAL;                         /**< Timer Load Value Register, offset: 0xF0 */
  __I  uint32_t RTI_CVAL;                          /**< Current Timer Value Register, offset: 0xF4 */
  __IO uint32_t RTI_TCTRL;                         /**< Timer Control Register, offset: 0xF8 */
  __IO uint32_t RTI_TFLG;                          /**< Timer Flag Register, offset: 0xFC */
  struct {                                         /* offset: 0x100, array step: 0x10 */
    __IO uint32_t LDVAL;                             /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
    __I  uint32_t CVAL;                              /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
    __IO uint32_t TCTRL;                             /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
    __IO uint32_t TFLG;                              /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
  } TIMER[PIT_TIMER_COUNT];
} PIT_Type, *PIT_MemMapPtr;

 /** Number of instances of the PIT module. */
#define PIT_INSTANCE_COUNT                       (1u)


/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT_BASE                                 (0xC3FF0000u)
/** Peripheral PIT base pointer */
#define PIT                                      ((PIT_Type *)PIT_BASE)
/** Array initializer of PIT peripheral base addresses */
#define PIT_BASE_ADDRS                           { PIT_BASE }
/** Array initializer of PIT peripheral base pointers */
#define PIT_BASE_PTRS                            { PIT }
/** Number of interrupt vector arrays for the PIT module. */
#define PIT_IRQS_ARR_COUNT                       (1u)
/** Number of interrupt channels for the PIT module. */
#define PIT_IRQS_CH_COUNT                        (5u)
/** Interrupt vectors for the PIT peripheral type */
#define PIT_IRQS                                 { { PIT_RTI0_IRQn, PIT_RTI1_IRQn, PIT_RTI2_IRQn, PIT_RTI3_IRQn, PIT_RTIINT_IRQn } }
/* ----------------------------------------------------------------------------
   -- PIT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PIT_Register_Masks PIT Register Masks
 * @{
 */

/* MCR Bit Fields */
#define PIT_MCR_FRZ_MASK                         0x1u
#define PIT_MCR_FRZ_SHIFT                        0u
#define PIT_MCR_FRZ_WIDTH                        1u
#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))<<PIT_MCR_FRZ_SHIFT))&PIT_MCR_FRZ_MASK)
#define PIT_MCR_MDIS_MASK                        0x2u
#define PIT_MCR_MDIS_SHIFT                       1u
#define PIT_MCR_MDIS_WIDTH                       1u
#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))<<PIT_MCR_MDIS_SHIFT))&PIT_MCR_MDIS_MASK)
#define PIT_MCR_MDIS_RTI_MASK                    0x4u
#define PIT_MCR_MDIS_RTI_SHIFT                   2u
#define PIT_MCR_MDIS_RTI_WIDTH                   1u
#define PIT_MCR_MDIS_RTI(x)                      (((uint32_t)(((uint32_t)(x))<<PIT_MCR_MDIS_RTI_SHIFT))&PIT_MCR_MDIS_RTI_MASK)
/* LTMR64H Bit Fields */
#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu
#define PIT_LTMR64H_LTH_SHIFT                    0u
#define PIT_LTMR64H_LTH_WIDTH                    32u
#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64H_LTH_SHIFT))&PIT_LTMR64H_LTH_MASK)
/* LTMR64L Bit Fields */
#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu
#define PIT_LTMR64L_LTL_SHIFT                    0u
#define PIT_LTMR64L_LTL_WIDTH                    32u
#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))<<PIT_LTMR64L_LTL_SHIFT))&PIT_LTMR64L_LTL_MASK)
/* RTI_LDVAL Bit Fields */
#define PIT_RTI_LDVAL_TSV_MASK                   0xFFFFFFFFu
#define PIT_RTI_LDVAL_TSV_SHIFT                  0u
#define PIT_RTI_LDVAL_TSV_WIDTH                  32u
#define PIT_RTI_LDVAL_TSV(x)                     (((uint32_t)(((uint32_t)(x))<<PIT_RTI_LDVAL_TSV_SHIFT))&PIT_RTI_LDVAL_TSV_MASK)
/* RTI_CVAL Bit Fields */
#define PIT_RTI_CVAL_TVL_MASK                    0xFFFFFFFFu
#define PIT_RTI_CVAL_TVL_SHIFT                   0u
#define PIT_RTI_CVAL_TVL_WIDTH                   32u
#define PIT_RTI_CVAL_TVL(x)                      (((uint32_t)(((uint32_t)(x))<<PIT_RTI_CVAL_TVL_SHIFT))&PIT_RTI_CVAL_TVL_MASK)
/* RTI_TCTRL Bit Fields */
#define PIT_RTI_TCTRL_TEN_MASK                   0x1u
#define PIT_RTI_TCTRL_TEN_SHIFT                  0u
#define PIT_RTI_TCTRL_TEN_WIDTH                  1u
#define PIT_RTI_TCTRL_TEN(x)                     (((uint32_t)(((uint32_t)(x))<<PIT_RTI_TCTRL_TEN_SHIFT))&PIT_RTI_TCTRL_TEN_MASK)
#define PIT_RTI_TCTRL_TIE_MASK                   0x2u
#define PIT_RTI_TCTRL_TIE_SHIFT                  1u
#define PIT_RTI_TCTRL_TIE_WIDTH                  1u
#define PIT_RTI_TCTRL_TIE(x)                     (((uint32_t)(((uint32_t)(x))<<PIT_RTI_TCTRL_TIE_SHIFT))&PIT_RTI_TCTRL_TIE_MASK)
/* RTI_TFLG Bit Fields */
#define PIT_RTI_TFLG_TIF_MASK                    0x1u
#define PIT_RTI_TFLG_TIF_SHIFT                   0u
#define PIT_RTI_TFLG_TIF_WIDTH                   1u
#define PIT_RTI_TFLG_TIF(x)                      (((uint32_t)(((uint32_t)(x))<<PIT_RTI_TFLG_TIF_SHIFT))&PIT_RTI_TFLG_TIF_MASK)
/* LDVAL Bit Fields */
#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu
#define PIT_LDVAL_TSV_SHIFT                      0u
#define PIT_LDVAL_TSV_WIDTH                      32u
#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))<<PIT_LDVAL_TSV_SHIFT))&PIT_LDVAL_TSV_MASK)
/* CVAL Bit Fields */
#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu
#define PIT_CVAL_TVL_SHIFT                       0u
#define PIT_CVAL_TVL_WIDTH                       32u
#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))<<PIT_CVAL_TVL_SHIFT))&PIT_CVAL_TVL_MASK)
/* TCTRL Bit Fields */
#define PIT_TCTRL_TEN_MASK                       0x1u
#define PIT_TCTRL_TEN_SHIFT                      0u
#define PIT_TCTRL_TEN_WIDTH                      1u
#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x))<<PIT_TCTRL_TEN_SHIFT))&PIT_TCTRL_TEN_MASK)
#define PIT_TCTRL_TIE_MASK                       0x2u
#define PIT_TCTRL_TIE_SHIFT                      1u
#define PIT_TCTRL_TIE_WIDTH                      1u
#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x))<<PIT_TCTRL_TIE_SHIFT))&PIT_TCTRL_TIE_MASK)
#define PIT_TCTRL_CHN_MASK                       0x4u
#define PIT_TCTRL_CHN_SHIFT                      2u
#define PIT_TCTRL_CHN_WIDTH                      1u
#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x))<<PIT_TCTRL_CHN_SHIFT))&PIT_TCTRL_CHN_MASK)
/* TFLG Bit Fields */
#define PIT_TFLG_TIF_MASK                        0x1u
#define PIT_TFLG_TIF_SHIFT                       0u
#define PIT_TFLG_TIF_WIDTH                       1u
#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x))<<PIT_TFLG_TIF_SHIFT))&PIT_TFLG_TIF_MASK)

/*!
 * @}
 */ /* end of group PIT_Register_Masks */


/*!
 * @}
 */ /* end of group PIT_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PLLDIG Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PLLDIG_Peripheral_Access_Layer PLLDIG Peripheral Access Layer
 * @{
 */


/** PLLDIG - Size of Registers Arrays */

/** PLLDIG - Register Layout Typedef */
typedef struct {
  __IO uint32_t PLL0CR;                            /**< PLLDIG PLL0 Control Register, offset: 0x0 */
  __IO uint32_t PLL0SR;                            /**< PLLDIG PLL0 Status Register, offset: 0x4 */
  __IO uint32_t PLL0DV;                            /**< PLLDIG PLL0 Divider Register, offset: 0x8 */
       uint8_t RESERVED_0[20];
  __IO uint32_t PLL1CR;                            /**< PLLDIG PLL1 Control Register, offset: 0x20 */
  __IO uint32_t PLL1SR;                            /**< PLLDIG PLL1 Status Register, offset: 0x24 */
  __IO uint32_t PLL1DV;                            /**< PLLDIG PLL1 Divider Register, offset: 0x28 */
  __IO uint32_t PLL1FM;                            /**< PLLDIG PLL1 Frequency Modulation Register, offset: 0x2C */
  __IO uint32_t PLL1FD;                            /**< PLLDIG PLL1 Fractional Divide Register, offset: 0x30 */
} PLLDIG_Type, *PLLDIG_MemMapPtr;

 /** Number of instances of the PLLDIG module. */
#define PLLDIG_INSTANCE_COUNT                    (1u)


/* PLLDIG - Peripheral instance base addresses */
/** Peripheral PLLDIG base address */
#define PLLDIG_BASE                              (0xFFE74000u)
/** Peripheral PLLDIG base pointer */
#define PLLDIG                                   ((PLLDIG_Type *)PLLDIG_BASE)
/** Array initializer of PLLDIG peripheral base addresses */
#define PLLDIG_BASE_ADDRS                        { PLLDIG_BASE }
/** Array initializer of PLLDIG peripheral base pointers */
#define PLLDIG_BASE_PTRS                         { PLLDIG }

/* ----------------------------------------------------------------------------
   -- PLLDIG Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PLLDIG_Register_Masks PLLDIG Register Masks
 * @{
 */

/* PLL0CR Bit Fields */
#define PLLDIG_PLL0CR_LOLIE_MASK                 0x8u
#define PLLDIG_PLL0CR_LOLIE_SHIFT                3u
#define PLLDIG_PLL0CR_LOLIE_WIDTH                1u
#define PLLDIG_PLL0CR_LOLIE(x)                   (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0CR_LOLIE_SHIFT))&PLLDIG_PLL0CR_LOLIE_MASK)
#define PLLDIG_PLL0CR_CLKCFG_MASK                0x300u
#define PLLDIG_PLL0CR_CLKCFG_SHIFT               8u
#define PLLDIG_PLL0CR_CLKCFG_WIDTH               2u
#define PLLDIG_PLL0CR_CLKCFG(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0CR_CLKCFG_SHIFT))&PLLDIG_PLL0CR_CLKCFG_MASK)
/* PLL0SR Bit Fields */
#define PLLDIG_PLL0SR_LOCK_MASK                  0x4u
#define PLLDIG_PLL0SR_LOCK_SHIFT                 2u
#define PLLDIG_PLL0SR_LOCK_WIDTH                 1u
#define PLLDIG_PLL0SR_LOCK(x)                    (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0SR_LOCK_SHIFT))&PLLDIG_PLL0SR_LOCK_MASK)
#define PLLDIG_PLL0SR_LOLF_MASK                  0x8u
#define PLLDIG_PLL0SR_LOLF_SHIFT                 3u
#define PLLDIG_PLL0SR_LOLF_WIDTH                 1u
#define PLLDIG_PLL0SR_LOLF(x)                    (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0SR_LOLF_SHIFT))&PLLDIG_PLL0SR_LOLF_MASK)
/* PLL0DV Bit Fields */
#define PLLDIG_PLL0DV_MFD_MASK                   0x7Fu
#define PLLDIG_PLL0DV_MFD_SHIFT                  0u
#define PLLDIG_PLL0DV_MFD_WIDTH                  7u
#define PLLDIG_PLL0DV_MFD(x)                     (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0DV_MFD_SHIFT))&PLLDIG_PLL0DV_MFD_MASK)
#define PLLDIG_PLL0DV_PREDIV_MASK                0x7000u
#define PLLDIG_PLL0DV_PREDIV_SHIFT               12u
#define PLLDIG_PLL0DV_PREDIV_WIDTH               3u
#define PLLDIG_PLL0DV_PREDIV(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0DV_PREDIV_SHIFT))&PLLDIG_PLL0DV_PREDIV_MASK)
#define PLLDIG_PLL0DV_RFDPHI_MASK                0x3F0000u
#define PLLDIG_PLL0DV_RFDPHI_SHIFT               16u
#define PLLDIG_PLL0DV_RFDPHI_WIDTH               6u
#define PLLDIG_PLL0DV_RFDPHI(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0DV_RFDPHI_SHIFT))&PLLDIG_PLL0DV_RFDPHI_MASK)
#define PLLDIG_PLL0DV_RFDPHI1_MASK               0x78000000u
#define PLLDIG_PLL0DV_RFDPHI1_SHIFT              27u
#define PLLDIG_PLL0DV_RFDPHI1_WIDTH              4u
#define PLLDIG_PLL0DV_RFDPHI1(x)                 (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL0DV_RFDPHI1_SHIFT))&PLLDIG_PLL0DV_RFDPHI1_MASK)
/* PLL1CR Bit Fields */
#define PLLDIG_PLL1CR_LOLIE_MASK                 0x8u
#define PLLDIG_PLL1CR_LOLIE_SHIFT                3u
#define PLLDIG_PLL1CR_LOLIE_WIDTH                1u
#define PLLDIG_PLL1CR_LOLIE(x)                   (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1CR_LOLIE_SHIFT))&PLLDIG_PLL1CR_LOLIE_MASK)
#define PLLDIG_PLL1CR_CLKCFG_MASK                0x300u
#define PLLDIG_PLL1CR_CLKCFG_SHIFT               8u
#define PLLDIG_PLL1CR_CLKCFG_WIDTH               2u
#define PLLDIG_PLL1CR_CLKCFG(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1CR_CLKCFG_SHIFT))&PLLDIG_PLL1CR_CLKCFG_MASK)
/* PLL1SR Bit Fields */
#define PLLDIG_PLL1SR_LOCK_MASK                  0x4u
#define PLLDIG_PLL1SR_LOCK_SHIFT                 2u
#define PLLDIG_PLL1SR_LOCK_WIDTH                 1u
#define PLLDIG_PLL1SR_LOCK(x)                    (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1SR_LOCK_SHIFT))&PLLDIG_PLL1SR_LOCK_MASK)
#define PLLDIG_PLL1SR_LOLF_MASK                  0x8u
#define PLLDIG_PLL1SR_LOLF_SHIFT                 3u
#define PLLDIG_PLL1SR_LOLF_WIDTH                 1u
#define PLLDIG_PLL1SR_LOLF(x)                    (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1SR_LOLF_SHIFT))&PLLDIG_PLL1SR_LOLF_MASK)
/* PLL1DV Bit Fields */
#define PLLDIG_PLL1DV_MFD_MASK                   0x7Fu
#define PLLDIG_PLL1DV_MFD_SHIFT                  0u
#define PLLDIG_PLL1DV_MFD_WIDTH                  7u
#define PLLDIG_PLL1DV_MFD(x)                     (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1DV_MFD_SHIFT))&PLLDIG_PLL1DV_MFD_MASK)
#define PLLDIG_PLL1DV_RFDPHI_MASK                0x3F0000u
#define PLLDIG_PLL1DV_RFDPHI_SHIFT               16u
#define PLLDIG_PLL1DV_RFDPHI_WIDTH               6u
#define PLLDIG_PLL1DV_RFDPHI(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1DV_RFDPHI_SHIFT))&PLLDIG_PLL1DV_RFDPHI_MASK)
/* PLL1FM Bit Fields */
#define PLLDIG_PLL1FM_INCSTP_MASK                0x7FFFu
#define PLLDIG_PLL1FM_INCSTP_SHIFT               0u
#define PLLDIG_PLL1FM_INCSTP_WIDTH               15u
#define PLLDIG_PLL1FM_INCSTP(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FM_INCSTP_SHIFT))&PLLDIG_PLL1FM_INCSTP_MASK)
#define PLLDIG_PLL1FM_MODPRD_MASK                0x1FFF0000u
#define PLLDIG_PLL1FM_MODPRD_SHIFT               16u
#define PLLDIG_PLL1FM_MODPRD_WIDTH               13u
#define PLLDIG_PLL1FM_MODPRD(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FM_MODPRD_SHIFT))&PLLDIG_PLL1FM_MODPRD_MASK)
#define PLLDIG_PLL1FM_MODSEL_MASK                0x20000000u
#define PLLDIG_PLL1FM_MODSEL_SHIFT               29u
#define PLLDIG_PLL1FM_MODSEL_WIDTH               1u
#define PLLDIG_PLL1FM_MODSEL(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FM_MODSEL_SHIFT))&PLLDIG_PLL1FM_MODSEL_MASK)
#define PLLDIG_PLL1FM_MODEN_MASK                 0x40000000u
#define PLLDIG_PLL1FM_MODEN_SHIFT                30u
#define PLLDIG_PLL1FM_MODEN_WIDTH                1u
#define PLLDIG_PLL1FM_MODEN(x)                   (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FM_MODEN_SHIFT))&PLLDIG_PLL1FM_MODEN_MASK)
/* PLL1FD Bit Fields */
#define PLLDIG_PLL1FD_FRCDIV_MASK                0xFFFu
#define PLLDIG_PLL1FD_FRCDIV_SHIFT               0u
#define PLLDIG_PLL1FD_FRCDIV_WIDTH               12u
#define PLLDIG_PLL1FD_FRCDIV(x)                  (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FD_FRCDIV_SHIFT))&PLLDIG_PLL1FD_FRCDIV_MASK)
#define PLLDIG_PLL1FD_DTHDIS0_MASK               0x10000u
#define PLLDIG_PLL1FD_DTHDIS0_SHIFT              16u
#define PLLDIG_PLL1FD_DTHDIS0_WIDTH              1u
#define PLLDIG_PLL1FD_DTHDIS0(x)                 (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FD_DTHDIS0_SHIFT))&PLLDIG_PLL1FD_DTHDIS0_MASK)
#define PLLDIG_PLL1FD_DTHDIS1_MASK               0x20000u
#define PLLDIG_PLL1FD_DTHDIS1_SHIFT              17u
#define PLLDIG_PLL1FD_DTHDIS1_WIDTH              1u
#define PLLDIG_PLL1FD_DTHDIS1(x)                 (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FD_DTHDIS1_SHIFT))&PLLDIG_PLL1FD_DTHDIS1_MASK)
#define PLLDIG_PLL1FD_FDEN_MASK                  0x40000000u
#define PLLDIG_PLL1FD_FDEN_SHIFT                 30u
#define PLLDIG_PLL1FD_FDEN_WIDTH                 1u
#define PLLDIG_PLL1FD_FDEN(x)                    (((uint32_t)(((uint32_t)(x))<<PLLDIG_PLL1FD_FDEN_SHIFT))&PLLDIG_PLL1FD_FDEN_MASK)

/*!
 * @}
 */ /* end of group PLLDIG_Register_Masks */


/*!
 * @}
 */ /* end of group PLLDIG_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PMC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
 * @{
 */


/** PMC - Size of Registers Arrays */

/** PMC - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[136];
  __IO uint32_t TS_IER;                            /**< Temperature Sensor Interrupt Enable Register, offset: 0x88 */
  __IO uint32_t ESR_TD;                            /**< Temperature Event Status Register, offset: 0x8C */
  __IO uint32_t REE_TD;                            /**< Temperature Reset Event Enable register, offset: 0x90 */
  __IO uint32_t RES_TD;                            /**< Temperature Reset Event Selection Register, offset: 0x94 */
  __IO uint32_t CTL_TD;                            /**< Temperature Detector Configuration Register, offset: 0x98 */
       uint8_t RESERVED_1[8];
  __IO uint32_t TS_FIR;                            /**< Temperature Sensor Fault Injection Register, offset: 0xA4 */
       uint8_t RESERVED_2[12];
  __IO uint32_t SELF_TEST_UM_VD_REG;               /**< Voltage Detect User Mode Test Register, offset: 0xB4 */
  __IO uint32_t FIR;                               /**< FCCU Fault Injection Register, offset: 0xB8 */
  __IO uint32_t LVD_HVD_INTR_ENB;                  /**< LVD/HVD Interrupt Enable Control Register, offset: 0xBC */
  __IO uint32_t LVD_HVD_EVENT_STATUS;              /**< LVD/HVD Event Status Register, offset: 0xC0 */
  __IO uint32_t ADC_CS;                            /**< ADC Channel Select Register, offset: 0xC4 */
       uint8_t RESERVED_3[8];
  __IO uint32_t REE;                               /**< Reset Event Enable Register, offset: 0xD0 */
} PMC_Type, *PMC_MemMapPtr;

 /** Number of instances of the PMC module. */
#define PMC_INSTANCE_COUNT                       (1u)


/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC_BASE                                 (0xC3FBC000u)
/** Peripheral PMC base pointer */
#define PMC                                      ((PMC_Type *)PMC_BASE)
/** Array initializer of PMC peripheral base addresses */
#define PMC_BASE_ADDRS                           { PMC_BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC_BASE_PTRS                            { PMC }

/* ----------------------------------------------------------------------------
   -- PMC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PMC_Register_Masks PMC Register Masks
 * @{
 */

/* TS_IER Bit Fields */
#define PMC_TS_IER_TS0_0IE_MASK                  0x1u
#define PMC_TS_IER_TS0_0IE_SHIFT                 0u
#define PMC_TS_IER_TS0_0IE_WIDTH                 1u
#define PMC_TS_IER_TS0_0IE(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_TS_IER_TS0_0IE_SHIFT))&PMC_TS_IER_TS0_0IE_MASK)
#define PMC_TS_IER_TS0_2IE_MASK                  0x2u
#define PMC_TS_IER_TS0_2IE_SHIFT                 1u
#define PMC_TS_IER_TS0_2IE_WIDTH                 1u
#define PMC_TS_IER_TS0_2IE(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_TS_IER_TS0_2IE_SHIFT))&PMC_TS_IER_TS0_2IE_MASK)
#define PMC_TS_IER_TS1_0IE_MASK                  0x8u
#define PMC_TS_IER_TS1_0IE_SHIFT                 3u
#define PMC_TS_IER_TS1_0IE_WIDTH                 1u
#define PMC_TS_IER_TS1_0IE(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_TS_IER_TS1_0IE_SHIFT))&PMC_TS_IER_TS1_0IE_MASK)
#define PMC_TS_IER_TS1_2IE_MASK                  0x10u
#define PMC_TS_IER_TS1_2IE_SHIFT                 4u
#define PMC_TS_IER_TS1_2IE_WIDTH                 1u
#define PMC_TS_IER_TS1_2IE(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_TS_IER_TS1_2IE_SHIFT))&PMC_TS_IER_TS1_2IE_MASK)
#define PMC_TS_IER_TS_EN_MASK                    0x80000000u
#define PMC_TS_IER_TS_EN_SHIFT                   31u
#define PMC_TS_IER_TS_EN_WIDTH                   1u
#define PMC_TS_IER_TS_EN(x)                      (((uint32_t)(((uint32_t)(x))<<PMC_TS_IER_TS_EN_SHIFT))&PMC_TS_IER_TS_EN_MASK)
/* ESR_TD Bit Fields */
#define PMC_ESR_TD_TEMP0_0_MASK                  0x1u
#define PMC_ESR_TD_TEMP0_0_SHIFT                 0u
#define PMC_ESR_TD_TEMP0_0_WIDTH                 1u
#define PMC_ESR_TD_TEMP0_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_ESR_TD_TEMP0_0_SHIFT))&PMC_ESR_TD_TEMP0_0_MASK)
#define PMC_ESR_TD_TEMP0_2_MASK                  0x2u
#define PMC_ESR_TD_TEMP0_2_SHIFT                 1u
#define PMC_ESR_TD_TEMP0_2_WIDTH                 1u
#define PMC_ESR_TD_TEMP0_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_ESR_TD_TEMP0_2_SHIFT))&PMC_ESR_TD_TEMP0_2_MASK)
#define PMC_ESR_TD_TEMP1_0_MASK                  0x8u
#define PMC_ESR_TD_TEMP1_0_SHIFT                 3u
#define PMC_ESR_TD_TEMP1_0_WIDTH                 1u
#define PMC_ESR_TD_TEMP1_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_ESR_TD_TEMP1_0_SHIFT))&PMC_ESR_TD_TEMP1_0_MASK)
#define PMC_ESR_TD_TEMP1_2_MASK                  0x10u
#define PMC_ESR_TD_TEMP1_2_SHIFT                 4u
#define PMC_ESR_TD_TEMP1_2_WIDTH                 1u
#define PMC_ESR_TD_TEMP1_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_ESR_TD_TEMP1_2_SHIFT))&PMC_ESR_TD_TEMP1_2_MASK)
/* REE_TD Bit Fields */
#define PMC_REE_TD_TEMP0_0_MASK                  0x1u
#define PMC_REE_TD_TEMP0_0_SHIFT                 0u
#define PMC_REE_TD_TEMP0_0_WIDTH                 1u
#define PMC_REE_TD_TEMP0_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_REE_TD_TEMP0_0_SHIFT))&PMC_REE_TD_TEMP0_0_MASK)
#define PMC_REE_TD_TEMP0_2_MASK                  0x2u
#define PMC_REE_TD_TEMP0_2_SHIFT                 1u
#define PMC_REE_TD_TEMP0_2_WIDTH                 1u
#define PMC_REE_TD_TEMP0_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_REE_TD_TEMP0_2_SHIFT))&PMC_REE_TD_TEMP0_2_MASK)
#define PMC_REE_TD_TEMP1_0_MASK                  0x8u
#define PMC_REE_TD_TEMP1_0_SHIFT                 3u
#define PMC_REE_TD_TEMP1_0_WIDTH                 1u
#define PMC_REE_TD_TEMP1_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_REE_TD_TEMP1_0_SHIFT))&PMC_REE_TD_TEMP1_0_MASK)
#define PMC_REE_TD_TEMP1_2_MASK                  0x10u
#define PMC_REE_TD_TEMP1_2_SHIFT                 4u
#define PMC_REE_TD_TEMP1_2_WIDTH                 1u
#define PMC_REE_TD_TEMP1_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_REE_TD_TEMP1_2_SHIFT))&PMC_REE_TD_TEMP1_2_MASK)
/* RES_TD Bit Fields */
#define PMC_RES_TD_TEMP0_0_MASK                  0x1u
#define PMC_RES_TD_TEMP0_0_SHIFT                 0u
#define PMC_RES_TD_TEMP0_0_WIDTH                 1u
#define PMC_RES_TD_TEMP0_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_RES_TD_TEMP0_0_SHIFT))&PMC_RES_TD_TEMP0_0_MASK)
#define PMC_RES_TD_TEMP0_2_MASK                  0x2u
#define PMC_RES_TD_TEMP0_2_SHIFT                 1u
#define PMC_RES_TD_TEMP0_2_WIDTH                 1u
#define PMC_RES_TD_TEMP0_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_RES_TD_TEMP0_2_SHIFT))&PMC_RES_TD_TEMP0_2_MASK)
#define PMC_RES_TD_TEMP1_0_MASK                  0x8u
#define PMC_RES_TD_TEMP1_0_SHIFT                 3u
#define PMC_RES_TD_TEMP1_0_WIDTH                 1u
#define PMC_RES_TD_TEMP1_0(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_RES_TD_TEMP1_0_SHIFT))&PMC_RES_TD_TEMP1_0_MASK)
#define PMC_RES_TD_TEMP1_2_MASK                  0x10u
#define PMC_RES_TD_TEMP1_2_SHIFT                 4u
#define PMC_RES_TD_TEMP1_2_WIDTH                 1u
#define PMC_RES_TD_TEMP1_2(x)                    (((uint32_t)(((uint32_t)(x))<<PMC_RES_TD_TEMP1_2_SHIFT))&PMC_RES_TD_TEMP1_2_MASK)
/* CTL_TD Bit Fields */
#define PMC_CTL_TD_TS0_EN_MASK                   0x1u
#define PMC_CTL_TD_TS0_EN_SHIFT                  0u
#define PMC_CTL_TD_TS0_EN_WIDTH                  1u
#define PMC_CTL_TD_TS0_EN(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_CTL_TD_TS0_EN_SHIFT))&PMC_CTL_TD_TS0_EN_MASK)
#define PMC_CTL_TD_TS1_EN_MASK                   0x100u
#define PMC_CTL_TD_TS1_EN_SHIFT                  8u
#define PMC_CTL_TD_TS1_EN_WIDTH                  1u
#define PMC_CTL_TD_TS1_EN(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_CTL_TD_TS1_EN_SHIFT))&PMC_CTL_TD_TS1_EN_MASK)
/* TS_FIR Bit Fields */
#define PMC_TS_FIR_TSNS_FAULT_MASK               0x1u
#define PMC_TS_FIR_TSNS_FAULT_SHIFT              0u
#define PMC_TS_FIR_TSNS_FAULT_WIDTH              1u
#define PMC_TS_FIR_TSNS_FAULT(x)                 (((uint32_t)(((uint32_t)(x))<<PMC_TS_FIR_TSNS_FAULT_SHIFT))&PMC_TS_FIR_TSNS_FAULT_MASK)
/* SELF_TEST_UM_VD_REG Bit Fields */
#define PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL_MASK  0x3Fu
#define PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL_SHIFT 0u
#define PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL_WIDTH 6u
#define PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL(x)    (((uint32_t)(((uint32_t)(x))<<PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL_SHIFT))&PMC_SELF_TEST_UM_VD_REG_VD_ST_CTRL_MASK)
#define PMC_SELF_TEST_UM_VD_REG_ST_MODE_MASK     0xC0u
#define PMC_SELF_TEST_UM_VD_REG_ST_MODE_SHIFT    6u
#define PMC_SELF_TEST_UM_VD_REG_ST_MODE_WIDTH    2u
#define PMC_SELF_TEST_UM_VD_REG_ST_MODE(x)       (((uint32_t)(((uint32_t)(x))<<PMC_SELF_TEST_UM_VD_REG_ST_MODE_SHIFT))&PMC_SELF_TEST_UM_VD_REG_ST_MODE_MASK)
#define PMC_SELF_TEST_UM_VD_REG_ST_DONE_MASK     0x10000u
#define PMC_SELF_TEST_UM_VD_REG_ST_DONE_SHIFT    16u
#define PMC_SELF_TEST_UM_VD_REG_ST_DONE_WIDTH    1u
#define PMC_SELF_TEST_UM_VD_REG_ST_DONE(x)       (((uint32_t)(((uint32_t)(x))<<PMC_SELF_TEST_UM_VD_REG_ST_DONE_SHIFT))&PMC_SELF_TEST_UM_VD_REG_ST_DONE_MASK)
#define PMC_SELF_TEST_UM_VD_REG_ST_RESULT_MASK   0x20000u
#define PMC_SELF_TEST_UM_VD_REG_ST_RESULT_SHIFT  17u
#define PMC_SELF_TEST_UM_VD_REG_ST_RESULT_WIDTH  1u
#define PMC_SELF_TEST_UM_VD_REG_ST_RESULT(x)     (((uint32_t)(((uint32_t)(x))<<PMC_SELF_TEST_UM_VD_REG_ST_RESULT_SHIFT))&PMC_SELF_TEST_UM_VD_REG_ST_RESULT_MASK)
/* FIR Bit Fields */
#define PMC_FIR_LVD_FAULT_MASK                   0x1u
#define PMC_FIR_LVD_FAULT_SHIFT                  0u
#define PMC_FIR_LVD_FAULT_WIDTH                  1u
#define PMC_FIR_LVD_FAULT(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_FIR_LVD_FAULT_SHIFT))&PMC_FIR_LVD_FAULT_MASK)
#define PMC_FIR_HVD_FAULT_MASK                   0x2u
#define PMC_FIR_HVD_FAULT_SHIFT                  1u
#define PMC_FIR_HVD_FAULT_WIDTH                  1u
#define PMC_FIR_HVD_FAULT(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_FIR_HVD_FAULT_SHIFT))&PMC_FIR_HVD_FAULT_MASK)
#define PMC_FIR_STEST_FAULT_MASK                 0x8u
#define PMC_FIR_STEST_FAULT_SHIFT                3u
#define PMC_FIR_STEST_FAULT_WIDTH                1u
#define PMC_FIR_STEST_FAULT(x)                   (((uint32_t)(((uint32_t)(x))<<PMC_FIR_STEST_FAULT_SHIFT))&PMC_FIR_STEST_FAULT_MASK)
/* LVD_HVD_INTR_ENB Bit Fields */
#define PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD_MASK  0x1u
#define PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD_SHIFT 0u
#define PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD_WIDTH 1u
#define PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD(x)    (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD_SHIFT))&PMC_LVD_HVD_INTR_ENB_LVD_CORE_COLD_MASK)
#define PMC_LVD_HVD_INTR_ENB_HVD_CORE_MASK       0x4u
#define PMC_LVD_HVD_INTR_ENB_HVD_CORE_SHIFT      2u
#define PMC_LVD_HVD_INTR_ENB_HVD_CORE_WIDTH      1u
#define PMC_LVD_HVD_INTR_ENB_HVD_CORE(x)         (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_INTR_ENB_HVD_CORE_SHIFT))&PMC_LVD_HVD_INTR_ENB_HVD_CORE_MASK)
#define PMC_LVD_HVD_INTR_ENB_HVD_HV_MASK         0x8u
#define PMC_LVD_HVD_INTR_ENB_HVD_HV_SHIFT        3u
#define PMC_LVD_HVD_INTR_ENB_HVD_HV_WIDTH        1u
#define PMC_LVD_HVD_INTR_ENB_HVD_HV(x)           (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_INTR_ENB_HVD_HV_SHIFT))&PMC_LVD_HVD_INTR_ENB_HVD_HV_MASK)
#define PMC_LVD_HVD_INTR_ENB_HVD_FLASH_MASK      0x20u
#define PMC_LVD_HVD_INTR_ENB_HVD_FLASH_SHIFT     5u
#define PMC_LVD_HVD_INTR_ENB_HVD_FLASH_WIDTH     1u
#define PMC_LVD_HVD_INTR_ENB_HVD_FLASH(x)        (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_INTR_ENB_HVD_FLASH_SHIFT))&PMC_LVD_HVD_INTR_ENB_HVD_FLASH_MASK)
#define PMC_LVD_HVD_INTR_ENB_PMC_ENABLE_MASK     0x80000000u
#define PMC_LVD_HVD_INTR_ENB_PMC_ENABLE_SHIFT    31u
#define PMC_LVD_HVD_INTR_ENB_PMC_ENABLE_WIDTH    1u
#define PMC_LVD_HVD_INTR_ENB_PMC_ENABLE(x)       (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_INTR_ENB_PMC_ENABLE_SHIFT))&PMC_LVD_HVD_INTR_ENB_PMC_ENABLE_MASK)
/* LVD_HVD_EVENT_STATUS Bit Fields */
#define PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD_MASK 0x1u
#define PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD_SHIFT 0u
#define PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD_WIDTH 1u
#define PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD(x) (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD_SHIFT))&PMC_LVD_HVD_EVENT_STATUS_LVD_CORE_COLD_MASK)
#define PMC_LVD_HVD_EVENT_STATUS_HVD_CORE_MASK   0x4u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_CORE_SHIFT  2u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_CORE_WIDTH  1u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_CORE(x)     (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_EVENT_STATUS_HVD_CORE_SHIFT))&PMC_LVD_HVD_EVENT_STATUS_HVD_CORE_MASK)
#define PMC_LVD_HVD_EVENT_STATUS_HVD_HV_MASK     0x8u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_HV_SHIFT    3u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_HV_WIDTH    1u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_HV(x)       (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_EVENT_STATUS_HVD_HV_SHIFT))&PMC_LVD_HVD_EVENT_STATUS_HVD_HV_MASK)
#define PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH_MASK  0x20u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH_SHIFT 5u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH_WIDTH 1u
#define PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH(x)    (((uint32_t)(((uint32_t)(x))<<PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH_SHIFT))&PMC_LVD_HVD_EVENT_STATUS_HVD_FLASH_MASK)
/* ADC_CS Bit Fields */
#define PMC_ADC_CS_ADC_CS_MASK                   0x3Fu
#define PMC_ADC_CS_ADC_CS_SHIFT                  0u
#define PMC_ADC_CS_ADC_CS_WIDTH                  6u
#define PMC_ADC_CS_ADC_CS(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_ADC_CS_ADC_CS_SHIFT))&PMC_ADC_CS_ADC_CS_MASK)
#define PMC_ADC_CS_STND_BY_RAM_BR_DETCT_MASK     0x100u
#define PMC_ADC_CS_STND_BY_RAM_BR_DETCT_SHIFT    8u
#define PMC_ADC_CS_STND_BY_RAM_BR_DETCT_WIDTH    1u
#define PMC_ADC_CS_STND_BY_RAM_BR_DETCT(x)       (((uint32_t)(((uint32_t)(x))<<PMC_ADC_CS_STND_BY_RAM_BR_DETCT_SHIFT))&PMC_ADC_CS_STND_BY_RAM_BR_DETCT_MASK)
#define PMC_ADC_CS_STND_BY_RAM_BO_CLR_MASK       0x200u
#define PMC_ADC_CS_STND_BY_RAM_BO_CLR_SHIFT      9u
#define PMC_ADC_CS_STND_BY_RAM_BO_CLR_WIDTH      1u
#define PMC_ADC_CS_STND_BY_RAM_BO_CLR(x)         (((uint32_t)(((uint32_t)(x))<<PMC_ADC_CS_STND_BY_RAM_BO_CLR_SHIFT))&PMC_ADC_CS_STND_BY_RAM_BO_CLR_MASK)
/* REE Bit Fields */
#define PMC_REE_LVD_CORE_COLD_MASK               0x1u
#define PMC_REE_LVD_CORE_COLD_SHIFT              0u
#define PMC_REE_LVD_CORE_COLD_WIDTH              1u
#define PMC_REE_LVD_CORE_COLD(x)                 (((uint32_t)(((uint32_t)(x))<<PMC_REE_LVD_CORE_COLD_SHIFT))&PMC_REE_LVD_CORE_COLD_MASK)
#define PMC_REE_HVD_CORE_MASK                    0x4u
#define PMC_REE_HVD_CORE_SHIFT                   2u
#define PMC_REE_HVD_CORE_WIDTH                   1u
#define PMC_REE_HVD_CORE(x)                      (((uint32_t)(((uint32_t)(x))<<PMC_REE_HVD_CORE_SHIFT))&PMC_REE_HVD_CORE_MASK)
#define PMC_REE_HVD_HV_MASK                      0x8u
#define PMC_REE_HVD_HV_SHIFT                     3u
#define PMC_REE_HVD_HV_WIDTH                     1u
#define PMC_REE_HVD_HV(x)                        (((uint32_t)(((uint32_t)(x))<<PMC_REE_HVD_HV_SHIFT))&PMC_REE_HVD_HV_MASK)
#define PMC_REE_HVD_FLASH_MASK                   0x20u
#define PMC_REE_HVD_FLASH_SHIFT                  5u
#define PMC_REE_HVD_FLASH_WIDTH                  1u
#define PMC_REE_HVD_FLASH(x)                     (((uint32_t)(((uint32_t)(x))<<PMC_REE_HVD_FLASH_SHIFT))&PMC_REE_HVD_FLASH_MASK)

/*!
 * @}
 */ /* end of group PMC_Register_Masks */


/*!
 * @}
 */ /* end of group PMC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PRAMC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PRAMC_Peripheral_Access_Layer PRAMC Peripheral Access Layer
 * @{
 */


/** PRAMC - Size of Registers Arrays */

/** PRAMC - Register Layout Typedef */
typedef struct {
  __IO uint32_t PRCR1;                             /**< Platform RAM Configuration Register 1, offset: 0x0 */
} PRAMC_Type, *PRAMC_MemMapPtr;

 /** Number of instances of the PRAMC module. */
#define PRAMC_INSTANCE_COUNT                     (2u)


/* PRAMC - Peripheral instance base addresses */
/** Peripheral PRAMC_0 base address */
#define PRAMC_0_BASE                             (0xFFF1C000u)
/** Peripheral PRAMC_0 base pointer */
#define PRAMC_0                                  ((PRAMC_Type *)PRAMC_0_BASE)
/** Peripheral PRAMC_1 base address */
#define PRAMC_1_BASE                             (0xFFF20000u)
/** Peripheral PRAMC_1 base pointer */
#define PRAMC_1                                  ((PRAMC_Type *)PRAMC_1_BASE)
/** Array initializer of PRAMC peripheral base addresses */
#define PRAMC_BASE_ADDRS                         { PRAMC_0_BASE, PRAMC_1_BASE }
/** Array initializer of PRAMC peripheral base pointers */
#define PRAMC_BASE_PTRS                          { PRAMC_0, PRAMC_1 }

/* ----------------------------------------------------------------------------
   -- PRAMC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PRAMC_Register_Masks PRAMC Register Masks
 * @{
 */

/* PRCR1 Bit Fields */
#define PRAMC_PRCR1_FT_DIS_MASK                  0x1u
#define PRAMC_PRCR1_FT_DIS_SHIFT                 0u
#define PRAMC_PRCR1_FT_DIS_WIDTH                 1u
#define PRAMC_PRCR1_FT_DIS(x)                    (((uint32_t)(((uint32_t)(x))<<PRAMC_PRCR1_FT_DIS_SHIFT))&PRAMC_PRCR1_FT_DIS_MASK)
#define PRAMC_PRCR1_P0_BO_DIS_MASK               0x40u
#define PRAMC_PRCR1_P0_BO_DIS_SHIFT              6u
#define PRAMC_PRCR1_P0_BO_DIS_WIDTH              1u
#define PRAMC_PRCR1_P0_BO_DIS(x)                 (((uint32_t)(((uint32_t)(x))<<PRAMC_PRCR1_P0_BO_DIS_SHIFT))&PRAMC_PRCR1_P0_BO_DIS_MASK)

/*!
 * @}
 */ /* end of group PRAMC_Register_Masks */


/*!
 * @}
 */ /* end of group PRAMC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- PSI5 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PSI5_Peripheral_Access_Layer PSI5 Peripheral Access Layer
 * @{
 */


/** PSI5 - Size of Registers Arrays */
#define PSI5_CH0_PMR_COUNT                       32u
#define PSI5_CH0_SFR_COUNT                       6u
#define PSI5_CH0_SFCR_COUNT                      6u

/** PSI5 - Register Layout Typedef */
typedef struct {
  __IO uint16_t GCR;                               /**< Global Control Register, offset: 0x0 */
       uint8_t RESERVED_0[6];
  __IO uint32_t CH0_PCCR;                          /**< PSI5 Channel Control Register, offset: 0x8 */
  __IO uint32_t CH0_DCR;                           /**< DMA Control Register, offset: 0xC */
  __IO uint32_t CH0_DSR;                           /**< DMA Status Register, offset: 0x10 */
  __IO uint32_t CH0_GICR;                          /**< General Interrupt Control Register, offset: 0x14 */
  __IO uint32_t CH0_NDICR;                         /**< New Data Interrupt Control Register, offset: 0x18 */
  __IO uint32_t CH0_OWICR;                         /**< Overwrite Interrupt Control Register, offset: 0x1C */
  __IO uint32_t CH0_EICR;                          /**< Error Interrupt Control Register, offset: 0x20 */
  __IO uint32_t CH0_GISR;                          /**< General Interrupt Status Register, offset: 0x24 */
  __I  uint32_t CH0_DPMR;                          /**< DMA PSI5 Message Register, offset: 0x28 */
  __I  uint32_t CH0_DSFR;                          /**< DMA SMC Frame Register, offset: 0x2C */
  __I  uint32_t CH0_DDSR;                          /**< DMA Diagnostic Status Register, offset: 0x30 */
  __I  uint32_t CH0_PMRRL;                         /**< PSI5 Message Receive Register Low, offset: 0x34 */
  __I  uint32_t CH0_PMRRH;                         /**< PSI5 Message Receive Register High, offset: 0x38 */
  struct {                                         /* offset: 0x3C, array step: 0x8 */
    __IO uint32_t CH0_PMRL;                          /**< PSI5 Message Register Low i, array offset: 0x3C, array step: 0x8 */
    __IO uint32_t CH0_PMRH;                          /**< PSI5 Message Register High i, array offset: 0x40, array step: 0x8 */
  } CH0_PMR[PSI5_CH0_PMR_COUNT];
  __IO uint32_t CH0_SFR[PSI5_CH0_SFR_COUNT];       /**< SMC Frame Register n, array offset: 0x13C, array step: 0x4 */
  __IO uint32_t CH0_NDSR;                          /**< New Data Status Register, offset: 0x154 */
  __IO uint32_t CH0_OWSR;                          /**< Overwrite Status Register, offset: 0x158 */
  __IO uint32_t CH0_EISR;                          /**< Error Indication Status Register, offset: 0x15C */
  __O  uint32_t CH0_SNDSR;                         /**< Set New Data Status Register, offset: 0x160 */
  __O  uint32_t CH0_SOWSR;                         /**< Set Overwrite Status Register, offset: 0x164 */
  __O  uint32_t CH0_SEISR;                         /**< Set Error Status Register, offset: 0x168 */
  __IO uint32_t CH0_SSESR;                         /**< Set SMC Error Status Register, offset: 0x16C */
  __I  uint32_t CH0_STSRR;                         /**< Sync Time Stamp Read Register, offset: 0x170 */
  __I  uint32_t CH0_DTSRR;                         /**< Data Time Stamp Read Register, offset: 0x174 */
  __IO uint32_t CH0_SFCR[PSI5_CH0_SFCR_COUNT];     /**< Slot n Frame Configuration Register, array offset: 0x178, array step: 0x4 */
  __IO uint16_t CH0_S1SBR;                         /**< Slot 1 Start Boundary Register, offset: 0x190 */
  __IO uint16_t CH0_S2SBR;                         /**< Slot 2 Start Boundary Register, offset: 0x192 */
  __IO uint16_t CH0_S3SBR;                         /**< Slot 3 Start Boundary Register, offset: 0x194 */
  __IO uint16_t CH0_S4SBR;                         /**< Slot 4 Start Boundary Register, offset: 0x196 */
  __IO uint16_t CH0_S5SBR;                         /**< Slot 5 Start Boundary Register, offset: 0x198 */
  __IO uint16_t CH0_S6SBR;                         /**< Slot 6 Start Boundary Register, offset: 0x19A */
  __IO uint32_t CH0_SnEBR;                         /**< Slot n End Boundary Register, offset: 0x19C */
  __IO uint16_t CH0_DOBCR;                         /**< Data Output Block Configuration Register, offset: 0x1A0 */
  __IO uint16_t CH0_MDDIS_OFF;                     /**< Manchestor Decoder Disable Offset, offset: 0x1A2 */
  __IO uint16_t CH0_PW0D;                          /**< Pulse Width for Data Bit Value 0, offset: 0x1A4 */
  __IO uint16_t CH0_PW1D;                          /**< Pulse Width for Data Bit Value 1, offset: 0x1A6 */
  __IO uint16_t CH0_CTPR;                          /**< Counter Target Pulse Register, offset: 0x1A8 */
  __IO uint16_t CH0_CIPR;                          /**< Counter Initialize Pulse Register, offset: 0x1AA */
  __IO uint32_t CH0_DPRL;                          /**< Data Preparation Register Low, offset: 0x1AC */
  __I  uint32_t CH0_DPRH;                          /**< Data Preparation Register High, offset: 0x1B0 */
  __IO uint32_t CH0_DBRL;                          /**< Data Buffer Register Low, offset: 0x1B4 */
  __IO uint32_t CH0_DBRH;                          /**< Data Buffer Register High, offset: 0x1B8 */
  __IO uint32_t CH0_DSRL;                          /**< Data Shift Register Low, offset: 0x1BC */
  __IO uint32_t CH0_DSRH;                          /**< Data Shift Register High, offset: 0x1C0 */
} PSI5_Type, *PSI5_MemMapPtr;

 /** Number of instances of the PSI5 module. */
#define PSI5_INSTANCE_COUNT                      (2u)


/* PSI5 - Peripheral instance base addresses */
/** Peripheral PSI5_0 base address */
#define PSI5_0_BASE                              (0xFFE3C000u)
/** Peripheral PSI5_0 base pointer */
#define PSI5_0                                   ((PSI5_Type *)PSI5_0_BASE)
/** Peripheral PSI5_1 base address */
#define PSI5_1_BASE                              (0xC3E14000u)
/** Peripheral PSI5_1 base pointer */
#define PSI5_1                                   ((PSI5_Type *)PSI5_1_BASE)
/** Array initializer of PSI5 peripheral base addresses */
#define PSI5_BASE_ADDRS                          { PSI5_0_BASE, PSI5_1_BASE }
/** Array initializer of PSI5 peripheral base pointers */
#define PSI5_BASE_PTRS                           { PSI5_0, PSI5_1 }

/* ----------------------------------------------------------------------------
   -- PSI5 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PSI5_Register_Masks PSI5 Register Masks
 * @{
 */

/* GCR Bit Fields */
#define PSI5_GCR_GLOBAL_DISABLE_REQ_MASK         0x1u
#define PSI5_GCR_GLOBAL_DISABLE_REQ_SHIFT        0u
#define PSI5_GCR_GLOBAL_DISABLE_REQ_WIDTH        1u
#define PSI5_GCR_GLOBAL_DISABLE_REQ(x)           (((uint16_t)(((uint16_t)(x))<<PSI5_GCR_GLOBAL_DISABLE_REQ_SHIFT))&PSI5_GCR_GLOBAL_DISABLE_REQ_MASK)
#define PSI5_GCR_CTC_GED_MASK                    0x2u
#define PSI5_GCR_CTC_GED_SHIFT                   1u
#define PSI5_GCR_CTC_GED_WIDTH                   1u
#define PSI5_GCR_CTC_GED(x)                      (((uint16_t)(((uint16_t)(x))<<PSI5_GCR_CTC_GED_SHIFT))&PSI5_GCR_CTC_GED_MASK)
/* CH0_PCCR Bit Fields */
#define PSI5_CH0_PCCR_PSI5_CH_EN_MASK            0x1u
#define PSI5_CH0_PCCR_PSI5_CH_EN_SHIFT           0u
#define PSI5_CH0_PCCR_PSI5_CH_EN_WIDTH           1u
#define PSI5_CH0_PCCR_PSI5_CH_EN(x)              (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_PSI5_CH_EN_SHIFT))&PSI5_CH0_PCCR_PSI5_CH_EN_MASK)
#define PSI5_CH0_PCCR_PSI5_CH_CONFIG_MASK        0x2u
#define PSI5_CH0_PCCR_PSI5_CH_CONFIG_SHIFT       1u
#define PSI5_CH0_PCCR_PSI5_CH_CONFIG_WIDTH       1u
#define PSI5_CH0_PCCR_PSI5_CH_CONFIG(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_PSI5_CH_CONFIG_SHIFT))&PSI5_CH0_PCCR_PSI5_CH_CONFIG_MASK)
#define PSI5_CH0_PCCR_MODE_MASK                  0x4u
#define PSI5_CH0_PCCR_MODE_SHIFT                 2u
#define PSI5_CH0_PCCR_MODE_WIDTH                 1u
#define PSI5_CH0_PCCR_MODE(x)                    (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_MODE_SHIFT))&PSI5_CH0_PCCR_MODE_MASK)
#define PSI5_CH0_PCCR_BIT_RATE_MASK              0x8u
#define PSI5_CH0_PCCR_BIT_RATE_SHIFT             3u
#define PSI5_CH0_PCCR_BIT_RATE_WIDTH             1u
#define PSI5_CH0_PCCR_BIT_RATE(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_BIT_RATE_SHIFT))&PSI5_CH0_PCCR_BIT_RATE_MASK)
#define PSI5_CH0_PCCR_FAST_CLR_PSI5_MASK         0x10u
#define PSI5_CH0_PCCR_FAST_CLR_PSI5_SHIFT        4u
#define PSI5_CH0_PCCR_FAST_CLR_PSI5_WIDTH        1u
#define PSI5_CH0_PCCR_FAST_CLR_PSI5(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_FAST_CLR_PSI5_SHIFT))&PSI5_CH0_PCCR_FAST_CLR_PSI5_MASK)
#define PSI5_CH0_PCCR_FAST_CLR_SMC_MASK          0x20u
#define PSI5_CH0_PCCR_FAST_CLR_SMC_SHIFT         5u
#define PSI5_CH0_PCCR_FAST_CLR_SMC_WIDTH         1u
#define PSI5_CH0_PCCR_FAST_CLR_SMC(x)            (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_FAST_CLR_SMC_SHIFT))&PSI5_CH0_PCCR_FAST_CLR_SMC_MASK)
#define PSI5_CH0_PCCR_SP_TS_CLK_SEL_MASK         0x100u
#define PSI5_CH0_PCCR_SP_TS_CLK_SEL_SHIFT        8u
#define PSI5_CH0_PCCR_SP_TS_CLK_SEL_WIDTH        1u
#define PSI5_CH0_PCCR_SP_TS_CLK_SEL(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_SP_TS_CLK_SEL_SHIFT))&PSI5_CH0_PCCR_SP_TS_CLK_SEL_MASK)
#define PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL_MASK     0x200u
#define PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL_SHIFT    9u
#define PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL_WIDTH    1u
#define PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL(x)       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL_SHIFT))&PSI5_CH0_PCCR_DEBUG_FREEZE_CTRL_MASK)
#define PSI5_CH0_PCCR_DEBUG_EN_MASK              0x400u
#define PSI5_CH0_PCCR_DEBUG_EN_SHIFT             10u
#define PSI5_CH0_PCCR_DEBUG_EN_WIDTH             1u
#define PSI5_CH0_PCCR_DEBUG_EN(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_DEBUG_EN_SHIFT))&PSI5_CH0_PCCR_DEBUG_EN_MASK)
#define PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN_MASK    0x4000u
#define PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN_SHIFT   14u
#define PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN_WIDTH   1u
#define PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN(x)      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN_SHIFT))&PSI5_CH0_PCCR_GTM_RESET_ASYNC_EN_MASK)
#define PSI5_CH0_PCCR_ERROR_SELECT0_MASK         0x10000u
#define PSI5_CH0_PCCR_ERROR_SELECT0_SHIFT        16u
#define PSI5_CH0_PCCR_ERROR_SELECT0_WIDTH        1u
#define PSI5_CH0_PCCR_ERROR_SELECT0(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_ERROR_SELECT0_SHIFT))&PSI5_CH0_PCCR_ERROR_SELECT0_MASK)
#define PSI5_CH0_PCCR_ERROR_SELECT1_MASK         0x20000u
#define PSI5_CH0_PCCR_ERROR_SELECT1_SHIFT        17u
#define PSI5_CH0_PCCR_ERROR_SELECT1_WIDTH        1u
#define PSI5_CH0_PCCR_ERROR_SELECT1(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_ERROR_SELECT1_SHIFT))&PSI5_CH0_PCCR_ERROR_SELECT1_MASK)
#define PSI5_CH0_PCCR_ERROR_SELECT2_MASK         0x40000u
#define PSI5_CH0_PCCR_ERROR_SELECT2_SHIFT        18u
#define PSI5_CH0_PCCR_ERROR_SELECT2_WIDTH        1u
#define PSI5_CH0_PCCR_ERROR_SELECT2(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_ERROR_SELECT2_SHIFT))&PSI5_CH0_PCCR_ERROR_SELECT2_MASK)
#define PSI5_CH0_PCCR_ERROR_SELECT3_MASK         0x80000u
#define PSI5_CH0_PCCR_ERROR_SELECT3_SHIFT        19u
#define PSI5_CH0_PCCR_ERROR_SELECT3_WIDTH        1u
#define PSI5_CH0_PCCR_ERROR_SELECT3(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_ERROR_SELECT3_SHIFT))&PSI5_CH0_PCCR_ERROR_SELECT3_MASK)
#define PSI5_CH0_PCCR_ERROR_SELECT4_MASK         0x100000u
#define PSI5_CH0_PCCR_ERROR_SELECT4_SHIFT        20u
#define PSI5_CH0_PCCR_ERROR_SELECT4_WIDTH        1u
#define PSI5_CH0_PCCR_ERROR_SELECT4(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_ERROR_SELECT4_SHIFT))&PSI5_CH0_PCCR_ERROR_SELECT4_MASK)
#define PSI5_CH0_PCCR_MEM_DEPTH_MASK             0x1F000000u
#define PSI5_CH0_PCCR_MEM_DEPTH_SHIFT            24u
#define PSI5_CH0_PCCR_MEM_DEPTH_WIDTH            5u
#define PSI5_CH0_PCCR_MEM_DEPTH(x)               (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_MEM_DEPTH_SHIFT))&PSI5_CH0_PCCR_MEM_DEPTH_MASK)
#define PSI5_CH0_PCCR_CTC_ED_MASK                0x40000000u
#define PSI5_CH0_PCCR_CTC_ED_SHIFT               30u
#define PSI5_CH0_PCCR_CTC_ED_WIDTH               1u
#define PSI5_CH0_PCCR_CTC_ED(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_CTC_ED_SHIFT))&PSI5_CH0_PCCR_CTC_ED_MASK)
#define PSI5_CH0_PCCR_CTC_GED_SEL_MASK           0x80000000u
#define PSI5_CH0_PCCR_CTC_GED_SEL_SHIFT          31u
#define PSI5_CH0_PCCR_CTC_GED_SEL_WIDTH          1u
#define PSI5_CH0_PCCR_CTC_GED_SEL(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PCCR_CTC_GED_SEL_SHIFT))&PSI5_CH0_PCCR_CTC_GED_SEL_MASK)
/* CH0_DCR Bit Fields */
#define PSI5_CH0_DCR_DMA_PM_DS_CONFIG_MASK       0x3u
#define PSI5_CH0_DCR_DMA_PM_DS_CONFIG_SHIFT      0u
#define PSI5_CH0_DCR_DMA_PM_DS_CONFIG_WIDTH      2u
#define PSI5_CH0_DCR_DMA_PM_DS_CONFIG(x)         (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_DMA_PM_DS_CONFIG_SHIFT))&PSI5_CH0_DCR_DMA_PM_DS_CONFIG_MASK)
#define PSI5_CH0_DCR_DMA_EN_SF_MASK              0x4u
#define PSI5_CH0_DCR_DMA_EN_SF_SHIFT             2u
#define PSI5_CH0_DCR_DMA_EN_SF_WIDTH             1u
#define PSI5_CH0_DCR_DMA_EN_SF(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_DMA_EN_SF_SHIFT))&PSI5_CH0_DCR_DMA_EN_SF_MASK)
#define PSI5_CH0_DCR_IE_DMA_PM_DS_UF_MASK        0x100u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_UF_SHIFT       8u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_UF_WIDTH       1u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_UF(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_IE_DMA_PM_DS_UF_SHIFT))&PSI5_CH0_DCR_IE_DMA_PM_DS_UF_MASK)
#define PSI5_CH0_DCR_IE_DMA_SFUF_MASK            0x400u
#define PSI5_CH0_DCR_IE_DMA_SFUF_SHIFT           10u
#define PSI5_CH0_DCR_IE_DMA_SFUF_WIDTH           1u
#define PSI5_CH0_DCR_IE_DMA_SFUF(x)              (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_IE_DMA_SFUF_SHIFT))&PSI5_CH0_DCR_IE_DMA_SFUF_MASK)
#define PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL_MASK 0x800u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL_SHIFT 11u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL_WIDTH 1u
#define PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL(x)   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL_SHIFT))&PSI5_CH0_DCR_IE_DMA_PM_DS_FIFO_FULL_MASK)
#define PSI5_CH0_DCR_IE_DMA_TF_PM_DS_MASK        0x20000u
#define PSI5_CH0_DCR_IE_DMA_TF_PM_DS_SHIFT       17u
#define PSI5_CH0_DCR_IE_DMA_TF_PM_DS_WIDTH       1u
#define PSI5_CH0_DCR_IE_DMA_TF_PM_DS(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_IE_DMA_TF_PM_DS_SHIFT))&PSI5_CH0_DCR_IE_DMA_TF_PM_DS_MASK)
#define PSI5_CH0_DCR_IE_DMA_TF_SF_MASK           0x40000u
#define PSI5_CH0_DCR_IE_DMA_TF_SF_SHIFT          18u
#define PSI5_CH0_DCR_IE_DMA_TF_SF_WIDTH          1u
#define PSI5_CH0_DCR_IE_DMA_TF_SF(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_IE_DMA_TF_SF_SHIFT))&PSI5_CH0_DCR_IE_DMA_TF_SF_MASK)
#define PSI5_CH0_DCR_DMA_PM_DS_WM_MASK           0x1F000000u
#define PSI5_CH0_DCR_DMA_PM_DS_WM_SHIFT          24u
#define PSI5_CH0_DCR_DMA_PM_DS_WM_WIDTH          5u
#define PSI5_CH0_DCR_DMA_PM_DS_WM(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DCR_DMA_PM_DS_WM_SHIFT))&PSI5_CH0_DCR_DMA_PM_DS_WM_MASK)
/* CH0_DSR Bit Fields */
#define PSI5_CH0_DSR_IS_DMA_PM_DS_UF_MASK        0x100u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_UF_SHIFT       8u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_UF_WIDTH       1u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_UF(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSR_IS_DMA_PM_DS_UF_SHIFT))&PSI5_CH0_DSR_IS_DMA_PM_DS_UF_MASK)
#define PSI5_CH0_DSR_IS_DMA_SFUF_MASK            0x400u
#define PSI5_CH0_DSR_IS_DMA_SFUF_SHIFT           10u
#define PSI5_CH0_DSR_IS_DMA_SFUF_WIDTH           1u
#define PSI5_CH0_DSR_IS_DMA_SFUF(x)              (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSR_IS_DMA_SFUF_SHIFT))&PSI5_CH0_DSR_IS_DMA_SFUF_MASK)
#define PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL_MASK 0x800u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL_SHIFT 11u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL_WIDTH 1u
#define PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL(x)   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL_SHIFT))&PSI5_CH0_DSR_IS_DMA_PM_DS_FIFO_FULL_MASK)
#define PSI5_CH0_DSR_IS_DMA_TF_PM_DS_MASK        0x20000u
#define PSI5_CH0_DSR_IS_DMA_TF_PM_DS_SHIFT       17u
#define PSI5_CH0_DSR_IS_DMA_TF_PM_DS_WIDTH       1u
#define PSI5_CH0_DSR_IS_DMA_TF_PM_DS(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSR_IS_DMA_TF_PM_DS_SHIFT))&PSI5_CH0_DSR_IS_DMA_TF_PM_DS_MASK)
#define PSI5_CH0_DSR_IS_DMA_TF_SF_MASK           0x40000u
#define PSI5_CH0_DSR_IS_DMA_TF_SF_SHIFT          18u
#define PSI5_CH0_DSR_IS_DMA_TF_SF_WIDTH          1u
#define PSI5_CH0_DSR_IS_DMA_TF_SF(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSR_IS_DMA_TF_SF_SHIFT))&PSI5_CH0_DSR_IS_DMA_TF_SF_MASK)
/* CH0_GICR Bit Fields */
#define PSI5_CH0_GICR_IE_PRR_MASK                0x10000u
#define PSI5_CH0_GICR_IE_PRR_SHIFT               16u
#define PSI5_CH0_GICR_IE_PRR_WIDTH               1u
#define PSI5_CH0_GICR_IE_PRR(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_PRR_SHIFT))&PSI5_CH0_GICR_IE_PRR_MASK)
#define PSI5_CH0_GICR_IE_BRR_MASK                0x20000u
#define PSI5_CH0_GICR_IE_BRR_SHIFT               17u
#define PSI5_CH0_GICR_IE_BRR_WIDTH               1u
#define PSI5_CH0_GICR_IE_BRR(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_BRR_SHIFT))&PSI5_CH0_GICR_IE_BRR_MASK)
#define PSI5_CH0_GICR_IE_DSRR_MASK               0x40000u
#define PSI5_CH0_GICR_IE_DSRR_SHIFT              18u
#define PSI5_CH0_GICR_IE_DSRR_WIDTH              1u
#define PSI5_CH0_GICR_IE_DSRR(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_DSRR_SHIFT))&PSI5_CH0_GICR_IE_DSRR_MASK)
#define PSI5_CH0_GICR_IE_PROW_MASK               0x80000u
#define PSI5_CH0_GICR_IE_PROW_SHIFT              19u
#define PSI5_CH0_GICR_IE_PROW_WIDTH              1u
#define PSI5_CH0_GICR_IE_PROW(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_PROW_SHIFT))&PSI5_CH0_GICR_IE_PROW_MASK)
#define PSI5_CH0_GICR_IE_BROW_MASK               0x100000u
#define PSI5_CH0_GICR_IE_BROW_SHIFT              20u
#define PSI5_CH0_GICR_IE_BROW_WIDTH              1u
#define PSI5_CH0_GICR_IE_BROW(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_BROW_SHIFT))&PSI5_CH0_GICR_IE_BROW_MASK)
#define PSI5_CH0_GICR_IE_DSROW_MASK              0x200000u
#define PSI5_CH0_GICR_IE_DSROW_SHIFT             21u
#define PSI5_CH0_GICR_IE_DSROW_WIDTH             1u
#define PSI5_CH0_GICR_IE_DSROW(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_DSROW_SHIFT))&PSI5_CH0_GICR_IE_DSROW_MASK)
#define PSI5_CH0_GICR_IE_DTS_MASK                0x400000u
#define PSI5_CH0_GICR_IE_DTS_SHIFT               22u
#define PSI5_CH0_GICR_IE_DTS_WIDTH               1u
#define PSI5_CH0_GICR_IE_DTS(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_DTS_SHIFT))&PSI5_CH0_GICR_IE_DTS_MASK)
#define PSI5_CH0_GICR_IE_STS_MASK                0x800000u
#define PSI5_CH0_GICR_IE_STS_SHIFT               23u
#define PSI5_CH0_GICR_IE_STS_WIDTH               1u
#define PSI5_CH0_GICR_IE_STS(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GICR_IE_STS_SHIFT))&PSI5_CH0_GICR_IE_STS_MASK)
/* CH0_NDICR Bit Fields */
#define PSI5_CH0_NDICR_IE_ND_MASK                0xFFFFFFFFu
#define PSI5_CH0_NDICR_IE_ND_SHIFT               0u
#define PSI5_CH0_NDICR_IE_ND_WIDTH               32u
#define PSI5_CH0_NDICR_IE_ND(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_NDICR_IE_ND_SHIFT))&PSI5_CH0_NDICR_IE_ND_MASK)
/* CH0_OWICR Bit Fields */
#define PSI5_CH0_OWICR_IE_OW_MASK                0xFFFFFFFFu
#define PSI5_CH0_OWICR_IE_OW_SHIFT               0u
#define PSI5_CH0_OWICR_IE_OW_WIDTH               32u
#define PSI5_CH0_OWICR_IE_OW(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_OWICR_IE_OW_SHIFT))&PSI5_CH0_OWICR_IE_OW_MASK)
/* CH0_EICR Bit Fields */
#define PSI5_CH0_EICR_IE_ERROR_MASK              0xFFFFFFFFu
#define PSI5_CH0_EICR_IE_ERROR_SHIFT             0u
#define PSI5_CH0_EICR_IE_ERROR_WIDTH             32u
#define PSI5_CH0_EICR_IE_ERROR(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_EICR_IE_ERROR_SHIFT))&PSI5_CH0_EICR_IE_ERROR_MASK)
/* CH0_GISR Bit Fields */
#define PSI5_CH0_GISR_IS_NVSM_MASK               0x3Fu
#define PSI5_CH0_GISR_IS_NVSM_SHIFT              0u
#define PSI5_CH0_GISR_IS_NVSM_WIDTH              6u
#define PSI5_CH0_GISR_IS_NVSM(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_NVSM_SHIFT))&PSI5_CH0_GISR_IS_NVSM_MASK)
#define PSI5_CH0_GISR_IS_OWSM_MASK               0x3F00u
#define PSI5_CH0_GISR_IS_OWSM_SHIFT              8u
#define PSI5_CH0_GISR_IS_OWSM_WIDTH              6u
#define PSI5_CH0_GISR_IS_OWSM(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_OWSM_SHIFT))&PSI5_CH0_GISR_IS_OWSM_MASK)
#define PSI5_CH0_GISR_DPR_RDY_MASK               0x10000u
#define PSI5_CH0_GISR_DPR_RDY_SHIFT              16u
#define PSI5_CH0_GISR_DPR_RDY_WIDTH              1u
#define PSI5_CH0_GISR_DPR_RDY(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_DPR_RDY_SHIFT))&PSI5_CH0_GISR_DPR_RDY_MASK)
#define PSI5_CH0_GISR_DBR_RDY_MASK               0x20000u
#define PSI5_CH0_GISR_DBR_RDY_SHIFT              17u
#define PSI5_CH0_GISR_DBR_RDY_WIDTH              1u
#define PSI5_CH0_GISR_DBR_RDY(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_DBR_RDY_SHIFT))&PSI5_CH0_GISR_DBR_RDY_MASK)
#define PSI5_CH0_GISR_DSR_RDY_MASK               0x40000u
#define PSI5_CH0_GISR_DSR_RDY_SHIFT              18u
#define PSI5_CH0_GISR_DSR_RDY_WIDTH              1u
#define PSI5_CH0_GISR_DSR_RDY(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_DSR_RDY_SHIFT))&PSI5_CH0_GISR_DSR_RDY_MASK)
#define PSI5_CH0_GISR_IS_PROW_MASK               0x80000u
#define PSI5_CH0_GISR_IS_PROW_SHIFT              19u
#define PSI5_CH0_GISR_IS_PROW_WIDTH              1u
#define PSI5_CH0_GISR_IS_PROW(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_PROW_SHIFT))&PSI5_CH0_GISR_IS_PROW_MASK)
#define PSI5_CH0_GISR_IS_BROW_MASK               0x100000u
#define PSI5_CH0_GISR_IS_BROW_SHIFT              20u
#define PSI5_CH0_GISR_IS_BROW_WIDTH              1u
#define PSI5_CH0_GISR_IS_BROW(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_BROW_SHIFT))&PSI5_CH0_GISR_IS_BROW_MASK)
#define PSI5_CH0_GISR_IS_DSROW_MASK              0x200000u
#define PSI5_CH0_GISR_IS_DSROW_SHIFT             21u
#define PSI5_CH0_GISR_IS_DSROW_WIDTH             1u
#define PSI5_CH0_GISR_IS_DSROW(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_DSROW_SHIFT))&PSI5_CH0_GISR_IS_DSROW_MASK)
#define PSI5_CH0_GISR_IS_DTS_MASK                0x400000u
#define PSI5_CH0_GISR_IS_DTS_SHIFT               22u
#define PSI5_CH0_GISR_IS_DTS_WIDTH               1u
#define PSI5_CH0_GISR_IS_DTS(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_DTS_SHIFT))&PSI5_CH0_GISR_IS_DTS_MASK)
#define PSI5_CH0_GISR_IS_STS_MASK                0x800000u
#define PSI5_CH0_GISR_IS_STS_SHIFT               23u
#define PSI5_CH0_GISR_IS_STS_WIDTH               1u
#define PSI5_CH0_GISR_IS_STS(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_STS_SHIFT))&PSI5_CH0_GISR_IS_STS_MASK)
#define PSI5_CH0_GISR_IS_CESM_MASK               0x3F000000u
#define PSI5_CH0_GISR_IS_CESM_SHIFT              24u
#define PSI5_CH0_GISR_IS_CESM_WIDTH              6u
#define PSI5_CH0_GISR_IS_CESM(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_CESM_SHIFT))&PSI5_CH0_GISR_IS_CESM_MASK)
#define PSI5_CH0_GISR_IS_DB_FR_MASK              0x80000000u
#define PSI5_CH0_GISR_IS_DB_FR_SHIFT             31u
#define PSI5_CH0_GISR_IS_DB_FR_WIDTH             1u
#define PSI5_CH0_GISR_IS_DB_FR(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_GISR_IS_DB_FR_SHIFT))&PSI5_CH0_GISR_IS_DB_FR_MASK)
/* CH0_DPMR Bit Fields */
#define PSI5_CH0_DPMR_PSI5_RXDATA_MASK           0xFFFFFFFFu
#define PSI5_CH0_DPMR_PSI5_RXDATA_SHIFT          0u
#define PSI5_CH0_DPMR_PSI5_RXDATA_WIDTH          32u
#define PSI5_CH0_DPMR_PSI5_RXDATA(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DPMR_PSI5_RXDATA_SHIFT))&PSI5_CH0_DPMR_PSI5_RXDATA_MASK)
/* CH0_DSFR Bit Fields */
#define PSI5_CH0_DSFR_SMC_RXDATA_MASK            0xFFFFFFFFu
#define PSI5_CH0_DSFR_SMC_RXDATA_SHIFT           0u
#define PSI5_CH0_DSFR_SMC_RXDATA_WIDTH           32u
#define PSI5_CH0_DSFR_SMC_RXDATA(x)              (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSFR_SMC_RXDATA_SHIFT))&PSI5_CH0_DSFR_SMC_RXDATA_MASK)
/* CH0_DDSR Bit Fields */
#define PSI5_CH0_DDSR_DDS_MASK                   0xFFFFFFFFu
#define PSI5_CH0_DDSR_DDS_SHIFT                  0u
#define PSI5_CH0_DDSR_DDS_WIDTH                  32u
#define PSI5_CH0_DDSR_DDS(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DDSR_DDS_SHIFT))&PSI5_CH0_DDSR_DDS_MASK)
/* CH0_PMRRL Bit Fields */
#define PSI5_CH0_PMRRL_C_MASK                    0x1u
#define PSI5_CH0_PMRRL_C_SHIFT                   0u
#define PSI5_CH0_PMRRL_C_WIDTH                   1u
#define PSI5_CH0_PMRRL_C(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRL_C_SHIFT))&PSI5_CH0_PMRRL_C_MASK)
#define PSI5_CH0_PMRRL_CRC_MASK                  0xEu
#define PSI5_CH0_PMRRL_CRC_SHIFT                 1u
#define PSI5_CH0_PMRRL_CRC_WIDTH                 3u
#define PSI5_CH0_PMRRL_CRC(x)                    (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRL_CRC_SHIFT))&PSI5_CH0_PMRRL_CRC_MASK)
#define PSI5_CH0_PMRRL_DATA_REGION_MASK          0xFFFFFFF0u
#define PSI5_CH0_PMRRL_DATA_REGION_SHIFT         4u
#define PSI5_CH0_PMRRL_DATA_REGION_WIDTH         28u
#define PSI5_CH0_PMRRL_DATA_REGION(x)            (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRL_DATA_REGION_SHIFT))&PSI5_CH0_PMRRL_DATA_REGION_MASK)
/* CH0_PMRRH Bit Fields */
#define PSI5_CH0_PMRRH_TimeStampValue_MASK       0xFFFFFFu
#define PSI5_CH0_PMRRH_TimeStampValue_SHIFT      0u
#define PSI5_CH0_PMRRH_TimeStampValue_WIDTH      24u
#define PSI5_CH0_PMRRH_TimeStampValue(x)         (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_TimeStampValue_SHIFT))&PSI5_CH0_PMRRH_TimeStampValue_MASK)
#define PSI5_CH0_PMRRH_SlotCounter_MASK          0x7000000u
#define PSI5_CH0_PMRRH_SlotCounter_SHIFT         24u
#define PSI5_CH0_PMRRH_SlotCounter_WIDTH         3u
#define PSI5_CH0_PMRRH_SlotCounter(x)            (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_SlotCounter_SHIFT))&PSI5_CH0_PMRRH_SlotCounter_MASK)
#define PSI5_CH0_PMRRH_T_MASK                    0x8000000u
#define PSI5_CH0_PMRRH_T_SHIFT                   27u
#define PSI5_CH0_PMRRH_T_WIDTH                   1u
#define PSI5_CH0_PMRRH_T(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_T_SHIFT))&PSI5_CH0_PMRRH_T_MASK)
#define PSI5_CH0_PMRRH_E_MASK                    0x10000000u
#define PSI5_CH0_PMRRH_E_SHIFT                   28u
#define PSI5_CH0_PMRRH_E_WIDTH                   1u
#define PSI5_CH0_PMRRH_E(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_E_SHIFT))&PSI5_CH0_PMRRH_E_MASK)
#define PSI5_CH0_PMRRH_EM_MASK                   0x20000000u
#define PSI5_CH0_PMRRH_EM_SHIFT                  29u
#define PSI5_CH0_PMRRH_EM_WIDTH                  1u
#define PSI5_CH0_PMRRH_EM(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_EM_SHIFT))&PSI5_CH0_PMRRH_EM_MASK)
#define PSI5_CH0_PMRRH_F_MASK                    0x40000000u
#define PSI5_CH0_PMRRH_F_SHIFT                   30u
#define PSI5_CH0_PMRRH_F_WIDTH                   1u
#define PSI5_CH0_PMRRH_F(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRRH_F_SHIFT))&PSI5_CH0_PMRRH_F_MASK)
/* CH0_PMRL Bit Fields */
#define PSI5_CH0_PMRL_C_MASK                     0x1u
#define PSI5_CH0_PMRL_C_SHIFT                    0u
#define PSI5_CH0_PMRL_C_WIDTH                    1u
#define PSI5_CH0_PMRL_C(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRL_C_SHIFT))&PSI5_CH0_PMRL_C_MASK)
#define PSI5_CH0_PMRL_CRCP_MASK                  0xEu
#define PSI5_CH0_PMRL_CRCP_SHIFT                 1u
#define PSI5_CH0_PMRL_CRCP_WIDTH                 3u
#define PSI5_CH0_PMRL_CRCP(x)                    (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRL_CRCP_SHIFT))&PSI5_CH0_PMRL_CRCP_MASK)
#define PSI5_CH0_PMRL_DATA_REGION_MASK           0xFFFFFFF0u
#define PSI5_CH0_PMRL_DATA_REGION_SHIFT          4u
#define PSI5_CH0_PMRL_DATA_REGION_WIDTH          28u
#define PSI5_CH0_PMRL_DATA_REGION(x)             (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRL_DATA_REGION_SHIFT))&PSI5_CH0_PMRL_DATA_REGION_MASK)
/* CH0_PMRH Bit Fields */
#define PSI5_CH0_PMRH_TimeStampValue_MASK        0xFFFFFFu
#define PSI5_CH0_PMRH_TimeStampValue_SHIFT       0u
#define PSI5_CH0_PMRH_TimeStampValue_WIDTH       24u
#define PSI5_CH0_PMRH_TimeStampValue(x)          (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_TimeStampValue_SHIFT))&PSI5_CH0_PMRH_TimeStampValue_MASK)
#define PSI5_CH0_PMRH_Slot_Counter_MASK          0x7000000u
#define PSI5_CH0_PMRH_Slot_Counter_SHIFT         24u
#define PSI5_CH0_PMRH_Slot_Counter_WIDTH         3u
#define PSI5_CH0_PMRH_Slot_Counter(x)            (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_Slot_Counter_SHIFT))&PSI5_CH0_PMRH_Slot_Counter_MASK)
#define PSI5_CH0_PMRH_T_MASK                     0x8000000u
#define PSI5_CH0_PMRH_T_SHIFT                    27u
#define PSI5_CH0_PMRH_T_WIDTH                    1u
#define PSI5_CH0_PMRH_T(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_T_SHIFT))&PSI5_CH0_PMRH_T_MASK)
#define PSI5_CH0_PMRH_E_MASK                     0x10000000u
#define PSI5_CH0_PMRH_E_SHIFT                    28u
#define PSI5_CH0_PMRH_E_WIDTH                    1u
#define PSI5_CH0_PMRH_E(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_E_SHIFT))&PSI5_CH0_PMRH_E_MASK)
#define PSI5_CH0_PMRH_EM_MASK                    0x20000000u
#define PSI5_CH0_PMRH_EM_SHIFT                   29u
#define PSI5_CH0_PMRH_EM_WIDTH                   1u
#define PSI5_CH0_PMRH_EM(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_EM_SHIFT))&PSI5_CH0_PMRH_EM_MASK)
#define PSI5_CH0_PMRH_F_MASK                     0x40000000u
#define PSI5_CH0_PMRH_F_SHIFT                    30u
#define PSI5_CH0_PMRH_F_WIDTH                    1u
#define PSI5_CH0_PMRH_F(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_F_SHIFT))&PSI5_CH0_PMRH_F_MASK)
#define PSI5_CH0_PMRH_O_MASK                     0x80000000u
#define PSI5_CH0_PMRH_O_SHIFT                    31u
#define PSI5_CH0_PMRH_O_WIDTH                    1u
#define PSI5_CH0_PMRH_O(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_PMRH_O_SHIFT))&PSI5_CH0_PMRH_O_MASK)
/* CH0_SFR Bit Fields */
#define PSI5_CH0_SFR_DATA_MASK                   0xFFFu
#define PSI5_CH0_SFR_DATA_SHIFT                  0u
#define PSI5_CH0_SFR_DATA_WIDTH                  12u
#define PSI5_CH0_SFR_DATA(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_DATA_SHIFT))&PSI5_CH0_SFR_DATA_MASK)
#define PSI5_CH0_SFR_IDDATA_MASK                 0xF000u
#define PSI5_CH0_SFR_IDDATA_SHIFT                12u
#define PSI5_CH0_SFR_IDDATA_WIDTH                4u
#define PSI5_CH0_SFR_IDDATA(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_IDDATA_SHIFT))&PSI5_CH0_SFR_IDDATA_MASK)
#define PSI5_CH0_SFR_ID_MASK                     0xF0000u
#define PSI5_CH0_SFR_ID_SHIFT                    16u
#define PSI5_CH0_SFR_ID_WIDTH                    4u
#define PSI5_CH0_SFR_ID(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_ID_SHIFT))&PSI5_CH0_SFR_ID_MASK)
#define PSI5_CH0_SFR_C_MASK                      0x100000u
#define PSI5_CH0_SFR_C_SHIFT                     20u
#define PSI5_CH0_SFR_C_WIDTH                     1u
#define PSI5_CH0_SFR_C(x)                        (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_C_SHIFT))&PSI5_CH0_SFR_C_MASK)
#define PSI5_CH0_SFR_CRC_MASK                    0x7E00000u
#define PSI5_CH0_SFR_CRC_SHIFT                   21u
#define PSI5_CH0_SFR_CRC_WIDTH                   6u
#define PSI5_CH0_SFR_CRC(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_CRC_SHIFT))&PSI5_CH0_SFR_CRC_MASK)
#define PSI5_CH0_SFR_OW_MASK                     0x8000000u
#define PSI5_CH0_SFR_OW_SHIFT                    27u
#define PSI5_CH0_SFR_OW_WIDTH                    1u
#define PSI5_CH0_SFR_OW(x)                       (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_OW_SHIFT))&PSI5_CH0_SFR_OW_MASK)
#define PSI5_CH0_SFR_CER_MASK                    0x10000000u
#define PSI5_CH0_SFR_CER_SHIFT                   28u
#define PSI5_CH0_SFR_CER_WIDTH                   1u
#define PSI5_CH0_SFR_CER(x)                      (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_CER_SHIFT))&PSI5_CH0_SFR_CER_MASK)
#define PSI5_CH0_SFR_SLOT_NO_MASK                0xE0000000u
#define PSI5_CH0_SFR_SLOT_NO_SHIFT               29u
#define PSI5_CH0_SFR_SLOT_NO_WIDTH               3u
#define PSI5_CH0_SFR_SLOT_NO(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFR_SLOT_NO_SHIFT))&PSI5_CH0_SFR_SLOT_NO_MASK)
/* CH0_NDSR Bit Fields */
#define PSI5_CH0_NDSR_NDS_MASK                   0xFFFFFFFFu
#define PSI5_CH0_NDSR_NDS_SHIFT                  0u
#define PSI5_CH0_NDSR_NDS_WIDTH                  32u
#define PSI5_CH0_NDSR_NDS(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_NDSR_NDS_SHIFT))&PSI5_CH0_NDSR_NDS_MASK)
/* CH0_OWSR Bit Fields */
#define PSI5_CH0_OWSR_OWS_MASK                   0xFFFFFFFFu
#define PSI5_CH0_OWSR_OWS_SHIFT                  0u
#define PSI5_CH0_OWSR_OWS_WIDTH                  32u
#define PSI5_CH0_OWSR_OWS(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_OWSR_OWS_SHIFT))&PSI5_CH0_OWSR_OWS_MASK)
/* CH0_EISR Bit Fields */
#define PSI5_CH0_EISR_ERROR_MASK                 0xFFFFFFFFu
#define PSI5_CH0_EISR_ERROR_SHIFT                0u
#define PSI5_CH0_EISR_ERROR_WIDTH                32u
#define PSI5_CH0_EISR_ERROR(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_EISR_ERROR_SHIFT))&PSI5_CH0_EISR_ERROR_MASK)
/* CH0_SNDSR Bit Fields */
#define PSI5_CH0_SNDSR_SNDS_MASK                 0xFFFFFFFFu
#define PSI5_CH0_SNDSR_SNDS_SHIFT                0u
#define PSI5_CH0_SNDSR_SNDS_WIDTH                32u
#define PSI5_CH0_SNDSR_SNDS(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SNDSR_SNDS_SHIFT))&PSI5_CH0_SNDSR_SNDS_MASK)
/* CH0_SOWSR Bit Fields */
#define PSI5_CH0_SOWSR_SOWS_MASK                 0xFFFFFFFFu
#define PSI5_CH0_SOWSR_SOWS_SHIFT                0u
#define PSI5_CH0_SOWSR_SOWS_WIDTH                32u
#define PSI5_CH0_SOWSR_SOWS(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SOWSR_SOWS_SHIFT))&PSI5_CH0_SOWSR_SOWS_MASK)
/* CH0_SEISR Bit Fields */
#define PSI5_CH0_SEISR_SERROR_MASK               0xFFFFFFFFu
#define PSI5_CH0_SEISR_SERROR_SHIFT              0u
#define PSI5_CH0_SEISR_SERROR_WIDTH              32u
#define PSI5_CH0_SEISR_SERROR(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SEISR_SERROR_SHIFT))&PSI5_CH0_SEISR_SERROR_MASK)
/* CH0_SSESR Bit Fields */
#define PSI5_CH0_SSESR_SNVSM_MASK                0x3Fu
#define PSI5_CH0_SSESR_SNVSM_SHIFT               0u
#define PSI5_CH0_SSESR_SNVSM_WIDTH               6u
#define PSI5_CH0_SSESR_SNVSM(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SSESR_SNVSM_SHIFT))&PSI5_CH0_SSESR_SNVSM_MASK)
#define PSI5_CH0_SSESR_SOWSM_MASK                0x3F00u
#define PSI5_CH0_SSESR_SOWSM_SHIFT               8u
#define PSI5_CH0_SSESR_SOWSM_WIDTH               6u
#define PSI5_CH0_SSESR_SOWSM(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SSESR_SOWSM_SHIFT))&PSI5_CH0_SSESR_SOWSM_MASK)
#define PSI5_CH0_SSESR_SCESM_MASK                0x3F000000u
#define PSI5_CH0_SSESR_SCESM_SHIFT               24u
#define PSI5_CH0_SSESR_SCESM_WIDTH               6u
#define PSI5_CH0_SSESR_SCESM(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SSESR_SCESM_SHIFT))&PSI5_CH0_SSESR_SCESM_MASK)
/* CH0_STSRR Bit Fields */
#define PSI5_CH0_STSRR_STSV_MASK                 0xFFFFFFu
#define PSI5_CH0_STSRR_STSV_SHIFT                0u
#define PSI5_CH0_STSRR_STSV_WIDTH                24u
#define PSI5_CH0_STSRR_STSV(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_STSRR_STSV_SHIFT))&PSI5_CH0_STSRR_STSV_MASK)
/* CH0_DTSRR Bit Fields */
#define PSI5_CH0_DTSRR_DTSV_MASK                 0xFFFFFFu
#define PSI5_CH0_DTSRR_DTSV_SHIFT                0u
#define PSI5_CH0_DTSRR_DTSV_WIDTH                24u
#define PSI5_CH0_DTSRR_DTSV(x)                   (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DTSRR_DTSV_SHIFT))&PSI5_CH0_DTSRR_DTSV_MASK)
#define PSI5_CH0_DTSRR_SLOT_COUNTER_MASK         0x7000000u
#define PSI5_CH0_DTSRR_SLOT_COUNTER_SHIFT        24u
#define PSI5_CH0_DTSRR_SLOT_COUNTER_WIDTH        3u
#define PSI5_CH0_DTSRR_SLOT_COUNTER(x)           (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DTSRR_SLOT_COUNTER_SHIFT))&PSI5_CH0_DTSRR_SLOT_COUNTER_MASK)
/* CH0_SFCR Bit Fields */
#define PSI5_CH0_SFCR_CRCP_MASK                  0x1u
#define PSI5_CH0_SFCR_CRCP_SHIFT                 0u
#define PSI5_CH0_SFCR_CRCP_WIDTH                 1u
#define PSI5_CH0_SFCR_CRCP(x)                    (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFCR_CRCP_SHIFT))&PSI5_CH0_SFCR_CRCP_MASK)
#define PSI5_CH0_SFCR_DRL_MASK                   0x3Eu
#define PSI5_CH0_SFCR_DRL_SHIFT                  1u
#define PSI5_CH0_SFCR_DRL_WIDTH                  5u
#define PSI5_CH0_SFCR_DRL(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFCR_DRL_SHIFT))&PSI5_CH0_SFCR_DRL_MASK)
#define PSI5_CH0_SFCR_SMCL_MASK                  0x8000u
#define PSI5_CH0_SFCR_SMCL_SHIFT                 15u
#define PSI5_CH0_SFCR_SMCL_WIDTH                 1u
#define PSI5_CH0_SFCR_SMCL(x)                    (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFCR_SMCL_SHIFT))&PSI5_CH0_SFCR_SMCL_MASK)
#define PSI5_CH0_SFCR_TS_CAPT_MASK               0x20000u
#define PSI5_CH0_SFCR_TS_CAPT_SHIFT              17u
#define PSI5_CH0_SFCR_TS_CAPT_WIDTH              1u
#define PSI5_CH0_SFCR_TS_CAPT(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFCR_TS_CAPT_SHIFT))&PSI5_CH0_SFCR_TS_CAPT_MASK)
#define PSI5_CH0_SFCR_SLOT_EN_MASK               0x40000u
#define PSI5_CH0_SFCR_SLOT_EN_SHIFT              18u
#define PSI5_CH0_SFCR_SLOT_EN_WIDTH              1u
#define PSI5_CH0_SFCR_SLOT_EN(x)                 (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SFCR_SLOT_EN_SHIFT))&PSI5_CH0_SFCR_SLOT_EN_MASK)
/* CH0_S1SBR Bit Fields */
#define PSI5_CH0_S1SBR_S1SBT_MASK                0x7FFFu
#define PSI5_CH0_S1SBR_S1SBT_SHIFT               0u
#define PSI5_CH0_S1SBR_S1SBT_WIDTH               15u
#define PSI5_CH0_S1SBR_S1SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S1SBR_S1SBT_SHIFT))&PSI5_CH0_S1SBR_S1SBT_MASK)
/* CH0_S2SBR Bit Fields */
#define PSI5_CH0_S2SBR_S2SBT_MASK                0x7FFFu
#define PSI5_CH0_S2SBR_S2SBT_SHIFT               0u
#define PSI5_CH0_S2SBR_S2SBT_WIDTH               15u
#define PSI5_CH0_S2SBR_S2SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S2SBR_S2SBT_SHIFT))&PSI5_CH0_S2SBR_S2SBT_MASK)
/* CH0_S3SBR Bit Fields */
#define PSI5_CH0_S3SBR_S3SBT_MASK                0x7FFFu
#define PSI5_CH0_S3SBR_S3SBT_SHIFT               0u
#define PSI5_CH0_S3SBR_S3SBT_WIDTH               15u
#define PSI5_CH0_S3SBR_S3SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S3SBR_S3SBT_SHIFT))&PSI5_CH0_S3SBR_S3SBT_MASK)
/* CH0_S4SBR Bit Fields */
#define PSI5_CH0_S4SBR_S4SBT_MASK                0x7FFFu
#define PSI5_CH0_S4SBR_S4SBT_SHIFT               0u
#define PSI5_CH0_S4SBR_S4SBT_WIDTH               15u
#define PSI5_CH0_S4SBR_S4SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S4SBR_S4SBT_SHIFT))&PSI5_CH0_S4SBR_S4SBT_MASK)
/* CH0_S5SBR Bit Fields */
#define PSI5_CH0_S5SBR_S5SBT_MASK                0x7FFFu
#define PSI5_CH0_S5SBR_S5SBT_SHIFT               0u
#define PSI5_CH0_S5SBR_S5SBT_WIDTH               15u
#define PSI5_CH0_S5SBR_S5SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S5SBR_S5SBT_SHIFT))&PSI5_CH0_S5SBR_S5SBT_MASK)
/* CH0_S6SBR Bit Fields */
#define PSI5_CH0_S6SBR_S6SBT_MASK                0x7FFFu
#define PSI5_CH0_S6SBR_S6SBT_SHIFT               0u
#define PSI5_CH0_S6SBR_S6SBT_WIDTH               15u
#define PSI5_CH0_S6SBR_S6SBT(x)                  (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_S6SBR_S6SBT_SHIFT))&PSI5_CH0_S6SBR_S6SBT_MASK)
/* CH0_SnEBR Bit Fields */
#define PSI5_CH0_SnEBR_SnEBT_MASK                0x7FFFu
#define PSI5_CH0_SnEBR_SnEBT_SHIFT               0u
#define PSI5_CH0_SnEBR_SnEBT_WIDTH               15u
#define PSI5_CH0_SnEBR_SnEBT(x)                  (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SnEBR_SnEBT_SHIFT))&PSI5_CH0_SnEBR_SnEBT_MASK)
#define PSI5_CH0_SnEBR_SLOT_NO_MASK              0x70000u
#define PSI5_CH0_SnEBR_SLOT_NO_SHIFT             16u
#define PSI5_CH0_SnEBR_SLOT_NO_WIDTH             3u
#define PSI5_CH0_SnEBR_SLOT_NO(x)                (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_SnEBR_SLOT_NO_SHIFT))&PSI5_CH0_SnEBR_SLOT_NO_MASK)
/* CH0_DOBCR Bit Fields */
#define PSI5_CH0_DOBCR_SW_READY_MASK             0x1u
#define PSI5_CH0_DOBCR_SW_READY_SHIFT            0u
#define PSI5_CH0_DOBCR_SW_READY_WIDTH            1u
#define PSI5_CH0_DOBCR_SW_READY(x)               (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_SW_READY_SHIFT))&PSI5_CH0_DOBCR_SW_READY_MASK)
#define PSI5_CH0_DOBCR_OP_SEL_MASK               0x2u
#define PSI5_CH0_DOBCR_OP_SEL_SHIFT              1u
#define PSI5_CH0_DOBCR_OP_SEL_WIDTH              1u
#define PSI5_CH0_DOBCR_OP_SEL(x)                 (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_OP_SEL_SHIFT))&PSI5_CH0_DOBCR_OP_SEL_MASK)
#define PSI5_CH0_DOBCR_SP_PULSE_SEL_MASK         0x4u
#define PSI5_CH0_DOBCR_SP_PULSE_SEL_SHIFT        2u
#define PSI5_CH0_DOBCR_SP_PULSE_SEL_WIDTH        1u
#define PSI5_CH0_DOBCR_SP_PULSE_SEL(x)           (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_SP_PULSE_SEL_SHIFT))&PSI5_CH0_DOBCR_SP_PULSE_SEL_MASK)
#define PSI5_CH0_DOBCR_GTM_TRIG_SEL_MASK         0x8u
#define PSI5_CH0_DOBCR_GTM_TRIG_SEL_SHIFT        3u
#define PSI5_CH0_DOBCR_GTM_TRIG_SEL_WIDTH        1u
#define PSI5_CH0_DOBCR_GTM_TRIG_SEL(x)           (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_GTM_TRIG_SEL_SHIFT))&PSI5_CH0_DOBCR_GTM_TRIG_SEL_MASK)
#define PSI5_CH0_DOBCR_DEFAULT_SYNC_MASK         0x10u
#define PSI5_CH0_DOBCR_DEFAULT_SYNC_SHIFT        4u
#define PSI5_CH0_DOBCR_DEFAULT_SYNC_WIDTH        1u
#define PSI5_CH0_DOBCR_DEFAULT_SYNC(x)           (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_DEFAULT_SYNC_SHIFT))&PSI5_CH0_DOBCR_DEFAULT_SYNC_MASK)
#define PSI5_CH0_DOBCR_CMD_TYPE_MASK             0xE0u
#define PSI5_CH0_DOBCR_CMD_TYPE_SHIFT            5u
#define PSI5_CH0_DOBCR_CMD_TYPE_WIDTH            3u
#define PSI5_CH0_DOBCR_CMD_TYPE(x)               (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_CMD_TYPE_SHIFT))&PSI5_CH0_DOBCR_CMD_TYPE_MASK)
#define PSI5_CH0_DOBCR_DSR_RST_MASK              0x100u
#define PSI5_CH0_DOBCR_DSR_RST_SHIFT             8u
#define PSI5_CH0_DOBCR_DSR_RST_WIDTH             1u
#define PSI5_CH0_DOBCR_DSR_RST(x)                (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_DSR_RST_SHIFT))&PSI5_CH0_DOBCR_DSR_RST_MASK)
#define PSI5_CH0_DOBCR_DBR_RST_MASK              0x200u
#define PSI5_CH0_DOBCR_DBR_RST_SHIFT             9u
#define PSI5_CH0_DOBCR_DBR_RST_WIDTH             1u
#define PSI5_CH0_DOBCR_DBR_RST(x)                (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_DBR_RST_SHIFT))&PSI5_CH0_DOBCR_DBR_RST_MASK)
#define PSI5_CH0_DOBCR_DATA_LENGTH_MASK          0xFC00u
#define PSI5_CH0_DOBCR_DATA_LENGTH_SHIFT         10u
#define PSI5_CH0_DOBCR_DATA_LENGTH_WIDTH         6u
#define PSI5_CH0_DOBCR_DATA_LENGTH(x)            (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_DOBCR_DATA_LENGTH_SHIFT))&PSI5_CH0_DOBCR_DATA_LENGTH_MASK)
/* CH0_MDDIS_OFF Bit Fields */
#define PSI5_CH0_MDDIS_OFF_MDDIS_OFF_MASK        0x7Fu
#define PSI5_CH0_MDDIS_OFF_MDDIS_OFF_SHIFT       0u
#define PSI5_CH0_MDDIS_OFF_MDDIS_OFF_WIDTH       7u
#define PSI5_CH0_MDDIS_OFF_MDDIS_OFF(x)          (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_MDDIS_OFF_MDDIS_OFF_SHIFT))&PSI5_CH0_MDDIS_OFF_MDDIS_OFF_MASK)
/* CH0_PW0D Bit Fields */
#define PSI5_CH0_PW0D_Pulse_Width0_MASK          0x7Fu
#define PSI5_CH0_PW0D_Pulse_Width0_SHIFT         0u
#define PSI5_CH0_PW0D_Pulse_Width0_WIDTH         7u
#define PSI5_CH0_PW0D_Pulse_Width0(x)            (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_PW0D_Pulse_Width0_SHIFT))&PSI5_CH0_PW0D_Pulse_Width0_MASK)
/* CH0_PW1D Bit Fields */
#define PSI5_CH0_PW1D_Pulse_Width1_MASK          0x7Fu
#define PSI5_CH0_PW1D_Pulse_Width1_SHIFT         0u
#define PSI5_CH0_PW1D_Pulse_Width1_WIDTH         7u
#define PSI5_CH0_PW1D_Pulse_Width1(x)            (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_PW1D_Pulse_Width1_SHIFT))&PSI5_CH0_PW1D_Pulse_Width1_MASK)
/* CH0_CTPR Bit Fields */
#define PSI5_CH0_CTPR_CTPR_MASK                  0xFFFFu
#define PSI5_CH0_CTPR_CTPR_SHIFT                 0u
#define PSI5_CH0_CTPR_CTPR_WIDTH                 16u
#define PSI5_CH0_CTPR_CTPR(x)                    (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_CTPR_CTPR_SHIFT))&PSI5_CH0_CTPR_CTPR_MASK)
/* CH0_CIPR Bit Fields */
#define PSI5_CH0_CIPR_CIPR_MASK                  0xFFFFu
#define PSI5_CH0_CIPR_CIPR_SHIFT                 0u
#define PSI5_CH0_CIPR_CIPR_WIDTH                 16u
#define PSI5_CH0_CIPR_CIPR(x)                    (((uint16_t)(((uint16_t)(x))<<PSI5_CH0_CIPR_CIPR_SHIFT))&PSI5_CH0_CIPR_CIPR_MASK)
/* CH0_DPRL Bit Fields */
#define PSI5_CH0_DPRL_DPR_MASK                   0xFFFFFFu
#define PSI5_CH0_DPRL_DPR_SHIFT                  0u
#define PSI5_CH0_DPRL_DPR_WIDTH                  24u
#define PSI5_CH0_DPRL_DPR(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DPRL_DPR_SHIFT))&PSI5_CH0_DPRL_DPR_MASK)
/* CH0_DBRL Bit Fields */
#define PSI5_CH0_DBRL_DBR_MASK                   0xFFFFFFFFu
#define PSI5_CH0_DBRL_DBR_SHIFT                  0u
#define PSI5_CH0_DBRL_DBR_WIDTH                  32u
#define PSI5_CH0_DBRL_DBR(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DBRL_DBR_SHIFT))&PSI5_CH0_DBRL_DBR_MASK)
/* CH0_DBRH Bit Fields */
#define PSI5_CH0_DBRH_DBR_MASK                   0xFFFFFFFFu
#define PSI5_CH0_DBRH_DBR_SHIFT                  0u
#define PSI5_CH0_DBRH_DBR_WIDTH                  32u
#define PSI5_CH0_DBRH_DBR(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DBRH_DBR_SHIFT))&PSI5_CH0_DBRH_DBR_MASK)
/* CH0_DSRL Bit Fields */
#define PSI5_CH0_DSRL_DSR_MASK                   0xFFFFFFFFu
#define PSI5_CH0_DSRL_DSR_SHIFT                  0u
#define PSI5_CH0_DSRL_DSR_WIDTH                  32u
#define PSI5_CH0_DSRL_DSR(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSRL_DSR_SHIFT))&PSI5_CH0_DSRL_DSR_MASK)
/* CH0_DSRH Bit Fields */
#define PSI5_CH0_DSRH_DSR_MASK                   0xFFFFFFFFu
#define PSI5_CH0_DSRH_DSR_SHIFT                  0u
#define PSI5_CH0_DSRH_DSR_WIDTH                  32u
#define PSI5_CH0_DSRH_DSR(x)                     (((uint32_t)(((uint32_t)(x))<<PSI5_CH0_DSRH_DSR_SHIFT))&PSI5_CH0_DSRH_DSR_MASK)

/*!
 * @}
 */ /* end of group PSI5_Register_Masks */


/*!
 * @}
 */ /* end of group PSI5_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- REACM2 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup REACM2_Peripheral_Access_Layer REACM2 Peripheral Access Layer
 * @{
 */


/** REACM2 - Size of Registers Arrays */
#define REACM2_CHxR_COUNT                        10u
#define REACM2_STBK_COUNT                        5u
#define REACM2_HOTBK_COUNT                       5u
#define REACM2_THBK_COUNT                        32u
#define REACM2_MWBK_COUNT                        32u

/** REACM2 - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration, offset: 0x0 */
  __IO uint32_t TCR;                               /**< Timer Configuration, offset: 0x4 */
  __IO uint32_t THRR;                              /**< Threshold Router Register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t SINR;                              /**< ADC Sensor Input Register, offset: 0x10 */
  __IO uint32_t PCR;                               /**< Period Generator Configuration Register, offset: 0x14 */
  __IO uint32_t PSCR;                              /**< Period Shift Delay Configuration Register, offset: 0x18 */
       uint8_t RESERVED_1[4];
  __I  uint32_t GEFR;                              /**< Global Error Flag Register, offset: 0x20 */
       uint8_t RESERVED_2[220];
  struct {                                         /* offset: 0x100, array step: 0x10 */
    __IO uint32_t CHCR;                              /**< Channel n Configuration Register, array offset: 0x100, array step: 0x10 */
    __IO uint32_t CHSR;                              /**< Channel n Status Register, array offset: 0x104, array step: 0x10 */
    __IO uint32_t CHRR;                              /**< Channel n Router Register, array offset: 0x108, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } CHxR[REACM2_CHxR_COUNT];
       uint8_t RESERVED_3[352];
  __IO uint32_t STBK[REACM2_STBK_COUNT];           /**< Shared Timer Bank, array offset: 0x300, array step: 0x4 */
       uint8_t RESERVED_4[108];
  __IO uint32_t HOTBK[REACM2_HOTBK_COUNT];         /**< Hold Timer Bank, array offset: 0x380, array step: 0x4 */
       uint8_t RESERVED_5[108];
  __IO uint32_t THBK[REACM2_THBK_COUNT];           /**< Threshold Bank, array offset: 0x400, array step: 0x4 */
       uint8_t RESERVED_6[384];
  __IO uint32_t ADCMAX;                            /**< ADC Result Maximum Limit Check, offset: 0x600 */
       uint8_t RESERVED_7[124];
  __IO uint32_t RANGE_PWD;                         /**< Modulation Range Pulse Width, offset: 0x680 */
       uint8_t RESERVED_8[60];
  __IO uint32_t MIN_PWD;                           /**< Modulation Minimum Pulse Width, offset: 0x6C0 */
       uint8_t RESERVED_9[60];
  __IO uint32_t MWBK[REACM2_MWBK_COUNT];           /**< Modulation Control Word Bank, array offset: 0x700, array step: 0x4 */
} REACM2_Type, *REACM2_MemMapPtr;

 /** Number of instances of the REACM2 module. */
#define REACM2_INSTANCE_COUNT                    (1u)


/* REACM2 - Peripheral instance base addresses */
/** Peripheral REACM2 base address */
#define REACM2_BASE                              (0xFFE04000u)
/** Peripheral REACM2 base pointer */
#define REACM2                                   ((REACM2_Type *)REACM2_BASE)
/** Array initializer of REACM2 peripheral base addresses */
#define REACM2_BASE_ADDRS                        { REACM2_BASE }
/** Array initializer of REACM2 peripheral base pointers */
#define REACM2_BASE_PTRS                         { REACM2 }

/* ----------------------------------------------------------------------------
   -- REACM2 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup REACM2_Register_Masks REACM2 Register Masks
 * @{
 */

/* MCR Bit Fields */
#define REACM2_MCR_OVREN_MASK                    0x800000u
#define REACM2_MCR_OVREN_SHIFT                   23u
#define REACM2_MCR_OVREN_WIDTH                   1u
#define REACM2_MCR_OVREN(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_OVREN_SHIFT))&REACM2_MCR_OVREN_MASK)
#define REACM2_MCR_GIEN_MASK                     0x1000000u
#define REACM2_MCR_GIEN_SHIFT                    24u
#define REACM2_MCR_GIEN_WIDTH                    1u
#define REACM2_MCR_GIEN(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_GIEN_SHIFT))&REACM2_MCR_GIEN_MASK)
#define REACM2_MCR_HPREN_MASK                    0x2000000u
#define REACM2_MCR_HPREN_SHIFT                   25u
#define REACM2_MCR_HPREN_WIDTH                   1u
#define REACM2_MCR_HPREN(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_HPREN_SHIFT))&REACM2_MCR_HPREN_MASK)
#define REACM2_MCR_TPREN_MASK                    0x4000000u
#define REACM2_MCR_TPREN_SHIFT                   26u
#define REACM2_MCR_TPREN_WIDTH                   1u
#define REACM2_MCR_TPREN(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_TPREN_SHIFT))&REACM2_MCR_TPREN_MASK)
#define REACM2_MCR_FREN_MASK                     0x8000000u
#define REACM2_MCR_FREN_SHIFT                    27u
#define REACM2_MCR_FREN_WIDTH                    1u
#define REACM2_MCR_FREN(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_FREN_SHIFT))&REACM2_MCR_FREN_MASK)
#define REACM2_MCR_FRZ_MASK                      0x20000000u
#define REACM2_MCR_FRZ_SHIFT                     29u
#define REACM2_MCR_FRZ_WIDTH                     1u
#define REACM2_MCR_FRZ(x)                        (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_FRZ_SHIFT))&REACM2_MCR_FRZ_MASK)
#define REACM2_MCR_MDIS_MASK                     0x40000000u
#define REACM2_MCR_MDIS_SHIFT                    30u
#define REACM2_MCR_MDIS_WIDTH                    1u
#define REACM2_MCR_MDIS(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_MDIS_SHIFT))&REACM2_MCR_MDIS_MASK)
#define REACM2_MCR_OVRC_MASK                     0x80000000u
#define REACM2_MCR_OVRC_SHIFT                    31u
#define REACM2_MCR_OVRC_WIDTH                    1u
#define REACM2_MCR_OVRC(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MCR_OVRC_SHIFT))&REACM2_MCR_OVRC_MASK)
/* TCR Bit Fields */
#define REACM2_TCR_TPRE_MASK                     0xFFu
#define REACM2_TCR_TPRE_SHIFT                    0u
#define REACM2_TCR_TPRE_WIDTH                    8u
#define REACM2_TCR_TPRE(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_TCR_TPRE_SHIFT))&REACM2_TCR_TPRE_MASK)
#define REACM2_TCR_HPRE_MASK                     0xFFF0000u
#define REACM2_TCR_HPRE_SHIFT                    16u
#define REACM2_TCR_HPRE_WIDTH                    12u
#define REACM2_TCR_HPRE(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_TCR_HPRE_SHIFT))&REACM2_TCR_HPRE_MASK)
/* THRR Bit Fields */
#define REACM2_THRR_THRADC0_MASK                 0xFu
#define REACM2_THRR_THRADC0_SHIFT                0u
#define REACM2_THRR_THRADC0_WIDTH                4u
#define REACM2_THRR_THRADC0(x)                   (((uint32_t)(((uint32_t)(x))<<REACM2_THRR_THRADC0_SHIFT))&REACM2_THRR_THRADC0_MASK)
#define REACM2_THRR_THRADC1_MASK                 0xF00u
#define REACM2_THRR_THRADC1_SHIFT                8u
#define REACM2_THRR_THRADC1_WIDTH                4u
#define REACM2_THRR_THRADC1(x)                   (((uint32_t)(((uint32_t)(x))<<REACM2_THRR_THRADC1_SHIFT))&REACM2_THRR_THRADC1_MASK)
#define REACM2_THRR_WREN0_MASK                   0x1000000u
#define REACM2_THRR_WREN0_SHIFT                  24u
#define REACM2_THRR_WREN0_WIDTH                  1u
#define REACM2_THRR_WREN0(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_THRR_WREN0_SHIFT))&REACM2_THRR_WREN0_MASK)
#define REACM2_THRR_WREN1_MASK                   0x2000000u
#define REACM2_THRR_WREN1_SHIFT                  25u
#define REACM2_THRR_WREN1_WIDTH                  1u
#define REACM2_THRR_WREN1(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_THRR_WREN1_SHIFT))&REACM2_THRR_WREN1_MASK)
/* SINR Bit Fields */
#define REACM2_SINR_ADC_RESULT_MASK              0xFFFFu
#define REACM2_SINR_ADC_RESULT_SHIFT             0u
#define REACM2_SINR_ADC_RESULT_WIDTH             16u
#define REACM2_SINR_ADC_RESULT(x)                (((uint32_t)(((uint32_t)(x))<<REACM2_SINR_ADC_RESULT_SHIFT))&REACM2_SINR_ADC_RESULT_MASK)
#define REACM2_SINR_ADC_TAG_MASK                 0xF0000u
#define REACM2_SINR_ADC_TAG_SHIFT                16u
#define REACM2_SINR_ADC_TAG_WIDTH                4u
#define REACM2_SINR_ADC_TAG(x)                   (((uint32_t)(((uint32_t)(x))<<REACM2_SINR_ADC_TAG_SHIFT))&REACM2_SINR_ADC_TAG_MASK)
/* PCR Bit Fields */
#define REACM2_PCR_PER_MASK                      0xFFFFu
#define REACM2_PCR_PER_SHIFT                     0u
#define REACM2_PCR_PER_WIDTH                     16u
#define REACM2_PCR_PER(x)                        (((uint32_t)(((uint32_t)(x))<<REACM2_PCR_PER_SHIFT))&REACM2_PCR_PER_MASK)
#define REACM2_PCR_PERPRESC_MASK                 0xFF0000u
#define REACM2_PCR_PERPRESC_SHIFT                16u
#define REACM2_PCR_PERPRESC_WIDTH                8u
#define REACM2_PCR_PERPRESC(x)                   (((uint32_t)(((uint32_t)(x))<<REACM2_PCR_PERPRESC_SHIFT))&REACM2_PCR_PERPRESC_MASK)
/* PSCR Bit Fields */
#define REACM2_PSCR_DLY_MASK                     0xFFFFu
#define REACM2_PSCR_DLY_SHIFT                    0u
#define REACM2_PSCR_DLY_WIDTH                    16u
#define REACM2_PSCR_DLY(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_PSCR_DLY_SHIFT))&REACM2_PSCR_DLY_MASK)
/* GEFR Bit Fields */
#define REACM2_GEFR_EF0_MASK                     0x1u
#define REACM2_GEFR_EF0_SHIFT                    0u
#define REACM2_GEFR_EF0_WIDTH                    1u
#define REACM2_GEFR_EF0(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF0_SHIFT))&REACM2_GEFR_EF0_MASK)
#define REACM2_GEFR_EF1_MASK                     0x2u
#define REACM2_GEFR_EF1_SHIFT                    1u
#define REACM2_GEFR_EF1_WIDTH                    1u
#define REACM2_GEFR_EF1(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF1_SHIFT))&REACM2_GEFR_EF1_MASK)
#define REACM2_GEFR_EF2_MASK                     0x4u
#define REACM2_GEFR_EF2_SHIFT                    2u
#define REACM2_GEFR_EF2_WIDTH                    1u
#define REACM2_GEFR_EF2(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF2_SHIFT))&REACM2_GEFR_EF2_MASK)
#define REACM2_GEFR_EF3_MASK                     0x8u
#define REACM2_GEFR_EF3_SHIFT                    3u
#define REACM2_GEFR_EF3_WIDTH                    1u
#define REACM2_GEFR_EF3(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF3_SHIFT))&REACM2_GEFR_EF3_MASK)
#define REACM2_GEFR_EF4_MASK                     0x10u
#define REACM2_GEFR_EF4_SHIFT                    4u
#define REACM2_GEFR_EF4_WIDTH                    1u
#define REACM2_GEFR_EF4(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF4_SHIFT))&REACM2_GEFR_EF4_MASK)
#define REACM2_GEFR_EF5_MASK                     0x20u
#define REACM2_GEFR_EF5_SHIFT                    5u
#define REACM2_GEFR_EF5_WIDTH                    1u
#define REACM2_GEFR_EF5(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF5_SHIFT))&REACM2_GEFR_EF5_MASK)
#define REACM2_GEFR_EF6_MASK                     0x40u
#define REACM2_GEFR_EF6_SHIFT                    6u
#define REACM2_GEFR_EF6_WIDTH                    1u
#define REACM2_GEFR_EF6(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF6_SHIFT))&REACM2_GEFR_EF6_MASK)
#define REACM2_GEFR_EF7_MASK                     0x80u
#define REACM2_GEFR_EF7_SHIFT                    7u
#define REACM2_GEFR_EF7_WIDTH                    1u
#define REACM2_GEFR_EF7(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF7_SHIFT))&REACM2_GEFR_EF7_MASK)
#define REACM2_GEFR_EF8_MASK                     0x100u
#define REACM2_GEFR_EF8_SHIFT                    8u
#define REACM2_GEFR_EF8_WIDTH                    1u
#define REACM2_GEFR_EF8(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF8_SHIFT))&REACM2_GEFR_EF8_MASK)
#define REACM2_GEFR_EF9_MASK                     0x200u
#define REACM2_GEFR_EF9_SHIFT                    9u
#define REACM2_GEFR_EF9_WIDTH                    1u
#define REACM2_GEFR_EF9(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_EF9_SHIFT))&REACM2_GEFR_EF9_MASK)
#define REACM2_GEFR_OVR_MASK                     0x80000000u
#define REACM2_GEFR_OVR_SHIFT                    31u
#define REACM2_GEFR_OVR_WIDTH                    1u
#define REACM2_GEFR_OVR(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_GEFR_OVR_SHIFT))&REACM2_GEFR_OVR_MASK)
/* CHCR Bit Fields */
#define REACM2_CHCR_MODULATION_ADDR_MASK         0x1Fu
#define REACM2_CHCR_MODULATION_ADDR_SHIFT        0u
#define REACM2_CHCR_MODULATION_ADDR_WIDTH        5u
#define REACM2_CHCR_MODULATION_ADDR(x)           (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_MODULATION_ADDR_SHIFT))&REACM2_CHCR_MODULATION_ADDR_MASK)
#define REACM2_CHCR_BSB_MASK                     0x700u
#define REACM2_CHCR_BSB_SHIFT                    8u
#define REACM2_CHCR_BSB_WIDTH                    3u
#define REACM2_CHCR_BSB(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_BSB_SHIFT))&REACM2_CHCR_BSB_MASK)
#define REACM2_CHCR_DOFF_MASK                    0x70000u
#define REACM2_CHCR_DOFF_SHIFT                   16u
#define REACM2_CHCR_DOFF_WIDTH                   3u
#define REACM2_CHCR_DOFF(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_DOFF_SHIFT))&REACM2_CHCR_DOFF_MASK)
#define REACM2_CHCR_SDCM_MASK                    0x100000u
#define REACM2_CHCR_SDCM_SHIFT                   20u
#define REACM2_CHCR_SDCM_WIDTH                   1u
#define REACM2_CHCR_SDCM(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_SDCM_SHIFT))&REACM2_CHCR_SDCM_MASK)
#define REACM2_CHCR_CHOFF_MASK                   0x200000u
#define REACM2_CHCR_CHOFF_SHIFT                  21u
#define REACM2_CHCR_CHOFF_WIDTH                  1u
#define REACM2_CHCR_CHOFF(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_CHOFF_SHIFT))&REACM2_CHCR_CHOFF_MASK)
#define REACM2_CHCR_RAEREN_MASK                  0x800000u
#define REACM2_CHCR_RAEREN_SHIFT                 23u
#define REACM2_CHCR_RAEREN_WIDTH                 1u
#define REACM2_CHCR_RAEREN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_RAEREN_SHIFT))&REACM2_CHCR_RAEREN_MASK)
#define REACM2_CHCR_SQEREN_MASK                  0x1000000u
#define REACM2_CHCR_SQEREN_SHIFT                 24u
#define REACM2_CHCR_SQEREN_WIDTH                 1u
#define REACM2_CHCR_SQEREN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_SQEREN_SHIFT))&REACM2_CHCR_SQEREN_MASK)
#define REACM2_CHCR_TAEREN_MASK                  0x2000000u
#define REACM2_CHCR_TAEREN_SHIFT                 25u
#define REACM2_CHCR_TAEREN_WIDTH                 1u
#define REACM2_CHCR_TAEREN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_TAEREN_SHIFT))&REACM2_CHCR_TAEREN_MASK)
#define REACM2_CHCR_SCDFEN_MASK                  0x4000000u
#define REACM2_CHCR_SCDFEN_SHIFT                 26u
#define REACM2_CHCR_SCDFEN_WIDTH                 1u
#define REACM2_CHCR_SCDFEN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_SCDFEN_SHIFT))&REACM2_CHCR_SCDFEN_MASK)
#define REACM2_CHCR_OCDFEN_MASK                  0x8000000u
#define REACM2_CHCR_OCDFEN_SHIFT                 27u
#define REACM2_CHCR_OCDFEN_WIDTH                 1u
#define REACM2_CHCR_OCDFEN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_OCDFEN_SHIFT))&REACM2_CHCR_OCDFEN_MASK)
#define REACM2_CHCR_MAXLEN_MASK                  0x10000000u
#define REACM2_CHCR_MAXLEN_SHIFT                 28u
#define REACM2_CHCR_MAXLEN_WIDTH                 1u
#define REACM2_CHCR_MAXLEN(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_MAXLEN_SHIFT))&REACM2_CHCR_MAXLEN_MASK)
#define REACM2_CHCR_SWMC_MASK                    0x20000000u
#define REACM2_CHCR_SWMC_SHIFT                   29u
#define REACM2_CHCR_SWMC_WIDTH                   1u
#define REACM2_CHCR_SWMC(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_SWMC_SHIFT))&REACM2_CHCR_SWMC_MASK)
#define REACM2_CHCR_CHEN_MASK                    0xC0000000u
#define REACM2_CHCR_CHEN_SHIFT                   30u
#define REACM2_CHCR_CHEN_WIDTH                   2u
#define REACM2_CHCR_CHEN(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHCR_CHEN_SHIFT))&REACM2_CHCR_CHEN_MASK)
/* CHSR Bit Fields */
#define REACM2_CHSR_MODULATION_POINTER_MASK      0x3Fu
#define REACM2_CHSR_MODULATION_POINTER_SHIFT     0u
#define REACM2_CHSR_MODULATION_POINTER_WIDTH     6u
#define REACM2_CHSR_MODULATION_POINTER(x)        (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_MODULATION_POINTER_SHIFT))&REACM2_CHSR_MODULATION_POINTER_MASK)
#define REACM2_CHSR_RAERC_MASK                   0x80u
#define REACM2_CHSR_RAERC_SHIFT                  7u
#define REACM2_CHSR_RAERC_WIDTH                  1u
#define REACM2_CHSR_RAERC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_RAERC_SHIFT))&REACM2_CHSR_RAERC_MASK)
#define REACM2_CHSR_SQERC_MASK                   0x100u
#define REACM2_CHSR_SQERC_SHIFT                  8u
#define REACM2_CHSR_SQERC_WIDTH                  1u
#define REACM2_CHSR_SQERC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_SQERC_SHIFT))&REACM2_CHSR_SQERC_MASK)
#define REACM2_CHSR_TAERC_MASK                   0x200u
#define REACM2_CHSR_TAERC_SHIFT                  9u
#define REACM2_CHSR_TAERC_WIDTH                  1u
#define REACM2_CHSR_TAERC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_TAERC_SHIFT))&REACM2_CHSR_TAERC_MASK)
#define REACM2_CHSR_SCDFC_MASK                   0x400u
#define REACM2_CHSR_SCDFC_SHIFT                  10u
#define REACM2_CHSR_SCDFC_WIDTH                  1u
#define REACM2_CHSR_SCDFC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_SCDFC_SHIFT))&REACM2_CHSR_SCDFC_MASK)
#define REACM2_CHSR_OCDFC_MASK                   0x800u
#define REACM2_CHSR_OCDFC_SHIFT                  11u
#define REACM2_CHSR_OCDFC_WIDTH                  1u
#define REACM2_CHSR_OCDFC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_OCDFC_SHIFT))&REACM2_CHSR_OCDFC_MASK)
#define REACM2_CHSR_MAXLC_MASK                   0x1000u
#define REACM2_CHSR_MAXLC_SHIFT                  12u
#define REACM2_CHSR_MAXLC_WIDTH                  1u
#define REACM2_CHSR_MAXLC(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_MAXLC_SHIFT))&REACM2_CHSR_MAXLC_MASK)
#define REACM2_CHSR_CHOUT_MASK                   0x700000u
#define REACM2_CHSR_CHOUT_SHIFT                  20u
#define REACM2_CHSR_CHOUT_WIDTH                  3u
#define REACM2_CHSR_CHOUT(x)                     (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_CHOUT_SHIFT))&REACM2_CHSR_CHOUT_MASK)
#define REACM2_CHSR_RAER_MASK                    0x800000u
#define REACM2_CHSR_RAER_SHIFT                   23u
#define REACM2_CHSR_RAER_WIDTH                   1u
#define REACM2_CHSR_RAER(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_RAER_SHIFT))&REACM2_CHSR_RAER_MASK)
#define REACM2_CHSR_SQER_MASK                    0x1000000u
#define REACM2_CHSR_SQER_SHIFT                   24u
#define REACM2_CHSR_SQER_WIDTH                   1u
#define REACM2_CHSR_SQER(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_SQER_SHIFT))&REACM2_CHSR_SQER_MASK)
#define REACM2_CHSR_TAER_MASK                    0x2000000u
#define REACM2_CHSR_TAER_SHIFT                   25u
#define REACM2_CHSR_TAER_WIDTH                   1u
#define REACM2_CHSR_TAER(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_TAER_SHIFT))&REACM2_CHSR_TAER_MASK)
#define REACM2_CHSR_SCDF_MASK                    0x4000000u
#define REACM2_CHSR_SCDF_SHIFT                   26u
#define REACM2_CHSR_SCDF_WIDTH                   1u
#define REACM2_CHSR_SCDF(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_SCDF_SHIFT))&REACM2_CHSR_SCDF_MASK)
#define REACM2_CHSR_OCDF_MASK                    0x8000000u
#define REACM2_CHSR_OCDF_SHIFT                   27u
#define REACM2_CHSR_OCDF_WIDTH                   1u
#define REACM2_CHSR_OCDF(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_OCDF_SHIFT))&REACM2_CHSR_OCDF_MASK)
#define REACM2_CHSR_MAXL_MASK                    0x10000000u
#define REACM2_CHSR_MAXL_SHIFT                   28u
#define REACM2_CHSR_MAXL_WIDTH                   1u
#define REACM2_CHSR_MAXL(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_MAXL_SHIFT))&REACM2_CHSR_MAXL_MASK)
#define REACM2_CHSR_MODACT_MASK                  0x20000000u
#define REACM2_CHSR_MODACT_SHIFT                 29u
#define REACM2_CHSR_MODACT_WIDTH                 1u
#define REACM2_CHSR_MODACT(x)                    (((uint32_t)(((uint32_t)(x))<<REACM2_CHSR_MODACT_SHIFT))&REACM2_CHSR_MODACT_MASK)
/* CHRR Bit Fields */
#define REACM2_CHRR_CHIR_MASK                    0xFu
#define REACM2_CHRR_CHIR_SHIFT                   0u
#define REACM2_CHRR_CHIR_WIDTH                   4u
#define REACM2_CHRR_CHIR(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHRR_CHIR_SHIFT))&REACM2_CHRR_CHIR_MASK)
#define REACM2_CHRR_ADCR_MASK                    0xF0000u
#define REACM2_CHRR_ADCR_SHIFT                   16u
#define REACM2_CHRR_ADCR_WIDTH                   4u
#define REACM2_CHRR_ADCR(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_CHRR_ADCR_SHIFT))&REACM2_CHRR_ADCR_MASK)
/* STBK Bit Fields */
#define REACM2_STBK_SHARED_TIMER_MASK            0xFFFFu
#define REACM2_STBK_SHARED_TIMER_SHIFT           0u
#define REACM2_STBK_SHARED_TIMER_WIDTH           16u
#define REACM2_STBK_SHARED_TIMER(x)              (((uint32_t)(((uint32_t)(x))<<REACM2_STBK_SHARED_TIMER_SHIFT))&REACM2_STBK_SHARED_TIMER_MASK)
/* HOTBK Bit Fields */
#define REACM2_HOTBK_HOLD_TIM_MASK               0xFFFu
#define REACM2_HOTBK_HOLD_TIM_SHIFT              0u
#define REACM2_HOTBK_HOLD_TIM_WIDTH              12u
#define REACM2_HOTBK_HOLD_TIM(x)                 (((uint32_t)(((uint32_t)(x))<<REACM2_HOTBK_HOLD_TIM_SHIFT))&REACM2_HOTBK_HOLD_TIM_MASK)
/* THBK Bit Fields */
#define REACM2_THBK_THRESHOLD_VALUE_MASK         0xFFFFu
#define REACM2_THBK_THRESHOLD_VALUE_SHIFT        0u
#define REACM2_THBK_THRESHOLD_VALUE_WIDTH        16u
#define REACM2_THBK_THRESHOLD_VALUE(x)           (((uint32_t)(((uint32_t)(x))<<REACM2_THBK_THRESHOLD_VALUE_SHIFT))&REACM2_THBK_THRESHOLD_VALUE_MASK)
/* ADCMAX Bit Fields */
#define REACM2_ADCMAX_ADC_MAX_LIMIT_MASK         0xFFFFu
#define REACM2_ADCMAX_ADC_MAX_LIMIT_SHIFT        0u
#define REACM2_ADCMAX_ADC_MAX_LIMIT_WIDTH        16u
#define REACM2_ADCMAX_ADC_MAX_LIMIT(x)           (((uint32_t)(((uint32_t)(x))<<REACM2_ADCMAX_ADC_MAX_LIMIT_SHIFT))&REACM2_ADCMAX_ADC_MAX_LIMIT_MASK)
/* RANGE_PWD Bit Fields */
#define REACM2_RANGE_PWD_RANGE_PWD_MASK          0xFFFu
#define REACM2_RANGE_PWD_RANGE_PWD_SHIFT         0u
#define REACM2_RANGE_PWD_RANGE_PWD_WIDTH         12u
#define REACM2_RANGE_PWD_RANGE_PWD(x)            (((uint32_t)(((uint32_t)(x))<<REACM2_RANGE_PWD_RANGE_PWD_SHIFT))&REACM2_RANGE_PWD_RANGE_PWD_MASK)
/* MIN_PWD Bit Fields */
#define REACM2_MIN_PWD_MIN_PWD_MASK              0xFFFu
#define REACM2_MIN_PWD_MIN_PWD_SHIFT             0u
#define REACM2_MIN_PWD_MIN_PWD_WIDTH             12u
#define REACM2_MIN_PWD_MIN_PWD(x)                (((uint32_t)(((uint32_t)(x))<<REACM2_MIN_PWD_MIN_PWD_SHIFT))&REACM2_MIN_PWD_MIN_PWD_MASK)
/* MWBK Bit Fields */
#define REACM2_MWBK_HDOFFTPT_MASK                0x7u
#define REACM2_MWBK_HDOFFTPT_SHIFT               0u
#define REACM2_MWBK_HDOFFTPT_WIDTH               3u
#define REACM2_MWBK_HDOFFTPT(x)                  (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_HDOFFTPT_SHIFT))&REACM2_MWBK_HDOFFTPT_MASK)
#define REACM2_MWBK_STPT_MASK                    0xE0u
#define REACM2_MWBK_STPT_SHIFT                   5u
#define REACM2_MWBK_STPT_WIDTH                   3u
#define REACM2_MWBK_STPT(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_STPT_SHIFT))&REACM2_MWBK_STPT_MASK)
#define REACM2_MWBK_THRESPT_MASK                 0x3E00u
#define REACM2_MWBK_THRESPT_SHIFT                9u
#define REACM2_MWBK_THRESPT_WIDTH                5u
#define REACM2_MWBK_THRESPT(x)                   (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_THRESPT_SHIFT))&REACM2_MWBK_THRESPT_MASK)
#define REACM2_MWBK_LOD_MASK                     0x70000u
#define REACM2_MWBK_LOD_SHIFT                    16u
#define REACM2_MWBK_LOD_WIDTH                    3u
#define REACM2_MWBK_LOD(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_LOD_SHIFT))&REACM2_MWBK_LOD_MASK)
#define REACM2_MWBK_HOD_MASK                     0x700000u
#define REACM2_MWBK_HOD_SHIFT                    20u
#define REACM2_MWBK_HOD_WIDTH                    3u
#define REACM2_MWBK_HOD(x)                       (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_HOD_SHIFT))&REACM2_MWBK_HOD_MASK)
#define REACM2_MWBK_SM_MASK                      0x3000000u
#define REACM2_MWBK_SM_SHIFT                     24u
#define REACM2_MWBK_SM_WIDTH                     2u
#define REACM2_MWBK_SM(x)                        (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_SM_SHIFT))&REACM2_MWBK_SM_MASK)
#define REACM2_MWBK_MM_MASK                      0x18000000u
#define REACM2_MWBK_MM_SHIFT                     27u
#define REACM2_MWBK_MM_WIDTH                     2u
#define REACM2_MWBK_MM(x)                        (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_MM_SHIFT))&REACM2_MWBK_MM_MASK)
#define REACM2_MWBK_IOSS_MASK                    0x40000000u
#define REACM2_MWBK_IOSS_SHIFT                   30u
#define REACM2_MWBK_IOSS_WIDTH                   1u
#define REACM2_MWBK_IOSS(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_IOSS_SHIFT))&REACM2_MWBK_IOSS_MASK)
#define REACM2_MWBK_LOOP_MASK                    0x80000000u
#define REACM2_MWBK_LOOP_SHIFT                   31u
#define REACM2_MWBK_LOOP_WIDTH                   1u
#define REACM2_MWBK_LOOP(x)                      (((uint32_t)(((uint32_t)(x))<<REACM2_MWBK_LOOP_SHIFT))&REACM2_MWBK_LOOP_MASK)

/*!
 * @}
 */ /* end of group REACM2_Register_Masks */


/*!
 * @}
 */ /* end of group REACM2_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SDADC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SDADC_Peripheral_Access_Layer SDADC Peripheral Access Layer
 * @{
 */


/** SDADC - Size of Registers Arrays */

/** SDADC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< Module Configuration Register, offset: 0x0 */
  __IO uint32_t CSR;                               /**< Channel Selection Register, offset: 0x4 */
  __IO uint32_t RKR;                               /**< Reset Key Register, offset: 0x8 */
  __IO uint32_t SFR;                               /**< Status Flag Register, offset: 0xC */
  __IO uint32_t RSER;                              /**< Request Select and Enable Register, offset: 0x10 */
  __IO uint32_t OSDR;                              /**< Output Settling Delay Register, offset: 0x14 */
  __IO uint32_t FCR;                               /**< FIFO Control Register, offset: 0x18 */
  __IO uint32_t STKR;                              /**< Software Trigger Key Register, offset: 0x1C */
  __I  uint32_t CDR;                               /**< Converted Data Register, offset: 0x20 */
  __IO uint32_t WTHHLR;                            /**< WDG Threshold Register, offset: 0x24 */
} SDADC_Type, *SDADC_MemMapPtr;

 /** Number of instances of the SDADC module. */
#define SDADC_INSTANCE_COUNT                     (4u)


/* SDADC - Peripheral instance base addresses */
/** Peripheral SDADC_1 base address */
#define SDADC_1_BASE                             (0xFFE44000u)
/** Peripheral SDADC_1 base pointer */
#define SDADC_1                                  ((SDADC_Type *)SDADC_1_BASE)
/** Peripheral SDADC_2 base address */
#define SDADC_2_BASE                             (0xC3E44000u)
/** Peripheral SDADC_2 base pointer */
#define SDADC_2                                  ((SDADC_Type *)SDADC_2_BASE)
/** Peripheral SDADC_3 base address */
#define SDADC_3_BASE                             (0xFFE48000u)
/** Peripheral SDADC_3 base pointer */
#define SDADC_3                                  ((SDADC_Type *)SDADC_3_BASE)
/** Peripheral SDADC_4 base address */
#define SDADC_4_BASE                             (0xC3E48000u)
/** Peripheral SDADC_4 base pointer */
#define SDADC_4                                  ((SDADC_Type *)SDADC_4_BASE)
/** Array initializer of SDADC peripheral base addresses */
#define SDADC_BASE_ADDRS                         { 0u, SDADC_1_BASE, SDADC_2_BASE, SDADC_3_BASE, SDADC_4_BASE }
/** Array initializer of SDADC peripheral base pointers */
#define SDADC_BASE_PTRS                          { SDADC_1, SDADC_2, SDADC_3, SDADC_4 }
/** Interrupt vectors for the SDADC peripheral type */
#define SDADC_IRQS                               { SDADC1234_IRQn, SDADC1234_IRQn, SDADC1234_IRQn, SDADC1234_IRQn }
/* ----------------------------------------------------------------------------
   -- SDADC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SDADC_Register_Masks SDADC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define SDADC_MCR_EN_MASK                        0x1u
#define SDADC_MCR_EN_SHIFT                       0u
#define SDADC_MCR_EN_WIDTH                       1u
#define SDADC_MCR_EN(x)                          (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_EN_SHIFT))&SDADC_MCR_EN_MASK)
#define SDADC_MCR_MODE_MASK                      0x2u
#define SDADC_MCR_MODE_SHIFT                     1u
#define SDADC_MCR_MODE_WIDTH                     1u
#define SDADC_MCR_MODE(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_MODE_SHIFT))&SDADC_MCR_MODE_MASK)
#define SDADC_MCR_GECEN_MASK                     0x4u
#define SDADC_MCR_GECEN_SHIFT                    2u
#define SDADC_MCR_GECEN_WIDTH                    1u
#define SDADC_MCR_GECEN(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_GECEN_SHIFT))&SDADC_MCR_GECEN_MASK)
#define SDADC_MCR_WRMODE_MASK                    0x8u
#define SDADC_MCR_WRMODE_SHIFT                   3u
#define SDADC_MCR_WRMODE_WIDTH                   1u
#define SDADC_MCR_WRMODE(x)                      (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_WRMODE_SHIFT))&SDADC_MCR_WRMODE_MASK)
#define SDADC_MCR_VCOMSEL_MASK                   0x10u
#define SDADC_MCR_VCOMSEL_SHIFT                  4u
#define SDADC_MCR_VCOMSEL_WIDTH                  1u
#define SDADC_MCR_VCOMSEL(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_VCOMSEL_SHIFT))&SDADC_MCR_VCOMSEL_MASK)
#define SDADC_MCR_FRZ_MASK                       0x80u
#define SDADC_MCR_FRZ_SHIFT                      7u
#define SDADC_MCR_FRZ_WIDTH                      1u
#define SDADC_MCR_FRZ(x)                         (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_FRZ_SHIFT))&SDADC_MCR_FRZ_MASK)
#define SDADC_MCR_TRIGSEL_MASK                   0xF00u
#define SDADC_MCR_TRIGSEL_SHIFT                  8u
#define SDADC_MCR_TRIGSEL_WIDTH                  4u
#define SDADC_MCR_TRIGSEL(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_TRIGSEL_SHIFT))&SDADC_MCR_TRIGSEL_MASK)
#define SDADC_MCR_TRIGEN_MASK                    0x1000u
#define SDADC_MCR_TRIGEN_SHIFT                   12u
#define SDADC_MCR_TRIGEN_WIDTH                   1u
#define SDADC_MCR_TRIGEN(x)                      (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_TRIGEN_SHIFT))&SDADC_MCR_TRIGEN_MASK)
#define SDADC_MCR_TRIGEDSEL_MASK                 0x6000u
#define SDADC_MCR_TRIGEDSEL_SHIFT                13u
#define SDADC_MCR_TRIGEDSEL_WIDTH                2u
#define SDADC_MCR_TRIGEDSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_TRIGEDSEL_SHIFT))&SDADC_MCR_TRIGEDSEL_MASK)
#define SDADC_MCR_WDGEN_MASK                     0x8000u
#define SDADC_MCR_WDGEN_SHIFT                    15u
#define SDADC_MCR_WDGEN_WIDTH                    1u
#define SDADC_MCR_WDGEN(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_WDGEN_SHIFT))&SDADC_MCR_WDGEN_MASK)
#define SDADC_MCR_HPFEN_MASK                     0x10000u
#define SDADC_MCR_HPFEN_SHIFT                    16u
#define SDADC_MCR_HPFEN_WIDTH                    1u
#define SDADC_MCR_HPFEN(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_HPFEN_SHIFT))&SDADC_MCR_HPFEN_MASK)
#define SDADC_MCR_PGAN_MASK                      0x700000u
#define SDADC_MCR_PGAN_SHIFT                     20u
#define SDADC_MCR_PGAN_WIDTH                     3u
#define SDADC_MCR_PGAN(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_PGAN_SHIFT))&SDADC_MCR_PGAN_MASK)
#define SDADC_MCR_PDR_MASK                       0x1F000000u
#define SDADC_MCR_PDR_SHIFT                      24u
#define SDADC_MCR_PDR_WIDTH                      5u
#define SDADC_MCR_PDR(x)                         (((uint32_t)(((uint32_t)(x))<<SDADC_MCR_PDR_SHIFT))&SDADC_MCR_PDR_MASK)
/* CSR Bit Fields */
#define SDADC_CSR_ANCHSEL_MASK                   0x7u
#define SDADC_CSR_ANCHSEL_SHIFT                  0u
#define SDADC_CSR_ANCHSEL_WIDTH                  3u
#define SDADC_CSR_ANCHSEL(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_CSR_ANCHSEL_SHIFT))&SDADC_CSR_ANCHSEL_MASK)
#define SDADC_CSR_ANCHSEL_WRAP_MASK              0x700u
#define SDADC_CSR_ANCHSEL_WRAP_SHIFT             8u
#define SDADC_CSR_ANCHSEL_WRAP_WIDTH             3u
#define SDADC_CSR_ANCHSEL_WRAP(x)                (((uint32_t)(((uint32_t)(x))<<SDADC_CSR_ANCHSEL_WRAP_SHIFT))&SDADC_CSR_ANCHSEL_WRAP_MASK)
#define SDADC_CSR_BIASEN_MASK                    0xFF0000u
#define SDADC_CSR_BIASEN_SHIFT                   16u
#define SDADC_CSR_BIASEN_WIDTH                   8u
#define SDADC_CSR_BIASEN(x)                      (((uint32_t)(((uint32_t)(x))<<SDADC_CSR_BIASEN_SHIFT))&SDADC_CSR_BIASEN_MASK)
/* RKR Bit Fields */
#define SDADC_RKR_RESET_KEY_MASK                 0xFFFFu
#define SDADC_RKR_RESET_KEY_SHIFT                0u
#define SDADC_RKR_RESET_KEY_WIDTH                16u
#define SDADC_RKR_RESET_KEY(x)                   (((uint32_t)(((uint32_t)(x))<<SDADC_RKR_RESET_KEY_SHIFT))&SDADC_RKR_RESET_KEY_MASK)
/* SFR Bit Fields */
#define SDADC_SFR_DFFF_MASK                      0x1u
#define SDADC_SFR_DFFF_SHIFT                     0u
#define SDADC_SFR_DFFF_WIDTH                     1u
#define SDADC_SFR_DFFF(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_DFFF_SHIFT))&SDADC_SFR_DFFF_MASK)
#define SDADC_SFR_DFORF_MASK                     0x2u
#define SDADC_SFR_DFORF_SHIFT                    1u
#define SDADC_SFR_DFORF_WIDTH                    1u
#define SDADC_SFR_DFORF(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_DFORF_SHIFT))&SDADC_SFR_DFORF_MASK)
#define SDADC_SFR_CDVF_MASK                      0x4u
#define SDADC_SFR_CDVF_SHIFT                     2u
#define SDADC_SFR_CDVF_WIDTH                     1u
#define SDADC_SFR_CDVF(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_CDVF_SHIFT))&SDADC_SFR_CDVF_MASK)
#define SDADC_SFR_WTHL_MASK                      0x8u
#define SDADC_SFR_WTHL_SHIFT                     3u
#define SDADC_SFR_WTHL_WIDTH                     1u
#define SDADC_SFR_WTHL(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_WTHL_SHIFT))&SDADC_SFR_WTHL_MASK)
#define SDADC_SFR_WTHH_MASK                      0x10u
#define SDADC_SFR_WTHH_SHIFT                     4u
#define SDADC_SFR_WTHH_WIDTH                     1u
#define SDADC_SFR_WTHH(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_WTHH_SHIFT))&SDADC_SFR_WTHH_MASK)
#define SDADC_SFR_DFEF_MASK                      0x100u
#define SDADC_SFR_DFEF_SHIFT                     8u
#define SDADC_SFR_DFEF_WIDTH                     1u
#define SDADC_SFR_DFEF(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_DFEF_SHIFT))&SDADC_SFR_DFEF_MASK)
#define SDADC_SFR_ANCHSEL_CNT_MASK               0x70000u
#define SDADC_SFR_ANCHSEL_CNT_SHIFT              16u
#define SDADC_SFR_ANCHSEL_CNT_WIDTH              3u
#define SDADC_SFR_ANCHSEL_CNT(x)                 (((uint32_t)(((uint32_t)(x))<<SDADC_SFR_ANCHSEL_CNT_SHIFT))&SDADC_SFR_ANCHSEL_CNT_MASK)
/* RSER Bit Fields */
#define SDADC_RSER_DFFDIRE_MASK                  0x1u
#define SDADC_RSER_DFFDIRE_SHIFT                 0u
#define SDADC_RSER_DFFDIRE_WIDTH                 1u
#define SDADC_RSER_DFFDIRE(x)                    (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_DFFDIRE_SHIFT))&SDADC_RSER_DFFDIRE_MASK)
#define SDADC_RSER_DFORIE_MASK                   0x2u
#define SDADC_RSER_DFORIE_SHIFT                  1u
#define SDADC_RSER_DFORIE_WIDTH                  1u
#define SDADC_RSER_DFORIE(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_DFORIE_SHIFT))&SDADC_RSER_DFORIE_MASK)
#define SDADC_RSER_CDVEE_MASK                    0x4u
#define SDADC_RSER_CDVEE_SHIFT                   2u
#define SDADC_RSER_CDVEE_WIDTH                   1u
#define SDADC_RSER_CDVEE(x)                      (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_CDVEE_SHIFT))&SDADC_RSER_CDVEE_MASK)
#define SDADC_RSER_WTHDIRE_MASK                  0x8u
#define SDADC_RSER_WTHDIRE_SHIFT                 3u
#define SDADC_RSER_WTHDIRE_WIDTH                 1u
#define SDADC_RSER_WTHDIRE(x)                    (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_WTHDIRE_SHIFT))&SDADC_RSER_WTHDIRE_MASK)
#define SDADC_RSER_GDIGE_MASK                    0x8000u
#define SDADC_RSER_GDIGE_SHIFT                   15u
#define SDADC_RSER_GDIGE_WIDTH                   1u
#define SDADC_RSER_GDIGE(x)                      (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_GDIGE_SHIFT))&SDADC_RSER_GDIGE_MASK)
#define SDADC_RSER_DFFDIRS_MASK                  0x10000u
#define SDADC_RSER_DFFDIRS_SHIFT                 16u
#define SDADC_RSER_DFFDIRS_WIDTH                 1u
#define SDADC_RSER_DFFDIRS(x)                    (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_DFFDIRS_SHIFT))&SDADC_RSER_DFFDIRS_MASK)
#define SDADC_RSER_WTHDIRS_MASK                  0x20000u
#define SDADC_RSER_WTHDIRS_SHIFT                 17u
#define SDADC_RSER_WTHDIRS_WIDTH                 1u
#define SDADC_RSER_WTHDIRS(x)                    (((uint32_t)(((uint32_t)(x))<<SDADC_RSER_WTHDIRS_SHIFT))&SDADC_RSER_WTHDIRS_MASK)
/* OSDR Bit Fields */
#define SDADC_OSDR_OSD_MASK                      0xFFu
#define SDADC_OSDR_OSD_SHIFT                     0u
#define SDADC_OSDR_OSD_WIDTH                     8u
#define SDADC_OSDR_OSD(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_OSDR_OSD_SHIFT))&SDADC_OSDR_OSD_MASK)
/* FCR Bit Fields */
#define SDADC_FCR_FE_MASK                        0x1u
#define SDADC_FCR_FE_SHIFT                       0u
#define SDADC_FCR_FE_WIDTH                       1u
#define SDADC_FCR_FE(x)                          (((uint32_t)(((uint32_t)(x))<<SDADC_FCR_FE_SHIFT))&SDADC_FCR_FE_MASK)
#define SDADC_FCR_FSIZE_MASK                     0x6u
#define SDADC_FCR_FSIZE_SHIFT                    1u
#define SDADC_FCR_FSIZE_WIDTH                    2u
#define SDADC_FCR_FSIZE(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_FCR_FSIZE_SHIFT))&SDADC_FCR_FSIZE_MASK)
#define SDADC_FCR_FOWEN_MASK                     0x8u
#define SDADC_FCR_FOWEN_SHIFT                    3u
#define SDADC_FCR_FOWEN_WIDTH                    1u
#define SDADC_FCR_FOWEN(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_FCR_FOWEN_SHIFT))&SDADC_FCR_FOWEN_MASK)
#define SDADC_FCR_FTHLD_MASK                     0xF00u
#define SDADC_FCR_FTHLD_SHIFT                    8u
#define SDADC_FCR_FTHLD_WIDTH                    4u
#define SDADC_FCR_FTHLD(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_FCR_FTHLD_SHIFT))&SDADC_FCR_FTHLD_MASK)
#define SDADC_FCR_FRST_MASK                      0x10000u
#define SDADC_FCR_FRST_SHIFT                     16u
#define SDADC_FCR_FRST_WIDTH                     1u
#define SDADC_FCR_FRST(x)                        (((uint32_t)(((uint32_t)(x))<<SDADC_FCR_FRST_SHIFT))&SDADC_FCR_FRST_MASK)
/* STKR Bit Fields */
#define SDADC_STKR_ST_KEY_MASK                   0xFFFFu
#define SDADC_STKR_ST_KEY_SHIFT                  0u
#define SDADC_STKR_ST_KEY_WIDTH                  16u
#define SDADC_STKR_ST_KEY(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_STKR_ST_KEY_SHIFT))&SDADC_STKR_ST_KEY_MASK)
/* CDR Bit Fields */
#define SDADC_CDR_CDATA_MASK                     0xFFFFu
#define SDADC_CDR_CDATA_SHIFT                    0u
#define SDADC_CDR_CDATA_WIDTH                    16u
#define SDADC_CDR_CDATA(x)                       (((uint32_t)(((uint32_t)(x))<<SDADC_CDR_CDATA_SHIFT))&SDADC_CDR_CDATA_MASK)
/* WTHHLR Bit Fields */
#define SDADC_WTHHLR_THRL_MASK                   0xFFFFu
#define SDADC_WTHHLR_THRL_SHIFT                  0u
#define SDADC_WTHHLR_THRL_WIDTH                  16u
#define SDADC_WTHHLR_THRL(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_WTHHLR_THRL_SHIFT))&SDADC_WTHHLR_THRL_MASK)
#define SDADC_WTHHLR_THRH_MASK                   0xFFFF0000u
#define SDADC_WTHHLR_THRH_SHIFT                  16u
#define SDADC_WTHHLR_THRH_WIDTH                  16u
#define SDADC_WTHHLR_THRH(x)                     (((uint32_t)(((uint32_t)(x))<<SDADC_WTHHLR_THRH_SHIFT))&SDADC_WTHHLR_THRH_MASK)

/*!
 * @}
 */ /* end of group SDADC_Register_Masks */


/*!
 * @}
 */ /* end of group SDADC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SEMA42 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SEMA42_Peripheral_Access_Layer SEMA42 Peripheral Access Layer
 * @{
 */


/** SEMA42 - Size of Registers Arrays */
#define SEMA42_GATE_COUNT                        16u
#define SEMA42_CPINE_COUNT                       2u
#define SEMA42_CPNTF_COUNT                       2u

/** SEMA42 - Register Layout Typedef */
typedef struct {
  __IO uint8_t GATE[SEMA42_GATE_COUNT];            /**< Semaphores Gate 0 Register..Semaphores Gate 15 Register, array offset: 0x0, array step: 0x1 */
       uint8_t RESERVED_0[48];
  struct {                                         /* offset: 0x40, array step: 0x8 */
    __IO uint16_t CPINE;                             /**< Semaphores Processor n IRQ Notification Enable, array offset: 0x40, array step: 0x8 */
         uint8_t RESERVED_0[6];
  } CPINE[SEMA42_CPINE_COUNT];
       uint8_t RESERVED_1[48];
  struct {                                         /* offset: 0x80, array step: 0x8 */
    __IO uint16_t CPNTF;                             /**< Semaphores Processor n IRQ Notification, array offset: 0x80, array step: 0x8 */
         uint8_t RESERVED_0[6];
  } CPNTF[SEMA42_CPNTF_COUNT];
       uint8_t RESERVED_2[112];
  union {                                          /* offset: 0x100 */
    __I  uint16_t R;                                 /**< Reset Gate Read, offset: 0x100 */
    __O  uint16_t W;                                 /**< Reset Gate Write, offset: 0x100 */
  } RSTGT;
       uint8_t RESERVED_3[2];
  __IO uint16_t RSTNTF;                            /**< Semaphores (Secure) Reset IRQ Notification, offset: 0x104 */
} SEMA42_Type, *SEMA42_MemMapPtr;

 /** Number of instances of the SEMA42 module. */
#define SEMA42_INSTANCE_COUNT                    (1u)


/* SEMA42 - Peripheral instance base addresses */
/** Peripheral SEMA42 base address */
#define SEMA42_BASE                              (0xFFF24000u)
/** Peripheral SEMA42 base pointer */
#define SEMA42                                   ((SEMA42_Type *)SEMA42_BASE)
/** Array initializer of SEMA42 peripheral base addresses */
#define SEMA42_BASE_ADDRS                        { SEMA42_BASE }
/** Array initializer of SEMA42 peripheral base pointers */
#define SEMA42_BASE_PTRS                         { SEMA42 }

/* ----------------------------------------------------------------------------
   -- SEMA42 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SEMA42_Register_Masks SEMA42 Register Masks
 * @{
 */

/* GATE Bit Fields */
#define SEMA42_GATE_GTFSM_MASK                   0x3u
#define SEMA42_GATE_GTFSM_SHIFT                  0u
#define SEMA42_GATE_GTFSM_WIDTH                  2u
#define SEMA42_GATE_GTFSM(x)                     (((uint8_t)(((uint8_t)(x))<<SEMA42_GATE_GTFSM_SHIFT))&SEMA42_GATE_GTFSM_MASK)
/* CPINE Bit Fields */
#define SEMA42_CPINE_INE15_MASK                  0x1u
#define SEMA42_CPINE_INE15_SHIFT                 0u
#define SEMA42_CPINE_INE15_WIDTH                 1u
#define SEMA42_CPINE_INE15(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE15_SHIFT))&SEMA42_CPINE_INE15_MASK)
#define SEMA42_CPINE_INE14_MASK                  0x2u
#define SEMA42_CPINE_INE14_SHIFT                 1u
#define SEMA42_CPINE_INE14_WIDTH                 1u
#define SEMA42_CPINE_INE14(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE14_SHIFT))&SEMA42_CPINE_INE14_MASK)
#define SEMA42_CPINE_INE13_MASK                  0x4u
#define SEMA42_CPINE_INE13_SHIFT                 2u
#define SEMA42_CPINE_INE13_WIDTH                 1u
#define SEMA42_CPINE_INE13(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE13_SHIFT))&SEMA42_CPINE_INE13_MASK)
#define SEMA42_CPINE_INE12_MASK                  0x8u
#define SEMA42_CPINE_INE12_SHIFT                 3u
#define SEMA42_CPINE_INE12_WIDTH                 1u
#define SEMA42_CPINE_INE12(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE12_SHIFT))&SEMA42_CPINE_INE12_MASK)
#define SEMA42_CPINE_INE11_MASK                  0x10u
#define SEMA42_CPINE_INE11_SHIFT                 4u
#define SEMA42_CPINE_INE11_WIDTH                 1u
#define SEMA42_CPINE_INE11(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE11_SHIFT))&SEMA42_CPINE_INE11_MASK)
#define SEMA42_CPINE_INE10_MASK                  0x20u
#define SEMA42_CPINE_INE10_SHIFT                 5u
#define SEMA42_CPINE_INE10_WIDTH                 1u
#define SEMA42_CPINE_INE10(x)                    (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE10_SHIFT))&SEMA42_CPINE_INE10_MASK)
#define SEMA42_CPINE_INE9_MASK                   0x40u
#define SEMA42_CPINE_INE9_SHIFT                  6u
#define SEMA42_CPINE_INE9_WIDTH                  1u
#define SEMA42_CPINE_INE9(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE9_SHIFT))&SEMA42_CPINE_INE9_MASK)
#define SEMA42_CPINE_INE8_MASK                   0x80u
#define SEMA42_CPINE_INE8_SHIFT                  7u
#define SEMA42_CPINE_INE8_WIDTH                  1u
#define SEMA42_CPINE_INE8(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE8_SHIFT))&SEMA42_CPINE_INE8_MASK)
#define SEMA42_CPINE_INE7_MASK                   0x100u
#define SEMA42_CPINE_INE7_SHIFT                  8u
#define SEMA42_CPINE_INE7_WIDTH                  1u
#define SEMA42_CPINE_INE7(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE7_SHIFT))&SEMA42_CPINE_INE7_MASK)
#define SEMA42_CPINE_INE6_MASK                   0x200u
#define SEMA42_CPINE_INE6_SHIFT                  9u
#define SEMA42_CPINE_INE6_WIDTH                  1u
#define SEMA42_CPINE_INE6(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE6_SHIFT))&SEMA42_CPINE_INE6_MASK)
#define SEMA42_CPINE_INE5_MASK                   0x400u
#define SEMA42_CPINE_INE5_SHIFT                  10u
#define SEMA42_CPINE_INE5_WIDTH                  1u
#define SEMA42_CPINE_INE5(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE5_SHIFT))&SEMA42_CPINE_INE5_MASK)
#define SEMA42_CPINE_INE4_MASK                   0x800u
#define SEMA42_CPINE_INE4_SHIFT                  11u
#define SEMA42_CPINE_INE4_WIDTH                  1u
#define SEMA42_CPINE_INE4(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE4_SHIFT))&SEMA42_CPINE_INE4_MASK)
#define SEMA42_CPINE_INE3_MASK                   0x1000u
#define SEMA42_CPINE_INE3_SHIFT                  12u
#define SEMA42_CPINE_INE3_WIDTH                  1u
#define SEMA42_CPINE_INE3(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE3_SHIFT))&SEMA42_CPINE_INE3_MASK)
#define SEMA42_CPINE_INE2_MASK                   0x2000u
#define SEMA42_CPINE_INE2_SHIFT                  13u
#define SEMA42_CPINE_INE2_WIDTH                  1u
#define SEMA42_CPINE_INE2(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE2_SHIFT))&SEMA42_CPINE_INE2_MASK)
#define SEMA42_CPINE_INE1_MASK                   0x4000u
#define SEMA42_CPINE_INE1_SHIFT                  14u
#define SEMA42_CPINE_INE1_WIDTH                  1u
#define SEMA42_CPINE_INE1(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE1_SHIFT))&SEMA42_CPINE_INE1_MASK)
#define SEMA42_CPINE_INE0_MASK                   0x8000u
#define SEMA42_CPINE_INE0_SHIFT                  15u
#define SEMA42_CPINE_INE0_WIDTH                  1u
#define SEMA42_CPINE_INE0(x)                     (((uint16_t)(((uint16_t)(x))<<SEMA42_CPINE_INE0_SHIFT))&SEMA42_CPINE_INE0_MASK)
/* CPNTF Bit Fields */
#define SEMA42_CPNTF_GNn_MASK                    0xFFFFu
#define SEMA42_CPNTF_GNn_SHIFT                   0u
#define SEMA42_CPNTF_GNn_WIDTH                   16u
#define SEMA42_CPNTF_GNn(x)                      (((uint16_t)(((uint16_t)(x))<<SEMA42_CPNTF_GNn_SHIFT))&SEMA42_CPNTF_GNn_MASK)
/* RSTGT_R Bit Fields */
#define SEMA42_RSTGT_R_RSTGTN_MASK               0xFFu
#define SEMA42_RSTGT_R_RSTGTN_SHIFT              0u
#define SEMA42_RSTGT_R_RSTGTN_WIDTH              8u
#define SEMA42_RSTGT_R_RSTGTN(x)                 (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTGT_R_RSTGTN_SHIFT))&SEMA42_RSTGT_R_RSTGTN_MASK)
#define SEMA42_RSTGT_R_RSTGMS_MASK               0x700u
#define SEMA42_RSTGT_R_RSTGMS_SHIFT              8u
#define SEMA42_RSTGT_R_RSTGMS_WIDTH              3u
#define SEMA42_RSTGT_R_RSTGMS(x)                 (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTGT_R_RSTGMS_SHIFT))&SEMA42_RSTGT_R_RSTGMS_MASK)
#define SEMA42_RSTGT_R_RSTGSM_MASK               0x3000u
#define SEMA42_RSTGT_R_RSTGSM_SHIFT              12u
#define SEMA42_RSTGT_R_RSTGSM_WIDTH              2u
#define SEMA42_RSTGT_R_RSTGSM(x)                 (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTGT_R_RSTGSM_SHIFT))&SEMA42_RSTGT_R_RSTGSM_MASK)
/* RSTGT_W Bit Fields */
#define SEMA42_RSTGT_W_RSTGTN_MASK               0xFFu
#define SEMA42_RSTGT_W_RSTGTN_SHIFT              0u
#define SEMA42_RSTGT_W_RSTGTN_WIDTH              8u
#define SEMA42_RSTGT_W_RSTGTN(x)                 (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTGT_W_RSTGTN_SHIFT))&SEMA42_RSTGT_W_RSTGTN_MASK)
#define SEMA42_RSTGT_W_RSTGDP_MASK               0xFF00u
#define SEMA42_RSTGT_W_RSTGDP_SHIFT              8u
#define SEMA42_RSTGT_W_RSTGDP_WIDTH              8u
#define SEMA42_RSTGT_W_RSTGDP(x)                 (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTGT_W_RSTGDP_SHIFT))&SEMA42_RSTGT_W_RSTGDP_MASK)
/* RSTNTF Bit Fields */
#define SEMA42_RSTNTF_RSTNTN_MASK                0xFFu
#define SEMA42_RSTNTF_RSTNTN_SHIFT               0u
#define SEMA42_RSTNTF_RSTNTN_WIDTH               8u
#define SEMA42_RSTNTF_RSTNTN(x)                  (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTNTF_RSTNTN_SHIFT))&SEMA42_RSTNTF_RSTNTN_MASK)
#define SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK  0xFF00u
#define SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT 8u
#define SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP_WIDTH 8u
#define SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP(x)    (((uint16_t)(((uint16_t)(x))<<SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT))&SEMA42_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK)

/*!
 * @}
 */ /* end of group SEMA42_Register_Masks */


/*!
 * @}
 */ /* end of group SEMA42_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SIPI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIPI_Peripheral_Access_Layer SIPI Peripheral Access Layer
 * @{
 */


/** SIPI - Size of Registers Arrays */
#define SIPI_CDR2__COUNT                         8u

/** SIPI - Register Layout Typedef */
typedef struct {
  __IO uint32_t CCR0;                              /**< SIPI Channel Control Register 0, offset: 0x0 */
  __IO uint32_t CSR0;                              /**< SIPI Channel Status Register 0, offset: 0x4 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CIR0;                              /**< SIPI Channel Interrupt Register 0, offset: 0xC */
  __IO uint32_t CTOR0;                             /**< SIPI Channel Timeout Register 0, offset: 0x10 */
  __I  uint32_t CCRC0;                             /**< SIPI Channel CRC Register 0, offset: 0x14 */
  __IO uint32_t CAR0;                              /**< SIPI Channel Address Register 0, offset: 0x18 */
  __IO uint32_t CDR0;                              /**< SIPI Channel Data Register 0, offset: 0x1C */
  __IO uint32_t CCR1;                              /**< SIPI Channel Control Register 1, offset: 0x20 */
  __IO uint32_t CSR1;                              /**< SIPI Channel Status Register 1, offset: 0x24 */
       uint8_t RESERVED_1[4];
  __IO uint32_t CIR1;                              /**< SIPI Channel Interrupt Register 1, offset: 0x2C */
  __IO uint32_t CTOR1;                             /**< SIPI Channel Timeout Register 1, offset: 0x30 */
  __I  uint32_t CCRC1;                             /**< SIPI Channel CRC Register 1, offset: 0x34 */
  __IO uint32_t CAR1;                              /**< SIPI Channel Address Register 1, offset: 0x38 */
  __IO uint32_t CDR1;                              /**< SIPI Channel Data Register 1, offset: 0x3C */
  __IO uint32_t CCR2;                              /**< SIPI Channel Control Register 2, offset: 0x40 */
  __IO uint32_t CSR2;                              /**< SIPI Channel Status Register 2, offset: 0x44 */
       uint8_t RESERVED_2[4];
  __IO uint32_t CIR2;                              /**< SIPI Channel Interrupt Register 2, offset: 0x4C */
  __IO uint32_t CTOR2;                             /**< SIPI Channel Timeout Register 2, offset: 0x50 */
  __I  uint32_t CCRC2;                             /**< SIPI Channel CRC Register 2, offset: 0x54 */
  __IO uint32_t CAR2;                              /**< SIPI Channel Address Register 2, offset: 0x58 */
  __IO uint32_t CDR2[SIPI_CDR2__COUNT];            /**< SIPI Channel Data Register 2, array offset: 0x5C, array step: 0x4 */
  __IO uint32_t CCR3;                              /**< SIPI Channel Control Register 3, offset: 0x7C */
  __IO uint32_t CSR3;                              /**< SIPI Channel Status Register 3, offset: 0x80 */
       uint8_t RESERVED_3[4];
  __IO uint32_t CIR3;                              /**< SIPI Channel Interrupt Register 3, offset: 0x88 */
  __IO uint32_t CTOR3;                             /**< SIPI Channel Timeout Register 3, offset: 0x8C */
  __I  uint32_t CCRC3;                             /**< SIPI Channel CRC Register 3, offset: 0x90 */
  __IO uint32_t CAR3;                              /**< SIPI Channel Address Register 3, offset: 0x94 */
  __IO uint32_t CDR3;                              /**< SIPI Channel Data Register 3, offset: 0x98 */
  __IO uint32_t MCR;                               /**< SIPI Module Configuration Register, offset: 0x9C */
  __IO uint32_t SR;                                /**< SIPI Status Register, offset: 0xA0 */
  __IO uint32_t MAXCR;                             /**< SIPI Max Count Register, offset: 0xA4 */
  __IO uint32_t ARR;                               /**< SIPI Address Reload Register, offset: 0xA8 */
  __IO uint32_t ACR;                               /**< SIPI Address Count Register, offset: 0xAC */
  __IO uint32_t ERR;                               /**< SIPI Error Register, offset: 0xB0 */
} SIPI_Type, *SIPI_MemMapPtr;

 /** Number of instances of the SIPI module. */
#define SIPI_INSTANCE_COUNT                      (1u)


/* SIPI - Peripheral instance base addresses */
/** Peripheral SIPI base address */
#define SIPI_BASE                                (0xFFE6C000u)
/** Peripheral SIPI base pointer */
#define SIPI                                     ((SIPI_Type *)SIPI_BASE)
/** Array initializer of SIPI peripheral base addresses */
#define SIPI_BASE_ADDRS                          { SIPI_BASE }
/** Array initializer of SIPI peripheral base pointers */
#define SIPI_BASE_PTRS                           { SIPI }

/* ----------------------------------------------------------------------------
   -- SIPI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIPI_Register_Masks SIPI Register Masks
 * @{
 */

/* CCR0 Bit Fields */
#define SIPI_CCR0_DEN_MASK                       0x1u
#define SIPI_CCR0_DEN_SHIFT                      0u
#define SIPI_CCR0_DEN_WIDTH                      1u
#define SIPI_CCR0_DEN(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_DEN_SHIFT))&SIPI_CCR0_DEN_MASK)
#define SIPI_CCR0_WRT_MASK                       0x2u
#define SIPI_CCR0_WRT_SHIFT                      1u
#define SIPI_CCR0_WRT_WIDTH                      1u
#define SIPI_CCR0_WRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_WRT_SHIFT))&SIPI_CCR0_WRT_MASK)
#define SIPI_CCR0_RRT_MASK                       0x4u
#define SIPI_CCR0_RRT_SHIFT                      2u
#define SIPI_CCR0_RRT_WIDTH                      1u
#define SIPI_CCR0_RRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_RRT_SHIFT))&SIPI_CCR0_RRT_MASK)
#define SIPI_CCR0_IDT_MASK                       0x8u
#define SIPI_CCR0_IDT_SHIFT                      3u
#define SIPI_CCR0_IDT_WIDTH                      1u
#define SIPI_CCR0_IDT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_IDT_SHIFT))&SIPI_CCR0_IDT_MASK)
#define SIPI_CCR0_ST_MASK                        0x10u
#define SIPI_CCR0_ST_SHIFT                       4u
#define SIPI_CCR0_ST_WIDTH                       1u
#define SIPI_CCR0_ST(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_ST_SHIFT))&SIPI_CCR0_ST_MASK)
#define SIPI_CCR0_CHEN_MASK                      0x20u
#define SIPI_CCR0_CHEN_SHIFT                     5u
#define SIPI_CCR0_CHEN_WIDTH                     1u
#define SIPI_CCR0_CHEN(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_CHEN_SHIFT))&SIPI_CCR0_CHEN_MASK)
#define SIPI_CCR0_WL_MASK                        0xC0u
#define SIPI_CCR0_WL_SHIFT                       6u
#define SIPI_CCR0_WL_WIDTH                       2u
#define SIPI_CCR0_WL(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_WL_SHIFT))&SIPI_CCR0_WL_MASK)
#define SIPI_CCR0_TC_MASK                        0x10000u
#define SIPI_CCR0_TC_SHIFT                       16u
#define SIPI_CCR0_TC_WIDTH                       1u
#define SIPI_CCR0_TC(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR0_TC_SHIFT))&SIPI_CCR0_TC_MASK)
/* CSR0 Bit Fields */
#define SIPI_CSR0_CB_MASK                        0x4u
#define SIPI_CSR0_CB_SHIFT                       2u
#define SIPI_CSR0_CB_WIDTH                       1u
#define SIPI_CSR0_CB(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CSR0_CB_SHIFT))&SIPI_CSR0_CB_MASK)
#define SIPI_CSR0_ACKR_MASK                      0x8u
#define SIPI_CSR0_ACKR_SHIFT                     3u
#define SIPI_CSR0_ACKR_WIDTH                     1u
#define SIPI_CSR0_ACKR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CSR0_ACKR_SHIFT))&SIPI_CSR0_ACKR_MASK)
#define SIPI_CSR0_TID_MASK                       0x70u
#define SIPI_CSR0_TID_SHIFT                      4u
#define SIPI_CSR0_TID_WIDTH                      3u
#define SIPI_CSR0_TID(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR0_TID_SHIFT))&SIPI_CSR0_TID_MASK)
#define SIPI_CSR0_RAR_MASK                       0x80u
#define SIPI_CSR0_RAR_SHIFT                      7u
#define SIPI_CSR0_RAR_WIDTH                      1u
#define SIPI_CSR0_RAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR0_RAR_SHIFT))&SIPI_CSR0_RAR_MASK)
/* CIR0 Bit Fields */
#define SIPI_CIR0_ACKIE_MASK                     0x1u
#define SIPI_CIR0_ACKIE_SHIFT                    0u
#define SIPI_CIR0_ACKIE_WIDTH                    1u
#define SIPI_CIR0_ACKIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_ACKIE_SHIFT))&SIPI_CIR0_ACKIE_MASK)
#define SIPI_CIR0_TIDIE_MASK                     0x2u
#define SIPI_CIR0_TIDIE_SHIFT                    1u
#define SIPI_CIR0_TIDIE_WIDTH                    1u
#define SIPI_CIR0_TIDIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_TIDIE_SHIFT))&SIPI_CIR0_TIDIE_MASK)
#define SIPI_CIR0_TOIE_MASK                      0x4u
#define SIPI_CIR0_TOIE_SHIFT                     2u
#define SIPI_CIR0_TOIE_WIDTH                     1u
#define SIPI_CIR0_TOIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_TOIE_SHIFT))&SIPI_CIR0_TOIE_MASK)
#define SIPI_CIR0_TCIE_MASK                      0x8u
#define SIPI_CIR0_TCIE_SHIFT                     3u
#define SIPI_CIR0_TCIE_WIDTH                     1u
#define SIPI_CIR0_TCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_TCIE_SHIFT))&SIPI_CIR0_TCIE_MASK)
#define SIPI_CIR0_RAIE_MASK                      0x10u
#define SIPI_CIR0_RAIE_SHIFT                     4u
#define SIPI_CIR0_RAIE_WIDTH                     1u
#define SIPI_CIR0_RAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_RAIE_SHIFT))&SIPI_CIR0_RAIE_MASK)
#define SIPI_CIR0_WAIE_MASK                      0x20u
#define SIPI_CIR0_WAIE_SHIFT                     5u
#define SIPI_CIR0_WAIE_WIDTH                     1u
#define SIPI_CIR0_WAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR0_WAIE_SHIFT))&SIPI_CIR0_WAIE_MASK)
/* CTOR0 Bit Fields */
#define SIPI_CTOR0_TOR_MASK                      0xFFu
#define SIPI_CTOR0_TOR_SHIFT                     0u
#define SIPI_CTOR0_TOR_WIDTH                     8u
#define SIPI_CTOR0_TOR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CTOR0_TOR_SHIFT))&SIPI_CTOR0_TOR_MASK)
/* CCRC0 Bit Fields */
#define SIPI_CCRC0_CRCT_MASK                     0xFFFFu
#define SIPI_CCRC0_CRCT_SHIFT                    0u
#define SIPI_CCRC0_CRCT_WIDTH                    16u
#define SIPI_CCRC0_CRCT(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC0_CRCT_SHIFT))&SIPI_CCRC0_CRCT_MASK)
#define SIPI_CCRC0_CRCI_MASK                     0xFFFF0000u
#define SIPI_CCRC0_CRCI_SHIFT                    16u
#define SIPI_CCRC0_CRCI_WIDTH                    16u
#define SIPI_CCRC0_CRCI(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC0_CRCI_SHIFT))&SIPI_CCRC0_CRCI_MASK)
/* CAR0 Bit Fields */
#define SIPI_CAR0_CAR_MASK                       0xFFFFFFFFu
#define SIPI_CAR0_CAR_SHIFT                      0u
#define SIPI_CAR0_CAR_WIDTH                      32u
#define SIPI_CAR0_CAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CAR0_CAR_SHIFT))&SIPI_CAR0_CAR_MASK)
/* CDR0 Bit Fields */
#define SIPI_CDR0_CDR_MASK                       0xFFFFFFFFu
#define SIPI_CDR0_CDR_SHIFT                      0u
#define SIPI_CDR0_CDR_WIDTH                      32u
#define SIPI_CDR0_CDR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CDR0_CDR_SHIFT))&SIPI_CDR0_CDR_MASK)
/* CCR1 Bit Fields */
#define SIPI_CCR1_DEN_MASK                       0x1u
#define SIPI_CCR1_DEN_SHIFT                      0u
#define SIPI_CCR1_DEN_WIDTH                      1u
#define SIPI_CCR1_DEN(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_DEN_SHIFT))&SIPI_CCR1_DEN_MASK)
#define SIPI_CCR1_WRT_MASK                       0x2u
#define SIPI_CCR1_WRT_SHIFT                      1u
#define SIPI_CCR1_WRT_WIDTH                      1u
#define SIPI_CCR1_WRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_WRT_SHIFT))&SIPI_CCR1_WRT_MASK)
#define SIPI_CCR1_RRT_MASK                       0x4u
#define SIPI_CCR1_RRT_SHIFT                      2u
#define SIPI_CCR1_RRT_WIDTH                      1u
#define SIPI_CCR1_RRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_RRT_SHIFT))&SIPI_CCR1_RRT_MASK)
#define SIPI_CCR1_IDT_MASK                       0x8u
#define SIPI_CCR1_IDT_SHIFT                      3u
#define SIPI_CCR1_IDT_WIDTH                      1u
#define SIPI_CCR1_IDT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_IDT_SHIFT))&SIPI_CCR1_IDT_MASK)
#define SIPI_CCR1_ST_MASK                        0x10u
#define SIPI_CCR1_ST_SHIFT                       4u
#define SIPI_CCR1_ST_WIDTH                       1u
#define SIPI_CCR1_ST(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_ST_SHIFT))&SIPI_CCR1_ST_MASK)
#define SIPI_CCR1_CHEN_MASK                      0x20u
#define SIPI_CCR1_CHEN_SHIFT                     5u
#define SIPI_CCR1_CHEN_WIDTH                     1u
#define SIPI_CCR1_CHEN(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_CHEN_SHIFT))&SIPI_CCR1_CHEN_MASK)
#define SIPI_CCR1_WL_MASK                        0xC0u
#define SIPI_CCR1_WL_SHIFT                       6u
#define SIPI_CCR1_WL_WIDTH                       2u
#define SIPI_CCR1_WL(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_WL_SHIFT))&SIPI_CCR1_WL_MASK)
#define SIPI_CCR1_TC_MASK                        0x10000u
#define SIPI_CCR1_TC_SHIFT                       16u
#define SIPI_CCR1_TC_WIDTH                       1u
#define SIPI_CCR1_TC(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR1_TC_SHIFT))&SIPI_CCR1_TC_MASK)
/* CSR1 Bit Fields */
#define SIPI_CSR1_CB_MASK                        0x4u
#define SIPI_CSR1_CB_SHIFT                       2u
#define SIPI_CSR1_CB_WIDTH                       1u
#define SIPI_CSR1_CB(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CSR1_CB_SHIFT))&SIPI_CSR1_CB_MASK)
#define SIPI_CSR1_ACKR_MASK                      0x8u
#define SIPI_CSR1_ACKR_SHIFT                     3u
#define SIPI_CSR1_ACKR_WIDTH                     1u
#define SIPI_CSR1_ACKR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CSR1_ACKR_SHIFT))&SIPI_CSR1_ACKR_MASK)
#define SIPI_CSR1_TID_MASK                       0x70u
#define SIPI_CSR1_TID_SHIFT                      4u
#define SIPI_CSR1_TID_WIDTH                      3u
#define SIPI_CSR1_TID(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR1_TID_SHIFT))&SIPI_CSR1_TID_MASK)
#define SIPI_CSR1_RAR_MASK                       0x80u
#define SIPI_CSR1_RAR_SHIFT                      7u
#define SIPI_CSR1_RAR_WIDTH                      1u
#define SIPI_CSR1_RAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR1_RAR_SHIFT))&SIPI_CSR1_RAR_MASK)
/* CIR1 Bit Fields */
#define SIPI_CIR1_ACKIE_MASK                     0x1u
#define SIPI_CIR1_ACKIE_SHIFT                    0u
#define SIPI_CIR1_ACKIE_WIDTH                    1u
#define SIPI_CIR1_ACKIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_ACKIE_SHIFT))&SIPI_CIR1_ACKIE_MASK)
#define SIPI_CIR1_TIDIE_MASK                     0x2u
#define SIPI_CIR1_TIDIE_SHIFT                    1u
#define SIPI_CIR1_TIDIE_WIDTH                    1u
#define SIPI_CIR1_TIDIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_TIDIE_SHIFT))&SIPI_CIR1_TIDIE_MASK)
#define SIPI_CIR1_TOIE_MASK                      0x4u
#define SIPI_CIR1_TOIE_SHIFT                     2u
#define SIPI_CIR1_TOIE_WIDTH                     1u
#define SIPI_CIR1_TOIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_TOIE_SHIFT))&SIPI_CIR1_TOIE_MASK)
#define SIPI_CIR1_TCIE_MASK                      0x8u
#define SIPI_CIR1_TCIE_SHIFT                     3u
#define SIPI_CIR1_TCIE_WIDTH                     1u
#define SIPI_CIR1_TCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_TCIE_SHIFT))&SIPI_CIR1_TCIE_MASK)
#define SIPI_CIR1_RAIE_MASK                      0x10u
#define SIPI_CIR1_RAIE_SHIFT                     4u
#define SIPI_CIR1_RAIE_WIDTH                     1u
#define SIPI_CIR1_RAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_RAIE_SHIFT))&SIPI_CIR1_RAIE_MASK)
#define SIPI_CIR1_WAIE_MASK                      0x20u
#define SIPI_CIR1_WAIE_SHIFT                     5u
#define SIPI_CIR1_WAIE_WIDTH                     1u
#define SIPI_CIR1_WAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR1_WAIE_SHIFT))&SIPI_CIR1_WAIE_MASK)
/* CTOR1 Bit Fields */
#define SIPI_CTOR1_TOR_MASK                      0xFFu
#define SIPI_CTOR1_TOR_SHIFT                     0u
#define SIPI_CTOR1_TOR_WIDTH                     8u
#define SIPI_CTOR1_TOR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CTOR1_TOR_SHIFT))&SIPI_CTOR1_TOR_MASK)
/* CCRC1 Bit Fields */
#define SIPI_CCRC1_CRCT_MASK                     0xFFFFu
#define SIPI_CCRC1_CRCT_SHIFT                    0u
#define SIPI_CCRC1_CRCT_WIDTH                    16u
#define SIPI_CCRC1_CRCT(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC1_CRCT_SHIFT))&SIPI_CCRC1_CRCT_MASK)
#define SIPI_CCRC1_CRCI_MASK                     0xFFFF0000u
#define SIPI_CCRC1_CRCI_SHIFT                    16u
#define SIPI_CCRC1_CRCI_WIDTH                    16u
#define SIPI_CCRC1_CRCI(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC1_CRCI_SHIFT))&SIPI_CCRC1_CRCI_MASK)
/* CAR1 Bit Fields */
#define SIPI_CAR1_CAR_MASK                       0xFFFFFFFFu
#define SIPI_CAR1_CAR_SHIFT                      0u
#define SIPI_CAR1_CAR_WIDTH                      32u
#define SIPI_CAR1_CAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CAR1_CAR_SHIFT))&SIPI_CAR1_CAR_MASK)
/* CDR1 Bit Fields */
#define SIPI_CDR1_CDR_MASK                       0xFFFFFFFFu
#define SIPI_CDR1_CDR_SHIFT                      0u
#define SIPI_CDR1_CDR_WIDTH                      32u
#define SIPI_CDR1_CDR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CDR1_CDR_SHIFT))&SIPI_CDR1_CDR_MASK)
/* CCR2 Bit Fields */
#define SIPI_CCR2_DEN_MASK                       0x1u
#define SIPI_CCR2_DEN_SHIFT                      0u
#define SIPI_CCR2_DEN_WIDTH                      1u
#define SIPI_CCR2_DEN(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_DEN_SHIFT))&SIPI_CCR2_DEN_MASK)
#define SIPI_CCR2_WRT_MASK                       0x2u
#define SIPI_CCR2_WRT_SHIFT                      1u
#define SIPI_CCR2_WRT_WIDTH                      1u
#define SIPI_CCR2_WRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_WRT_SHIFT))&SIPI_CCR2_WRT_MASK)
#define SIPI_CCR2_RRT_MASK                       0x4u
#define SIPI_CCR2_RRT_SHIFT                      2u
#define SIPI_CCR2_RRT_WIDTH                      1u
#define SIPI_CCR2_RRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_RRT_SHIFT))&SIPI_CCR2_RRT_MASK)
#define SIPI_CCR2_IDT_MASK                       0x8u
#define SIPI_CCR2_IDT_SHIFT                      3u
#define SIPI_CCR2_IDT_WIDTH                      1u
#define SIPI_CCR2_IDT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_IDT_SHIFT))&SIPI_CCR2_IDT_MASK)
#define SIPI_CCR2_ST_MASK                        0x10u
#define SIPI_CCR2_ST_SHIFT                       4u
#define SIPI_CCR2_ST_WIDTH                       1u
#define SIPI_CCR2_ST(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_ST_SHIFT))&SIPI_CCR2_ST_MASK)
#define SIPI_CCR2_CHEN_MASK                      0x20u
#define SIPI_CCR2_CHEN_SHIFT                     5u
#define SIPI_CCR2_CHEN_WIDTH                     1u
#define SIPI_CCR2_CHEN(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_CHEN_SHIFT))&SIPI_CCR2_CHEN_MASK)
#define SIPI_CCR2_WL_MASK                        0xC0u
#define SIPI_CCR2_WL_SHIFT                       6u
#define SIPI_CCR2_WL_WIDTH                       2u
#define SIPI_CCR2_WL(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_WL_SHIFT))&SIPI_CCR2_WL_MASK)
#define SIPI_CCR2_TC_MASK                        0x10000u
#define SIPI_CCR2_TC_SHIFT                       16u
#define SIPI_CCR2_TC_WIDTH                       1u
#define SIPI_CCR2_TC(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR2_TC_SHIFT))&SIPI_CCR2_TC_MASK)
/* CSR2 Bit Fields */
#define SIPI_CSR2_CB_MASK                        0x4u
#define SIPI_CSR2_CB_SHIFT                       2u
#define SIPI_CSR2_CB_WIDTH                       1u
#define SIPI_CSR2_CB(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CSR2_CB_SHIFT))&SIPI_CSR2_CB_MASK)
#define SIPI_CSR2_ACKR_MASK                      0x8u
#define SIPI_CSR2_ACKR_SHIFT                     3u
#define SIPI_CSR2_ACKR_WIDTH                     1u
#define SIPI_CSR2_ACKR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CSR2_ACKR_SHIFT))&SIPI_CSR2_ACKR_MASK)
#define SIPI_CSR2_TID_MASK                       0x70u
#define SIPI_CSR2_TID_SHIFT                      4u
#define SIPI_CSR2_TID_WIDTH                      3u
#define SIPI_CSR2_TID(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR2_TID_SHIFT))&SIPI_CSR2_TID_MASK)
#define SIPI_CSR2_RAR_MASK                       0x80u
#define SIPI_CSR2_RAR_SHIFT                      7u
#define SIPI_CSR2_RAR_WIDTH                      1u
#define SIPI_CSR2_RAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR2_RAR_SHIFT))&SIPI_CSR2_RAR_MASK)
/* CIR2 Bit Fields */
#define SIPI_CIR2_ACKIE_MASK                     0x1u
#define SIPI_CIR2_ACKIE_SHIFT                    0u
#define SIPI_CIR2_ACKIE_WIDTH                    1u
#define SIPI_CIR2_ACKIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_ACKIE_SHIFT))&SIPI_CIR2_ACKIE_MASK)
#define SIPI_CIR2_TIDIE_MASK                     0x2u
#define SIPI_CIR2_TIDIE_SHIFT                    1u
#define SIPI_CIR2_TIDIE_WIDTH                    1u
#define SIPI_CIR2_TIDIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_TIDIE_SHIFT))&SIPI_CIR2_TIDIE_MASK)
#define SIPI_CIR2_TOIE_MASK                      0x4u
#define SIPI_CIR2_TOIE_SHIFT                     2u
#define SIPI_CIR2_TOIE_WIDTH                     1u
#define SIPI_CIR2_TOIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_TOIE_SHIFT))&SIPI_CIR2_TOIE_MASK)
#define SIPI_CIR2_TCIE_MASK                      0x8u
#define SIPI_CIR2_TCIE_SHIFT                     3u
#define SIPI_CIR2_TCIE_WIDTH                     1u
#define SIPI_CIR2_TCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_TCIE_SHIFT))&SIPI_CIR2_TCIE_MASK)
#define SIPI_CIR2_RAIE_MASK                      0x10u
#define SIPI_CIR2_RAIE_SHIFT                     4u
#define SIPI_CIR2_RAIE_WIDTH                     1u
#define SIPI_CIR2_RAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_RAIE_SHIFT))&SIPI_CIR2_RAIE_MASK)
#define SIPI_CIR2_WAIE_MASK                      0x20u
#define SIPI_CIR2_WAIE_SHIFT                     5u
#define SIPI_CIR2_WAIE_WIDTH                     1u
#define SIPI_CIR2_WAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR2_WAIE_SHIFT))&SIPI_CIR2_WAIE_MASK)
/* CTOR2 Bit Fields */
#define SIPI_CTOR2_TOR_MASK                      0xFFu
#define SIPI_CTOR2_TOR_SHIFT                     0u
#define SIPI_CTOR2_TOR_WIDTH                     8u
#define SIPI_CTOR2_TOR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CTOR2_TOR_SHIFT))&SIPI_CTOR2_TOR_MASK)
/* CCRC2 Bit Fields */
#define SIPI_CCRC2_CRCT_MASK                     0xFFFFu
#define SIPI_CCRC2_CRCT_SHIFT                    0u
#define SIPI_CCRC2_CRCT_WIDTH                    16u
#define SIPI_CCRC2_CRCT(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC2_CRCT_SHIFT))&SIPI_CCRC2_CRCT_MASK)
#define SIPI_CCRC2_CRCI_MASK                     0xFFFF0000u
#define SIPI_CCRC2_CRCI_SHIFT                    16u
#define SIPI_CCRC2_CRCI_WIDTH                    16u
#define SIPI_CCRC2_CRCI(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC2_CRCI_SHIFT))&SIPI_CCRC2_CRCI_MASK)
/* CAR2 Bit Fields */
#define SIPI_CAR2_CAR_MASK                       0xFFFFFFFFu
#define SIPI_CAR2_CAR_SHIFT                      0u
#define SIPI_CAR2_CAR_WIDTH                      32u
#define SIPI_CAR2_CAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CAR2_CAR_SHIFT))&SIPI_CAR2_CAR_MASK)
/* CDR2_ Bit Fields */
#define SIPI_CDR2__CDR2_MASK                     0xFFFFFFFFu
#define SIPI_CDR2__CDR2_SHIFT                    0u
#define SIPI_CDR2__CDR2_WIDTH                    32u
#define SIPI_CDR2__CDR2(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CDR2__CDR2_SHIFT))&SIPI_CDR2__CDR2_MASK)
/* CCR3 Bit Fields */
#define SIPI_CCR3_DEN_MASK                       0x1u
#define SIPI_CCR3_DEN_SHIFT                      0u
#define SIPI_CCR3_DEN_WIDTH                      1u
#define SIPI_CCR3_DEN(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_DEN_SHIFT))&SIPI_CCR3_DEN_MASK)
#define SIPI_CCR3_WRT_MASK                       0x2u
#define SIPI_CCR3_WRT_SHIFT                      1u
#define SIPI_CCR3_WRT_WIDTH                      1u
#define SIPI_CCR3_WRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_WRT_SHIFT))&SIPI_CCR3_WRT_MASK)
#define SIPI_CCR3_RRT_MASK                       0x4u
#define SIPI_CCR3_RRT_SHIFT                      2u
#define SIPI_CCR3_RRT_WIDTH                      1u
#define SIPI_CCR3_RRT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_RRT_SHIFT))&SIPI_CCR3_RRT_MASK)
#define SIPI_CCR3_IDT_MASK                       0x8u
#define SIPI_CCR3_IDT_SHIFT                      3u
#define SIPI_CCR3_IDT_WIDTH                      1u
#define SIPI_CCR3_IDT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_IDT_SHIFT))&SIPI_CCR3_IDT_MASK)
#define SIPI_CCR3_ST_MASK                        0x10u
#define SIPI_CCR3_ST_SHIFT                       4u
#define SIPI_CCR3_ST_WIDTH                       1u
#define SIPI_CCR3_ST(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_ST_SHIFT))&SIPI_CCR3_ST_MASK)
#define SIPI_CCR3_CHEN_MASK                      0x20u
#define SIPI_CCR3_CHEN_SHIFT                     5u
#define SIPI_CCR3_CHEN_WIDTH                     1u
#define SIPI_CCR3_CHEN(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_CHEN_SHIFT))&SIPI_CCR3_CHEN_MASK)
#define SIPI_CCR3_WL_MASK                        0xC0u
#define SIPI_CCR3_WL_SHIFT                       6u
#define SIPI_CCR3_WL_WIDTH                       2u
#define SIPI_CCR3_WL(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_WL_SHIFT))&SIPI_CCR3_WL_MASK)
#define SIPI_CCR3_TC_MASK                        0x10000u
#define SIPI_CCR3_TC_SHIFT                       16u
#define SIPI_CCR3_TC_WIDTH                       1u
#define SIPI_CCR3_TC(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CCR3_TC_SHIFT))&SIPI_CCR3_TC_MASK)
/* CSR3 Bit Fields */
#define SIPI_CSR3_CB_MASK                        0x4u
#define SIPI_CSR3_CB_SHIFT                       2u
#define SIPI_CSR3_CB_WIDTH                       1u
#define SIPI_CSR3_CB(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_CSR3_CB_SHIFT))&SIPI_CSR3_CB_MASK)
#define SIPI_CSR3_ACKR_MASK                      0x8u
#define SIPI_CSR3_ACKR_SHIFT                     3u
#define SIPI_CSR3_ACKR_WIDTH                     1u
#define SIPI_CSR3_ACKR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CSR3_ACKR_SHIFT))&SIPI_CSR3_ACKR_MASK)
#define SIPI_CSR3_TID_MASK                       0x70u
#define SIPI_CSR3_TID_SHIFT                      4u
#define SIPI_CSR3_TID_WIDTH                      3u
#define SIPI_CSR3_TID(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR3_TID_SHIFT))&SIPI_CSR3_TID_MASK)
#define SIPI_CSR3_RAR_MASK                       0x80u
#define SIPI_CSR3_RAR_SHIFT                      7u
#define SIPI_CSR3_RAR_WIDTH                      1u
#define SIPI_CSR3_RAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CSR3_RAR_SHIFT))&SIPI_CSR3_RAR_MASK)
/* CIR3 Bit Fields */
#define SIPI_CIR3_ACKIE_MASK                     0x1u
#define SIPI_CIR3_ACKIE_SHIFT                    0u
#define SIPI_CIR3_ACKIE_WIDTH                    1u
#define SIPI_CIR3_ACKIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_ACKIE_SHIFT))&SIPI_CIR3_ACKIE_MASK)
#define SIPI_CIR3_TIDIE_MASK                     0x2u
#define SIPI_CIR3_TIDIE_SHIFT                    1u
#define SIPI_CIR3_TIDIE_WIDTH                    1u
#define SIPI_CIR3_TIDIE(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_TIDIE_SHIFT))&SIPI_CIR3_TIDIE_MASK)
#define SIPI_CIR3_TOIE_MASK                      0x4u
#define SIPI_CIR3_TOIE_SHIFT                     2u
#define SIPI_CIR3_TOIE_WIDTH                     1u
#define SIPI_CIR3_TOIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_TOIE_SHIFT))&SIPI_CIR3_TOIE_MASK)
#define SIPI_CIR3_TCIE_MASK                      0x8u
#define SIPI_CIR3_TCIE_SHIFT                     3u
#define SIPI_CIR3_TCIE_WIDTH                     1u
#define SIPI_CIR3_TCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_TCIE_SHIFT))&SIPI_CIR3_TCIE_MASK)
#define SIPI_CIR3_RAIE_MASK                      0x10u
#define SIPI_CIR3_RAIE_SHIFT                     4u
#define SIPI_CIR3_RAIE_WIDTH                     1u
#define SIPI_CIR3_RAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_RAIE_SHIFT))&SIPI_CIR3_RAIE_MASK)
#define SIPI_CIR3_WAIE_MASK                      0x20u
#define SIPI_CIR3_WAIE_SHIFT                     5u
#define SIPI_CIR3_WAIE_WIDTH                     1u
#define SIPI_CIR3_WAIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CIR3_WAIE_SHIFT))&SIPI_CIR3_WAIE_MASK)
/* CTOR3 Bit Fields */
#define SIPI_CTOR3_TOR_MASK                      0xFFu
#define SIPI_CTOR3_TOR_SHIFT                     0u
#define SIPI_CTOR3_TOR_WIDTH                     8u
#define SIPI_CTOR3_TOR(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_CTOR3_TOR_SHIFT))&SIPI_CTOR3_TOR_MASK)
/* CCRC3 Bit Fields */
#define SIPI_CCRC3_CRCT_MASK                     0xFFFFu
#define SIPI_CCRC3_CRCT_SHIFT                    0u
#define SIPI_CCRC3_CRCT_WIDTH                    16u
#define SIPI_CCRC3_CRCT(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC3_CRCT_SHIFT))&SIPI_CCRC3_CRCT_MASK)
#define SIPI_CCRC3_CRCI_MASK                     0xFFFF0000u
#define SIPI_CCRC3_CRCI_SHIFT                    16u
#define SIPI_CCRC3_CRCI_WIDTH                    16u
#define SIPI_CCRC3_CRCI(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_CCRC3_CRCI_SHIFT))&SIPI_CCRC3_CRCI_MASK)
/* CAR3 Bit Fields */
#define SIPI_CAR3_CAR_MASK                       0xFFFFFFFFu
#define SIPI_CAR3_CAR_SHIFT                      0u
#define SIPI_CAR3_CAR_WIDTH                      32u
#define SIPI_CAR3_CAR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CAR3_CAR_SHIFT))&SIPI_CAR3_CAR_MASK)
/* CDR3 Bit Fields */
#define SIPI_CDR3_CDR_MASK                       0xFFFFFFFFu
#define SIPI_CDR3_CDR_SHIFT                      0u
#define SIPI_CDR3_CDR_WIDTH                      32u
#define SIPI_CDR3_CDR(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_CDR3_CDR_SHIFT))&SIPI_CDR3_CDR_MASK)
/* MCR Bit Fields */
#define SIPI_MCR_SR_MASK                         0x1u
#define SIPI_MCR_SR_SHIFT                        0u
#define SIPI_MCR_SR_WIDTH                        1u
#define SIPI_MCR_SR(x)                           (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_SR_SHIFT))&SIPI_MCR_SR_MASK)
#define SIPI_MCR_MOEN_MASK                       0x2u
#define SIPI_MCR_MOEN_SHIFT                      1u
#define SIPI_MCR_MOEN_WIDTH                      1u
#define SIPI_MCR_MOEN(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_MOEN_SHIFT))&SIPI_MCR_MOEN_MASK)
#define SIPI_MCR_INIT_MASK                       0x4u
#define SIPI_MCR_INIT_SHIFT                      2u
#define SIPI_MCR_INIT_WIDTH                      1u
#define SIPI_MCR_INIT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_INIT_SHIFT))&SIPI_MCR_INIT_MASK)
#define SIPI_MCR_TEN_MASK                        0x8u
#define SIPI_MCR_TEN_SHIFT                       3u
#define SIPI_MCR_TEN_WIDTH                       1u
#define SIPI_MCR_TEN(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_TEN_SHIFT))&SIPI_MCR_TEN_MASK)
#define SIPI_MCR_CHNSB_MASK                      0x10u
#define SIPI_MCR_CHNSB_SHIFT                     4u
#define SIPI_MCR_CHNSB_WIDTH                     1u
#define SIPI_MCR_CHNSB(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_CHNSB_SHIFT))&SIPI_MCR_CHNSB_MASK)
#define SIPI_MCR_MCRIE_MASK                      0x200u
#define SIPI_MCR_MCRIE_SHIFT                     9u
#define SIPI_MCR_MCRIE_WIDTH                     1u
#define SIPI_MCR_MCRIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_MCRIE_SHIFT))&SIPI_MCR_MCRIE_MASK)
#define SIPI_MCR_CRCIE_MASK                      0x400u
#define SIPI_MCR_CRCIE_SHIFT                     10u
#define SIPI_MCR_CRCIE_WIDTH                     1u
#define SIPI_MCR_CRCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_CRCIE_SHIFT))&SIPI_MCR_CRCIE_MASK)
#define SIPI_MCR_AID_MASK                        0xC000u
#define SIPI_MCR_AID_SHIFT                       14u
#define SIPI_MCR_AID_WIDTH                       2u
#define SIPI_MCR_AID(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_AID_SHIFT))&SIPI_MCR_AID_MASK)
#define SIPI_MCR_PRSCLR_MASK                     0x7FF0000u
#define SIPI_MCR_PRSCLR_SHIFT                    16u
#define SIPI_MCR_PRSCLR_WIDTH                    11u
#define SIPI_MCR_PRSCLR(x)                       (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_PRSCLR_SHIFT))&SIPI_MCR_PRSCLR_MASK)
#define SIPI_MCR_HALT_MASK                       0x20000000u
#define SIPI_MCR_HALT_SHIFT                      29u
#define SIPI_MCR_HALT_WIDTH                      1u
#define SIPI_MCR_HALT(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_HALT_SHIFT))&SIPI_MCR_HALT_MASK)
#define SIPI_MCR_FRZ_MASK                        0x80000000u
#define SIPI_MCR_FRZ_SHIFT                       31u
#define SIPI_MCR_FRZ_WIDTH                       1u
#define SIPI_MCR_FRZ(x)                          (((uint32_t)(((uint32_t)(x))<<SIPI_MCR_FRZ_SHIFT))&SIPI_MCR_FRZ_MASK)
/* SR Bit Fields */
#define SIPI_SR_STATE_MASK                       0xFu
#define SIPI_SR_STATE_SHIFT                      0u
#define SIPI_SR_STATE_WIDTH                      4u
#define SIPI_SR_STATE(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_SR_STATE_SHIFT))&SIPI_SR_STATE_MASK)
#define SIPI_SR_TE_MASK                          0xF0u
#define SIPI_SR_TE_SHIFT                         4u
#define SIPI_SR_TE_WIDTH                         4u
#define SIPI_SR_TE(x)                            (((uint32_t)(((uint32_t)(x))<<SIPI_SR_TE_SHIFT))&SIPI_SR_TE_MASK)
#define SIPI_SR_MCR_MASK                         0x200u
#define SIPI_SR_MCR_SHIFT                        9u
#define SIPI_SR_MCR_WIDTH                        1u
#define SIPI_SR_MCR(x)                           (((uint32_t)(((uint32_t)(x))<<SIPI_SR_MCR_SHIFT))&SIPI_SR_MCR_MASK)
#define SIPI_SR_GCRCE_MASK                       0x400u
#define SIPI_SR_GCRCE_SHIFT                      10u
#define SIPI_SR_GCRCE_WIDTH                      1u
#define SIPI_SR_GCRCE(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_SR_GCRCE_SHIFT))&SIPI_SR_GCRCE_MASK)
#define SIPI_SR_FRZACK_MASK                      0x80000000u
#define SIPI_SR_FRZACK_SHIFT                     31u
#define SIPI_SR_FRZACK_WIDTH                     1u
#define SIPI_SR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_SR_FRZACK_SHIFT))&SIPI_SR_FRZACK_MASK)
/* MAXCR Bit Fields */
#define SIPI_MAXCR_MXCNT_MASK                    0xFFFFFFFCu
#define SIPI_MAXCR_MXCNT_SHIFT                   2u
#define SIPI_MAXCR_MXCNT_WIDTH                   30u
#define SIPI_MAXCR_MXCNT(x)                      (((uint32_t)(((uint32_t)(x))<<SIPI_MAXCR_MXCNT_SHIFT))&SIPI_MAXCR_MXCNT_MASK)
/* ARR Bit Fields */
#define SIPI_ARR_ADRLD_MASK                      0xFFFFFFFCu
#define SIPI_ARR_ADRLD_SHIFT                     2u
#define SIPI_ARR_ADRLD_WIDTH                     30u
#define SIPI_ARR_ADRLD(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ARR_ADRLD_SHIFT))&SIPI_ARR_ADRLD_MASK)
/* ACR Bit Fields */
#define SIPI_ACR_ADCNT_MASK                      0xFFFFFFFCu
#define SIPI_ACR_ADCNT_SHIFT                     2u
#define SIPI_ACR_ADCNT_WIDTH                     30u
#define SIPI_ACR_ADCNT(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ACR_ADCNT_SHIFT))&SIPI_ACR_ADCNT_MASK)
/* ERR Bit Fields */
#define SIPI_ERR_ACKE0_MASK                      0x1u
#define SIPI_ERR_ACKE0_SHIFT                     0u
#define SIPI_ERR_ACKE0_WIDTH                     1u
#define SIPI_ERR_ACKE0(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_ACKE0_SHIFT))&SIPI_ERR_ACKE0_MASK)
#define SIPI_ERR_TIDE0_MASK                      0x2u
#define SIPI_ERR_TIDE0_SHIFT                     1u
#define SIPI_ERR_TIDE0_WIDTH                     1u
#define SIPI_ERR_TIDE0(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TIDE0_SHIFT))&SIPI_ERR_TIDE0_MASK)
#define SIPI_ERR_TOE0_MASK                       0x4u
#define SIPI_ERR_TOE0_SHIFT                      2u
#define SIPI_ERR_TOE0_WIDTH                      1u
#define SIPI_ERR_TOE0(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TOE0_SHIFT))&SIPI_ERR_TOE0_MASK)
#define SIPI_ERR_ACKE1_MASK                      0x100u
#define SIPI_ERR_ACKE1_SHIFT                     8u
#define SIPI_ERR_ACKE1_WIDTH                     1u
#define SIPI_ERR_ACKE1(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_ACKE1_SHIFT))&SIPI_ERR_ACKE1_MASK)
#define SIPI_ERR_TIDE1_MASK                      0x200u
#define SIPI_ERR_TIDE1_SHIFT                     9u
#define SIPI_ERR_TIDE1_WIDTH                     1u
#define SIPI_ERR_TIDE1(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TIDE1_SHIFT))&SIPI_ERR_TIDE1_MASK)
#define SIPI_ERR_TOE1_MASK                       0x400u
#define SIPI_ERR_TOE1_SHIFT                      10u
#define SIPI_ERR_TOE1_WIDTH                      1u
#define SIPI_ERR_TOE1(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TOE1_SHIFT))&SIPI_ERR_TOE1_MASK)
#define SIPI_ERR_ACKE2_MASK                      0x10000u
#define SIPI_ERR_ACKE2_SHIFT                     16u
#define SIPI_ERR_ACKE2_WIDTH                     1u
#define SIPI_ERR_ACKE2(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_ACKE2_SHIFT))&SIPI_ERR_ACKE2_MASK)
#define SIPI_ERR_TIDE2_MASK                      0x20000u
#define SIPI_ERR_TIDE2_SHIFT                     17u
#define SIPI_ERR_TIDE2_WIDTH                     1u
#define SIPI_ERR_TIDE2(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TIDE2_SHIFT))&SIPI_ERR_TIDE2_MASK)
#define SIPI_ERR_TOE2_MASK                       0x40000u
#define SIPI_ERR_TOE2_SHIFT                      18u
#define SIPI_ERR_TOE2_WIDTH                      1u
#define SIPI_ERR_TOE2(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TOE2_SHIFT))&SIPI_ERR_TOE2_MASK)
#define SIPI_ERR_ACKE3_MASK                      0x1000000u
#define SIPI_ERR_ACKE3_SHIFT                     24u
#define SIPI_ERR_ACKE3_WIDTH                     1u
#define SIPI_ERR_ACKE3(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_ACKE3_SHIFT))&SIPI_ERR_ACKE3_MASK)
#define SIPI_ERR_TIDE3_MASK                      0x2000000u
#define SIPI_ERR_TIDE3_SHIFT                     25u
#define SIPI_ERR_TIDE3_WIDTH                     1u
#define SIPI_ERR_TIDE3(x)                        (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TIDE3_SHIFT))&SIPI_ERR_TIDE3_MASK)
#define SIPI_ERR_TOE3_MASK                       0x4000000u
#define SIPI_ERR_TOE3_SHIFT                      26u
#define SIPI_ERR_TOE3_WIDTH                      1u
#define SIPI_ERR_TOE3(x)                         (((uint32_t)(((uint32_t)(x))<<SIPI_ERR_TOE3_SHIFT))&SIPI_ERR_TOE3_MASK)

/*!
 * @}
 */ /* end of group SIPI_Register_Masks */


/*!
 * @}
 */ /* end of group SIPI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SIU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIU_Peripheral_Access_Layer SIU Peripheral Access Layer
 * @{
 */


/** SIU - Size of Registers Arrays */
#define SIU_PCR_COUNT                            512u
#define SIU_GPDO_COUNT                           512u
#define SIU_GPDIL_COUNT                          256u
#define SIU_TBG_CR_A_COUNT                       6u
#define SIU_TBG_CR_B_COUNT                       6u
#define SIU_PGPDO_COUNT                          16u
#define SIU_PGPDI_COUNT                          16u
#define SIU_MPGPDO_COUNT                         32u
#define SIU_DSPIx_COUNT                          4u
#define SIU_GPDI_COUNT                           512u

/** SIU - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4];
  __I  uint32_t MIDR;                              /**< MCU Identification Register, offset: 0x4 */
       uint8_t RESERVED_1[4];
  __IO uint32_t RSR;                               /**< Reset Status Register, offset: 0xC */
  __IO uint32_t SRCR;                              /**< System Reset Control Register, offset: 0x10 */
  __IO uint32_t EISR;                              /**< External IRQ Status Register, offset: 0x14 */
  __IO uint32_t DIRER;                             /**< DMA/Interrupt Request Enable Register, offset: 0x18 */
  __IO uint32_t DIRSR;                             /**< DMA/Interrupt Request Select Register, offset: 0x1C */
  __IO uint32_t OSR;                               /**< Overrun Status Register, offset: 0x20 */
  __IO uint32_t ORER;                              /**< Overrun Request Enable Register, offset: 0x24 */
  __IO uint32_t IREER;                             /**< IRQ Rising-Edge Event Enable Register, offset: 0x28 */
  __IO uint32_t IFEER;                             /**< IRQ Falling-Edge Event Enable Register, offset: 0x2C */
  __IO uint32_t IDFR;                              /**< IRQ Digital Filter Register, offset: 0x30 */
  __I  uint32_t IFIR;                              /**< IRQ Filtered Input Register, offset: 0x34 */
       uint8_t RESERVED_2[8];
  __IO uint16_t PCR[SIU_PCR_COUNT];                /**< Pad Configuration Register, array offset: 0x40, array step: 0x2 */
       uint8_t RESERVED_3[448];
  __IO uint8_t GPDO[SIU_GPDO_COUNT];               /**< GPIO Pin Data Output Register, array offset: 0x600, array step: 0x1 */
  __I  uint8_t GPDIL[SIU_GPDIL_COUNT];             /**< GPIO Pin Data Input Register (legacy), array offset: 0x800, array step: 0x1 */
       uint8_t RESERVED_4[4];
  __IO uint32_t EIISR;                             /**< External IRQ Input Select Register, offset: 0x904 */
  __IO uint32_t DISR;                              /**< DSPI Input Select Register, offset: 0x908 */
       uint8_t RESERVED_5[4];
  __IO uint32_t ISEL4;                             /**< eQADC Command FIFO Trigger Source Registers, offset: 0x910 */
  __IO uint32_t ISEL5;                             /**< eQADC Command FIFO Trigger Source Registers, offset: 0x914 */
  __IO uint32_t ISEL6;                             /**< eQADC Command FIFO Trigger Source Registers, offset: 0x918 */
  __IO uint32_t ISEL7;                             /**< eQADC Command FIFO Trigger Source Registers, offset: 0x91C */
  __IO uint32_t ISEL8;                             /**< eTPU_A Input Select Register, offset: 0x920 */
  __IO uint32_t ISEL9;                             /**< eQADC Advance Trigger Source Register, offset: 0x924 */
  __IO uint32_t DECFIL1;                           /**< Decimation Filter Register 1, offset: 0x928 */
  __IO uint32_t DECFIL2;                           /**< Decimation Filter Register 2, offset: 0x92C */
  __IO uint32_t DECFIL3;                           /**< Decimation Filter Register 3, offset: 0x930 */
  __IO uint32_t DECFIL4;                           /**< Decimation Filter Register 4, offset: 0x934 */
  __IO uint32_t DECFIL5;                           /**< Decimation Filter Register 5, offset: 0x938 */
  __IO uint32_t REACTSR;                           /**< Reaction Module Trigger Selection Register, offset: 0x93C */
  __IO uint32_t SDGATE_SEL;                        /**< Sigma-Delta Gate Selection Register, offset: 0x940 */
  __IO uint32_t SDETPUA;                           /**< Sigma-Delta to eTPU_A Connection Configuration Register, offset: 0x944 */
  __IO uint32_t SDETPUB;                           /**< Sigma-Delta to eTPU_B Connection Configuration Register, offset: 0x948 */
  __IO uint32_t SDETPUC;                           /**< Sigma-Delta to eTPU_C Connection Configuration Register, offset: 0x94C */
  __IO uint32_t TBG_CR_A[SIU_TBG_CR_A_COUNT];      /**< Trigger Burst Generator Control Registers for eQADC_A, array offset: 0x950, array step: 0x4 */
  __IO uint32_t TBG_CR_B[SIU_TBG_CR_B_COUNT];      /**< Trigger Burst Generator Control Registers for eQADC_B, array offset: 0x968, array step: 0x4 */
       uint8_t RESERVED_6[4];
  __IO uint32_t ECCR;                              /**< External Clock Control Register, offset: 0x984 */
       uint8_t RESERVED_7[24];
  __IO uint32_t SYSDIV;                            /**< System Clock Register, offset: 0x9A0 */
  __IO uint32_t HLT1;                              /**< Halt Register 1, offset: 0x9A4 */
  __I  uint32_t HLTACK1;                           /**< Halt Acknowledge Register 1, offset: 0x9A8 */
  __IO uint32_t RSTVEC0;                           /**< Core0 Reset Vector Register, offset: 0x9AC */
  __IO uint32_t RSTVEC1;                           /**< Core1 Reset Vector Register, offset: 0x9B0 */
  __IO uint32_t C0PID;                             /**< Core0 PID mapping control register, offset: 0x9B4 */
  __IO uint32_t C1PID;                             /**< Core1 PID mapping control register, offset: 0x9B8 */
  __IO uint32_t HLT2;                              /**< Halt Register 2, offset: 0x9BC */
  __I  uint32_t HLTACK2;                           /**< Halt Acknowledge Register 2, offset: 0x9C0 */
  __IO uint32_t SDCLKCFG;                          /**< Sigma-Delta Clock Configuration Register, offset: 0x9C4 */
  __IO uint32_t LFCLKCFG;                          /**< LFAST Clock Configuration Register, offset: 0x9C8 */
  __IO uint32_t PSCLKCFG;                          /**< PSI5 Clock Configuration Register, offset: 0x9CC */
  __IO uint32_t RCR;                               /**< Reset Configuration Register, offset: 0x9D0 */
  __I  uint32_t LOCKSTEP;                          /**< Lock-Step Status Register, offset: 0x9D4 */
  __IO uint32_t PCSER;                             /**< Progressive Clock Switch Interrupt Enable Register, offset: 0x9D8 */
  __IO uint32_t PCSIFR;                            /**< Progressive Clock Switch Interrupt Flag Register, offset: 0x9DC */
  __IO uint32_t FECCR;                             /**< Fast Ethernet Controller Control Register, offset: 0x9E0 */
  __IO uint32_t ECCEIR;                            /**< ECC Error Injection Register, offset: 0x9E4 */
       uint8_t RESERVED_8[536];
  __IO uint32_t PGPDO[SIU_PGPDO_COUNT];            /**< Parallel GPIO Pin Data Output Registers, array offset: 0xC00, array step: 0x4 */
  __I  uint32_t PGPDI[SIU_PGPDI_COUNT];            /**< Parallel GPIO Pin Data Input Registers, array offset: 0xC40, array step: 0x4 */
  __O  uint32_t MPGPDO[SIU_MPGPDO_COUNT];          /**< Masked Parallel GPIO Pin Data Output Registers, array offset: 0xC80, array step: 0x4 */
  struct {                                         /* offset: 0xD00, array step: 0x8 */
    __IO uint32_t DSPIH;                             /**< Mask-Output High Register, array offset: 0xD00, array step: 0x8 */
    __IO uint32_t DSPIL;                             /**< Mask-Output Low Register, array offset: 0xD04, array step: 0x8 */
  } DSPIx[SIU_DSPIx_COUNT];
       uint8_t RESERVED_9[32];
  __IO uint32_t ETPUBA;                            /**< Serialized Output Signal Selection Register for DSPI_A, offset: 0xD40 */
  __IO uint32_t EMIOSA;                            /**< Serialized Output Signal Selection Register for DSPI_A, offset: 0xD44 */
  __IO uint32_t DSPIAHLA;                          /**< Serialized Output Signal Selection Register for DSPI_A, offset: 0xD48 */
       uint8_t RESERVED_10[4];
  __IO uint32_t ETPUAB;                            /**< Serialized Output Signal Selection Register for DSPI_B, offset: 0xD50 */
  __IO uint32_t EMIOSB;                            /**< Serialized Output Signal Selection Register for DSPI_B, offset: 0xD54 */
  __IO uint32_t DSPIBHLB;                          /**< Serialized Output Signal Selection Register for DSPI_B, offset: 0xD58 */
       uint8_t RESERVED_11[4];
  __IO uint32_t ETPUAC;                            /**< Serialized Output Signal Selection Register for DSPI_C, offset: 0xD60 */
  __IO uint32_t EMIOSC;                            /**< Serialized Output Signal Selection Register for DSPI_C, offset: 0xD64 */
  __IO uint32_t DSPICHLC;                          /**< Serialized Output Signal Selection Register for DSPI_C, offset: 0xD68 */
  __IO uint32_t ETPUBC;                            /**< Serialized Output Signal Selection Register for DSPI_C, offset: 0xD6C */
  __IO uint32_t ETPUBD;                            /**< Serialized Output Signal Selection Register for DSPI_D, offset: 0xD70 */
  __IO uint32_t EMIOSD;                            /**< Serialized Output Signal Selection Register for DSPI_D, offset: 0xD74 */
  __IO uint32_t DSPIDHLD;                          /**< Serialized Output Signal Selection Register for DSPI_D, offset: 0xD78 */
       uint8_t RESERVED_12[132];
  __I  uint8_t GPDI[SIU_GPDI_COUNT];               /**< GPIO Pin Data Input Register, array offset: 0xE00, array step: 0x1 */
       uint8_t RESERVED_13[512];
  __IO uint32_t IMUX0;                             /**< Input Multiplexing Register0, offset: 0x1200 */
  __IO uint32_t IMUX1;                             /**< Input Multiplexing Register1, offset: 0x1204 */
  __IO uint32_t IMUX2;                             /**< Input Multiplexing Register2, offset: 0x1208 */
  __IO uint32_t IMUX3;                             /**< Input Multiplexing Register3, offset: 0x120C */
  __IO uint32_t IMUX4;                             /**< Input Multiplexing Register4, offset: 0x1210 */
  __IO uint32_t IMUX5;                             /**< Input Multiplexing Register5, offset: 0x1214 */
       uint8_t RESERVED_14[4];
  __IO uint32_t IMUX7;                             /**< Input Multiplexing Register7, offset: 0x121C */
       uint8_t RESERVED_15[8];
  __IO uint32_t IMUX10;                            /**< Input Multiplexing Register10, offset: 0x1228 */
       uint8_t RESERVED_16[4];
  __IO uint32_t IMUX12;                            /**< Input Multiplexing Register12, offset: 0x1230 */
} SIU_Type, *SIU_MemMapPtr;

 /** Number of instances of the SIU module. */
#define SIU_INSTANCE_COUNT                       (1u)


/* SIU - Peripheral instance base addresses */
/** Peripheral SIU base address */
#define SIU_BASE                                 (0xC3F90000u)
/** Peripheral SIU base pointer */
#define SIU                                      ((SIU_Type *)SIU_BASE)
/** Array initializer of SIU peripheral base addresses */
#define SIU_BASE_ADDRS                           { SIU_BASE }
/** Array initializer of SIU peripheral base pointers */
#define SIU_BASE_PTRS                            { SIU }

/* ----------------------------------------------------------------------------
   -- SIU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIU_Register_Masks SIU Register Masks
 * @{
 */

/* MIDR Bit Fields */
#define SIU_MIDR_MASKNUM_MINOR_MASK              0xFu
#define SIU_MIDR_MASKNUM_MINOR_SHIFT             0u
#define SIU_MIDR_MASKNUM_MINOR_WIDTH             4u
#define SIU_MIDR_MASKNUM_MINOR(x)                (((uint32_t)(((uint32_t)(x))<<SIU_MIDR_MASKNUM_MINOR_SHIFT))&SIU_MIDR_MASKNUM_MINOR_MASK)
#define SIU_MIDR_MASKNUM_MAJOR_MASK              0xF0u
#define SIU_MIDR_MASKNUM_MAJOR_SHIFT             4u
#define SIU_MIDR_MASKNUM_MAJOR_WIDTH             4u
#define SIU_MIDR_MASKNUM_MAJOR(x)                (((uint32_t)(((uint32_t)(x))<<SIU_MIDR_MASKNUM_MAJOR_SHIFT))&SIU_MIDR_MASKNUM_MAJOR_MASK)
#define SIU_MIDR_PKG_MASK                        0xF000u
#define SIU_MIDR_PKG_SHIFT                       12u
#define SIU_MIDR_PKG_WIDTH                       4u
#define SIU_MIDR_PKG(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_MIDR_PKG_SHIFT))&SIU_MIDR_PKG_MASK)
#define SIU_MIDR_PARTNUM_MASK                    0xFFFF0000u
#define SIU_MIDR_PARTNUM_SHIFT                   16u
#define SIU_MIDR_PARTNUM_WIDTH                   16u
#define SIU_MIDR_PARTNUM(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MIDR_PARTNUM_SHIFT))&SIU_MIDR_PARTNUM_MASK)
/* RSR Bit Fields */
#define SIU_RSR_RGF_MASK                         0x1u
#define SIU_RSR_RGF_SHIFT                        0u
#define SIU_RSR_RGF_WIDTH                        1u
#define SIU_RSR_RGF(x)                           (((uint32_t)(((uint32_t)(x))<<SIU_RSR_RGF_SHIFT))&SIU_RSR_RGF_MASK)
#define SIU_RSR_BOOTCFG_MASK                     0x6u
#define SIU_RSR_BOOTCFG_SHIFT                    1u
#define SIU_RSR_BOOTCFG_WIDTH                    2u
#define SIU_RSR_BOOTCFG(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_RSR_BOOTCFG_SHIFT))&SIU_RSR_BOOTCFG_MASK)
#define SIU_RSR_ABR_MASK                         0x8u
#define SIU_RSR_ABR_SHIFT                        3u
#define SIU_RSR_ABR_WIDTH                        1u
#define SIU_RSR_ABR(x)                           (((uint32_t)(((uint32_t)(x))<<SIU_RSR_ABR_SHIFT))&SIU_RSR_ABR_MASK)
#define SIU_RSR_XOSCHIGH_MASK                    0x10u
#define SIU_RSR_XOSCHIGH_SHIFT                   4u
#define SIU_RSR_XOSCHIGH_WIDTH                   1u
#define SIU_RSR_XOSCHIGH(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_RSR_XOSCHIGH_SHIFT))&SIU_RSR_XOSCHIGH_MASK)
#define SIU_RSR_XOSC_MASK                        0x80u
#define SIU_RSR_XOSC_SHIFT                       7u
#define SIU_RSR_XOSC_WIDTH                       1u
#define SIU_RSR_XOSC(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_RSR_XOSC_SHIFT))&SIU_RSR_XOSC_MASK)
#define SIU_RSR_WKPCFG_MASK                      0x8000u
#define SIU_RSR_WKPCFG_SHIFT                     15u
#define SIU_RSR_WKPCFG_WIDTH                     1u
#define SIU_RSR_WKPCFG(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_RSR_WKPCFG_SHIFT))&SIU_RSR_WKPCFG_MASK)
#define SIU_RSR_SERF_MASK                        0x10000u
#define SIU_RSR_SERF_SHIFT                       16u
#define SIU_RSR_SERF_WIDTH                       1u
#define SIU_RSR_SERF(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_RSR_SERF_SHIFT))&SIU_RSR_SERF_MASK)
#define SIU_RSR_SSRS_MASK                        0x20000u
#define SIU_RSR_SSRS_SHIFT                       17u
#define SIU_RSR_SSRS_WIDTH                       1u
#define SIU_RSR_SSRS(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_RSR_SSRS_SHIFT))&SIU_RSR_SSRS_MASK)
#define SIU_RSR_STCURS_MASK                      0x40000u
#define SIU_RSR_STCURS_SHIFT                     18u
#define SIU_RSR_STCURS_WIDTH                     1u
#define SIU_RSR_STCURS(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_RSR_STCURS_SHIFT))&SIU_RSR_STCURS_MASK)
#define SIU_RSR_FCCURS_MASK                      0x80000u
#define SIU_RSR_FCCURS_SHIFT                     19u
#define SIU_RSR_FCCURS_WIDTH                     1u
#define SIU_RSR_FCCURS(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_RSR_FCCURS_SHIFT))&SIU_RSR_FCCURS_MASK)
#define SIU_RSR_FOSURS_MASK                      0x100000u
#define SIU_RSR_FOSURS_SHIFT                     20u
#define SIU_RSR_FOSURS_WIDTH                     1u
#define SIU_RSR_FOSURS(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_RSR_FOSURS_SHIFT))&SIU_RSR_FOSURS_MASK)
#define SIU_RSR_CPURS_MASK                       0x400000u
#define SIU_RSR_CPURS_SHIFT                      22u
#define SIU_RSR_CPURS_WIDTH                      1u
#define SIU_RSR_CPURS(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_RSR_CPURS_SHIFT))&SIU_RSR_CPURS_MASK)
#define SIU_RSR_ERS_MASK                         0x40000000u
#define SIU_RSR_ERS_SHIFT                        30u
#define SIU_RSR_ERS_WIDTH                        1u
#define SIU_RSR_ERS(x)                           (((uint32_t)(((uint32_t)(x))<<SIU_RSR_ERS_SHIFT))&SIU_RSR_ERS_MASK)
#define SIU_RSR_PORS_MASK                        0x80000000u
#define SIU_RSR_PORS_SHIFT                       31u
#define SIU_RSR_PORS_WIDTH                       1u
#define SIU_RSR_PORS(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_RSR_PORS_SHIFT))&SIU_RSR_PORS_MASK)
/* SRCR Bit Fields */
#define SIU_SRCR_SER_MASK                        0x40000000u
#define SIU_SRCR_SER_SHIFT                       30u
#define SIU_SRCR_SER_WIDTH                       1u
#define SIU_SRCR_SER(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_SRCR_SER_SHIFT))&SIU_SRCR_SER_MASK)
#define SIU_SRCR_SSR_MASK                        0x80000000u
#define SIU_SRCR_SSR_SHIFT                       31u
#define SIU_SRCR_SSR_WIDTH                       1u
#define SIU_SRCR_SSR(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_SRCR_SSR_SHIFT))&SIU_SRCR_SSR_MASK)
/* EISR Bit Fields */
#define SIU_EISR_EIF0_MASK                       0x1u
#define SIU_EISR_EIF0_SHIFT                      0u
#define SIU_EISR_EIF0_WIDTH                      1u
#define SIU_EISR_EIF0(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF0_SHIFT))&SIU_EISR_EIF0_MASK)
#define SIU_EISR_EIF1_MASK                       0x2u
#define SIU_EISR_EIF1_SHIFT                      1u
#define SIU_EISR_EIF1_WIDTH                      1u
#define SIU_EISR_EIF1(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF1_SHIFT))&SIU_EISR_EIF1_MASK)
#define SIU_EISR_EIF2_MASK                       0x4u
#define SIU_EISR_EIF2_SHIFT                      2u
#define SIU_EISR_EIF2_WIDTH                      1u
#define SIU_EISR_EIF2(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF2_SHIFT))&SIU_EISR_EIF2_MASK)
#define SIU_EISR_EIF3_MASK                       0x8u
#define SIU_EISR_EIF3_SHIFT                      3u
#define SIU_EISR_EIF3_WIDTH                      1u
#define SIU_EISR_EIF3(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF3_SHIFT))&SIU_EISR_EIF3_MASK)
#define SIU_EISR_EIF4_MASK                       0x10u
#define SIU_EISR_EIF4_SHIFT                      4u
#define SIU_EISR_EIF4_WIDTH                      1u
#define SIU_EISR_EIF4(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF4_SHIFT))&SIU_EISR_EIF4_MASK)
#define SIU_EISR_EIF5_MASK                       0x20u
#define SIU_EISR_EIF5_SHIFT                      5u
#define SIU_EISR_EIF5_WIDTH                      1u
#define SIU_EISR_EIF5(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF5_SHIFT))&SIU_EISR_EIF5_MASK)
#define SIU_EISR_EIF6_MASK                       0x40u
#define SIU_EISR_EIF6_SHIFT                      6u
#define SIU_EISR_EIF6_WIDTH                      1u
#define SIU_EISR_EIF6(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF6_SHIFT))&SIU_EISR_EIF6_MASK)
#define SIU_EISR_EIF7_MASK                       0x80u
#define SIU_EISR_EIF7_SHIFT                      7u
#define SIU_EISR_EIF7_WIDTH                      1u
#define SIU_EISR_EIF7(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF7_SHIFT))&SIU_EISR_EIF7_MASK)
#define SIU_EISR_EIF8_MASK                       0x100u
#define SIU_EISR_EIF8_SHIFT                      8u
#define SIU_EISR_EIF8_WIDTH                      1u
#define SIU_EISR_EIF8(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF8_SHIFT))&SIU_EISR_EIF8_MASK)
#define SIU_EISR_EIF9_MASK                       0x200u
#define SIU_EISR_EIF9_SHIFT                      9u
#define SIU_EISR_EIF9_WIDTH                      1u
#define SIU_EISR_EIF9(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF9_SHIFT))&SIU_EISR_EIF9_MASK)
#define SIU_EISR_EIF10_MASK                      0x400u
#define SIU_EISR_EIF10_SHIFT                     10u
#define SIU_EISR_EIF10_WIDTH                     1u
#define SIU_EISR_EIF10(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF10_SHIFT))&SIU_EISR_EIF10_MASK)
#define SIU_EISR_EIF11_MASK                      0x800u
#define SIU_EISR_EIF11_SHIFT                     11u
#define SIU_EISR_EIF11_WIDTH                     1u
#define SIU_EISR_EIF11(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF11_SHIFT))&SIU_EISR_EIF11_MASK)
#define SIU_EISR_EIF12_MASK                      0x1000u
#define SIU_EISR_EIF12_SHIFT                     12u
#define SIU_EISR_EIF12_WIDTH                     1u
#define SIU_EISR_EIF12(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF12_SHIFT))&SIU_EISR_EIF12_MASK)
#define SIU_EISR_EIF13_MASK                      0x2000u
#define SIU_EISR_EIF13_SHIFT                     13u
#define SIU_EISR_EIF13_WIDTH                     1u
#define SIU_EISR_EIF13(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF13_SHIFT))&SIU_EISR_EIF13_MASK)
#define SIU_EISR_EIF14_MASK                      0x4000u
#define SIU_EISR_EIF14_SHIFT                     14u
#define SIU_EISR_EIF14_WIDTH                     1u
#define SIU_EISR_EIF14(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF14_SHIFT))&SIU_EISR_EIF14_MASK)
#define SIU_EISR_EIF15_MASK                      0x8000u
#define SIU_EISR_EIF15_SHIFT                     15u
#define SIU_EISR_EIF15_WIDTH                     1u
#define SIU_EISR_EIF15(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_EISR_EIF15_SHIFT))&SIU_EISR_EIF15_MASK)
#define SIU_EISR_NMI1_MASK                       0x40000000u
#define SIU_EISR_NMI1_SHIFT                      30u
#define SIU_EISR_NMI1_WIDTH                      1u
#define SIU_EISR_NMI1(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_NMI1_SHIFT))&SIU_EISR_NMI1_MASK)
#define SIU_EISR_NMI0_MASK                       0x80000000u
#define SIU_EISR_NMI0_SHIFT                      31u
#define SIU_EISR_NMI0_WIDTH                      1u
#define SIU_EISR_NMI0(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_EISR_NMI0_SHIFT))&SIU_EISR_NMI0_MASK)
/* DIRER Bit Fields */
#define SIU_DIRER_EIRE0_MASK                     0x1u
#define SIU_DIRER_EIRE0_SHIFT                    0u
#define SIU_DIRER_EIRE0_WIDTH                    1u
#define SIU_DIRER_EIRE0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE0_SHIFT))&SIU_DIRER_EIRE0_MASK)
#define SIU_DIRER_EIRE1_MASK                     0x2u
#define SIU_DIRER_EIRE1_SHIFT                    1u
#define SIU_DIRER_EIRE1_WIDTH                    1u
#define SIU_DIRER_EIRE1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE1_SHIFT))&SIU_DIRER_EIRE1_MASK)
#define SIU_DIRER_EIRE2_MASK                     0x4u
#define SIU_DIRER_EIRE2_SHIFT                    2u
#define SIU_DIRER_EIRE2_WIDTH                    1u
#define SIU_DIRER_EIRE2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE2_SHIFT))&SIU_DIRER_EIRE2_MASK)
#define SIU_DIRER_EIRE3_MASK                     0x8u
#define SIU_DIRER_EIRE3_SHIFT                    3u
#define SIU_DIRER_EIRE3_WIDTH                    1u
#define SIU_DIRER_EIRE3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE3_SHIFT))&SIU_DIRER_EIRE3_MASK)
#define SIU_DIRER_EIRE4_MASK                     0x10u
#define SIU_DIRER_EIRE4_SHIFT                    4u
#define SIU_DIRER_EIRE4_WIDTH                    1u
#define SIU_DIRER_EIRE4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE4_SHIFT))&SIU_DIRER_EIRE4_MASK)
#define SIU_DIRER_EIRE5_MASK                     0x20u
#define SIU_DIRER_EIRE5_SHIFT                    5u
#define SIU_DIRER_EIRE5_WIDTH                    1u
#define SIU_DIRER_EIRE5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE5_SHIFT))&SIU_DIRER_EIRE5_MASK)
#define SIU_DIRER_EIRE6_MASK                     0x40u
#define SIU_DIRER_EIRE6_SHIFT                    6u
#define SIU_DIRER_EIRE6_WIDTH                    1u
#define SIU_DIRER_EIRE6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE6_SHIFT))&SIU_DIRER_EIRE6_MASK)
#define SIU_DIRER_EIRE7_MASK                     0x80u
#define SIU_DIRER_EIRE7_SHIFT                    7u
#define SIU_DIRER_EIRE7_WIDTH                    1u
#define SIU_DIRER_EIRE7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE7_SHIFT))&SIU_DIRER_EIRE7_MASK)
#define SIU_DIRER_EIRE8_MASK                     0x100u
#define SIU_DIRER_EIRE8_SHIFT                    8u
#define SIU_DIRER_EIRE8_WIDTH                    1u
#define SIU_DIRER_EIRE8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE8_SHIFT))&SIU_DIRER_EIRE8_MASK)
#define SIU_DIRER_EIRE9_MASK                     0x200u
#define SIU_DIRER_EIRE9_SHIFT                    9u
#define SIU_DIRER_EIRE9_WIDTH                    1u
#define SIU_DIRER_EIRE9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE9_SHIFT))&SIU_DIRER_EIRE9_MASK)
#define SIU_DIRER_EIRE10_MASK                    0x400u
#define SIU_DIRER_EIRE10_SHIFT                   10u
#define SIU_DIRER_EIRE10_WIDTH                   1u
#define SIU_DIRER_EIRE10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE10_SHIFT))&SIU_DIRER_EIRE10_MASK)
#define SIU_DIRER_EIRE11_MASK                    0x800u
#define SIU_DIRER_EIRE11_SHIFT                   11u
#define SIU_DIRER_EIRE11_WIDTH                   1u
#define SIU_DIRER_EIRE11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE11_SHIFT))&SIU_DIRER_EIRE11_MASK)
#define SIU_DIRER_EIRE12_MASK                    0x1000u
#define SIU_DIRER_EIRE12_SHIFT                   12u
#define SIU_DIRER_EIRE12_WIDTH                   1u
#define SIU_DIRER_EIRE12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE12_SHIFT))&SIU_DIRER_EIRE12_MASK)
#define SIU_DIRER_EIRE13_MASK                    0x2000u
#define SIU_DIRER_EIRE13_SHIFT                   13u
#define SIU_DIRER_EIRE13_WIDTH                   1u
#define SIU_DIRER_EIRE13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE13_SHIFT))&SIU_DIRER_EIRE13_MASK)
#define SIU_DIRER_EIRE14_MASK                    0x4000u
#define SIU_DIRER_EIRE14_SHIFT                   14u
#define SIU_DIRER_EIRE14_WIDTH                   1u
#define SIU_DIRER_EIRE14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE14_SHIFT))&SIU_DIRER_EIRE14_MASK)
#define SIU_DIRER_EIRE15_MASK                    0x8000u
#define SIU_DIRER_EIRE15_SHIFT                   15u
#define SIU_DIRER_EIRE15_WIDTH                   1u
#define SIU_DIRER_EIRE15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_EIRE15_SHIFT))&SIU_DIRER_EIRE15_MASK)
#define SIU_DIRER_NMISEL1_MASK                   0x400000u
#define SIU_DIRER_NMISEL1_SHIFT                  22u
#define SIU_DIRER_NMISEL1_WIDTH                  1u
#define SIU_DIRER_NMISEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_NMISEL1_SHIFT))&SIU_DIRER_NMISEL1_MASK)
#define SIU_DIRER_NMISEL0_MASK                   0x800000u
#define SIU_DIRER_NMISEL0_SHIFT                  23u
#define SIU_DIRER_NMISEL0_WIDTH                  1u
#define SIU_DIRER_NMISEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_NMISEL0_SHIFT))&SIU_DIRER_NMISEL0_MASK)
#define SIU_DIRER_NMISEL7_MASK                   0x40000000u
#define SIU_DIRER_NMISEL7_SHIFT                  30u
#define SIU_DIRER_NMISEL7_WIDTH                  1u
#define SIU_DIRER_NMISEL7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_NMISEL7_SHIFT))&SIU_DIRER_NMISEL7_MASK)
#define SIU_DIRER_NMISEL8_MASK                   0x80000000u
#define SIU_DIRER_NMISEL8_SHIFT                  31u
#define SIU_DIRER_NMISEL8_WIDTH                  1u
#define SIU_DIRER_NMISEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DIRER_NMISEL8_SHIFT))&SIU_DIRER_NMISEL8_MASK)
/* DIRSR Bit Fields */
#define SIU_DIRSR_DIRS0_MASK                     0x1u
#define SIU_DIRSR_DIRS0_SHIFT                    0u
#define SIU_DIRSR_DIRS0_WIDTH                    1u
#define SIU_DIRSR_DIRS0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRSR_DIRS0_SHIFT))&SIU_DIRSR_DIRS0_MASK)
#define SIU_DIRSR_DIRS1_MASK                     0x2u
#define SIU_DIRSR_DIRS1_SHIFT                    1u
#define SIU_DIRSR_DIRS1_WIDTH                    1u
#define SIU_DIRSR_DIRS1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRSR_DIRS1_SHIFT))&SIU_DIRSR_DIRS1_MASK)
#define SIU_DIRSR_DIRS2_MASK                     0x4u
#define SIU_DIRSR_DIRS2_SHIFT                    2u
#define SIU_DIRSR_DIRS2_WIDTH                    1u
#define SIU_DIRSR_DIRS2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRSR_DIRS2_SHIFT))&SIU_DIRSR_DIRS2_MASK)
#define SIU_DIRSR_DIRS3_MASK                     0x8u
#define SIU_DIRSR_DIRS3_SHIFT                    3u
#define SIU_DIRSR_DIRS3_WIDTH                    1u
#define SIU_DIRSR_DIRS3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DIRSR_DIRS3_SHIFT))&SIU_DIRSR_DIRS3_MASK)
/* OSR Bit Fields */
#define SIU_OSR_OVF0_MASK                        0x1u
#define SIU_OSR_OVF0_SHIFT                       0u
#define SIU_OSR_OVF0_WIDTH                       1u
#define SIU_OSR_OVF0(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF0_SHIFT))&SIU_OSR_OVF0_MASK)
#define SIU_OSR_OVF1_MASK                        0x2u
#define SIU_OSR_OVF1_SHIFT                       1u
#define SIU_OSR_OVF1_WIDTH                       1u
#define SIU_OSR_OVF1(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF1_SHIFT))&SIU_OSR_OVF1_MASK)
#define SIU_OSR_OVF2_MASK                        0x4u
#define SIU_OSR_OVF2_SHIFT                       2u
#define SIU_OSR_OVF2_WIDTH                       1u
#define SIU_OSR_OVF2(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF2_SHIFT))&SIU_OSR_OVF2_MASK)
#define SIU_OSR_OVF3_MASK                        0x8u
#define SIU_OSR_OVF3_SHIFT                       3u
#define SIU_OSR_OVF3_WIDTH                       1u
#define SIU_OSR_OVF3(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF3_SHIFT))&SIU_OSR_OVF3_MASK)
#define SIU_OSR_OVF4_MASK                        0x10u
#define SIU_OSR_OVF4_SHIFT                       4u
#define SIU_OSR_OVF4_WIDTH                       1u
#define SIU_OSR_OVF4(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF4_SHIFT))&SIU_OSR_OVF4_MASK)
#define SIU_OSR_OVF5_MASK                        0x20u
#define SIU_OSR_OVF5_SHIFT                       5u
#define SIU_OSR_OVF5_WIDTH                       1u
#define SIU_OSR_OVF5(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF5_SHIFT))&SIU_OSR_OVF5_MASK)
#define SIU_OSR_OVF6_MASK                        0x40u
#define SIU_OSR_OVF6_SHIFT                       6u
#define SIU_OSR_OVF6_WIDTH                       1u
#define SIU_OSR_OVF6(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF6_SHIFT))&SIU_OSR_OVF6_MASK)
#define SIU_OSR_OVF7_MASK                        0x80u
#define SIU_OSR_OVF7_SHIFT                       7u
#define SIU_OSR_OVF7_WIDTH                       1u
#define SIU_OSR_OVF7(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF7_SHIFT))&SIU_OSR_OVF7_MASK)
#define SIU_OSR_OVF8_MASK                        0x100u
#define SIU_OSR_OVF8_SHIFT                       8u
#define SIU_OSR_OVF8_WIDTH                       1u
#define SIU_OSR_OVF8(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF8_SHIFT))&SIU_OSR_OVF8_MASK)
#define SIU_OSR_OVF9_MASK                        0x200u
#define SIU_OSR_OVF9_SHIFT                       9u
#define SIU_OSR_OVF9_WIDTH                       1u
#define SIU_OSR_OVF9(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF9_SHIFT))&SIU_OSR_OVF9_MASK)
#define SIU_OSR_OVF10_MASK                       0x400u
#define SIU_OSR_OVF10_SHIFT                      10u
#define SIU_OSR_OVF10_WIDTH                      1u
#define SIU_OSR_OVF10(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF10_SHIFT))&SIU_OSR_OVF10_MASK)
#define SIU_OSR_OVF11_MASK                       0x800u
#define SIU_OSR_OVF11_SHIFT                      11u
#define SIU_OSR_OVF11_WIDTH                      1u
#define SIU_OSR_OVF11(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF11_SHIFT))&SIU_OSR_OVF11_MASK)
#define SIU_OSR_OVF12_MASK                       0x1000u
#define SIU_OSR_OVF12_SHIFT                      12u
#define SIU_OSR_OVF12_WIDTH                      1u
#define SIU_OSR_OVF12(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF12_SHIFT))&SIU_OSR_OVF12_MASK)
#define SIU_OSR_OVF13_MASK                       0x2000u
#define SIU_OSR_OVF13_SHIFT                      13u
#define SIU_OSR_OVF13_WIDTH                      1u
#define SIU_OSR_OVF13(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF13_SHIFT))&SIU_OSR_OVF13_MASK)
#define SIU_OSR_OVF14_MASK                       0x4000u
#define SIU_OSR_OVF14_SHIFT                      14u
#define SIU_OSR_OVF14_WIDTH                      1u
#define SIU_OSR_OVF14(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF14_SHIFT))&SIU_OSR_OVF14_MASK)
#define SIU_OSR_OVF15_MASK                       0x8000u
#define SIU_OSR_OVF15_SHIFT                      15u
#define SIU_OSR_OVF15_WIDTH                      1u
#define SIU_OSR_OVF15(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_OSR_OVF15_SHIFT))&SIU_OSR_OVF15_MASK)
/* ORER Bit Fields */
#define SIU_ORER_ORE0_MASK                       0x1u
#define SIU_ORER_ORE0_SHIFT                      0u
#define SIU_ORER_ORE0_WIDTH                      1u
#define SIU_ORER_ORE0(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE0_SHIFT))&SIU_ORER_ORE0_MASK)
#define SIU_ORER_ORE1_MASK                       0x2u
#define SIU_ORER_ORE1_SHIFT                      1u
#define SIU_ORER_ORE1_WIDTH                      1u
#define SIU_ORER_ORE1(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE1_SHIFT))&SIU_ORER_ORE1_MASK)
#define SIU_ORER_ORE2_MASK                       0x4u
#define SIU_ORER_ORE2_SHIFT                      2u
#define SIU_ORER_ORE2_WIDTH                      1u
#define SIU_ORER_ORE2(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE2_SHIFT))&SIU_ORER_ORE2_MASK)
#define SIU_ORER_ORE3_MASK                       0x8u
#define SIU_ORER_ORE3_SHIFT                      3u
#define SIU_ORER_ORE3_WIDTH                      1u
#define SIU_ORER_ORE3(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE3_SHIFT))&SIU_ORER_ORE3_MASK)
#define SIU_ORER_ORE4_MASK                       0x10u
#define SIU_ORER_ORE4_SHIFT                      4u
#define SIU_ORER_ORE4_WIDTH                      1u
#define SIU_ORER_ORE4(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE4_SHIFT))&SIU_ORER_ORE4_MASK)
#define SIU_ORER_ORE5_MASK                       0x20u
#define SIU_ORER_ORE5_SHIFT                      5u
#define SIU_ORER_ORE5_WIDTH                      1u
#define SIU_ORER_ORE5(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE5_SHIFT))&SIU_ORER_ORE5_MASK)
#define SIU_ORER_ORE6_MASK                       0x40u
#define SIU_ORER_ORE6_SHIFT                      6u
#define SIU_ORER_ORE6_WIDTH                      1u
#define SIU_ORER_ORE6(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE6_SHIFT))&SIU_ORER_ORE6_MASK)
#define SIU_ORER_ORE7_MASK                       0x80u
#define SIU_ORER_ORE7_SHIFT                      7u
#define SIU_ORER_ORE7_WIDTH                      1u
#define SIU_ORER_ORE7(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE7_SHIFT))&SIU_ORER_ORE7_MASK)
#define SIU_ORER_ORE8_MASK                       0x100u
#define SIU_ORER_ORE8_SHIFT                      8u
#define SIU_ORER_ORE8_WIDTH                      1u
#define SIU_ORER_ORE8(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE8_SHIFT))&SIU_ORER_ORE8_MASK)
#define SIU_ORER_ORE9_MASK                       0x200u
#define SIU_ORER_ORE9_SHIFT                      9u
#define SIU_ORER_ORE9_WIDTH                      1u
#define SIU_ORER_ORE9(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE9_SHIFT))&SIU_ORER_ORE9_MASK)
#define SIU_ORER_ORE10_MASK                      0x400u
#define SIU_ORER_ORE10_SHIFT                     10u
#define SIU_ORER_ORE10_WIDTH                     1u
#define SIU_ORER_ORE10(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE10_SHIFT))&SIU_ORER_ORE10_MASK)
#define SIU_ORER_ORE11_MASK                      0x800u
#define SIU_ORER_ORE11_SHIFT                     11u
#define SIU_ORER_ORE11_WIDTH                     1u
#define SIU_ORER_ORE11(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE11_SHIFT))&SIU_ORER_ORE11_MASK)
#define SIU_ORER_ORE12_MASK                      0x1000u
#define SIU_ORER_ORE12_SHIFT                     12u
#define SIU_ORER_ORE12_WIDTH                     1u
#define SIU_ORER_ORE12(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE12_SHIFT))&SIU_ORER_ORE12_MASK)
#define SIU_ORER_ORE13_MASK                      0x2000u
#define SIU_ORER_ORE13_SHIFT                     13u
#define SIU_ORER_ORE13_WIDTH                     1u
#define SIU_ORER_ORE13(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE13_SHIFT))&SIU_ORER_ORE13_MASK)
#define SIU_ORER_ORE14_MASK                      0x4000u
#define SIU_ORER_ORE14_SHIFT                     14u
#define SIU_ORER_ORE14_WIDTH                     1u
#define SIU_ORER_ORE14(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE14_SHIFT))&SIU_ORER_ORE14_MASK)
#define SIU_ORER_ORE15_MASK                      0x8000u
#define SIU_ORER_ORE15_SHIFT                     15u
#define SIU_ORER_ORE15_WIDTH                     1u
#define SIU_ORER_ORE15(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_ORER_ORE15_SHIFT))&SIU_ORER_ORE15_MASK)
/* IREER Bit Fields */
#define SIU_IREER_IREE0_MASK                     0x1u
#define SIU_IREER_IREE0_SHIFT                    0u
#define SIU_IREER_IREE0_WIDTH                    1u
#define SIU_IREER_IREE0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE0_SHIFT))&SIU_IREER_IREE0_MASK)
#define SIU_IREER_IREE1_MASK                     0x2u
#define SIU_IREER_IREE1_SHIFT                    1u
#define SIU_IREER_IREE1_WIDTH                    1u
#define SIU_IREER_IREE1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE1_SHIFT))&SIU_IREER_IREE1_MASK)
#define SIU_IREER_IREE2_MASK                     0x4u
#define SIU_IREER_IREE2_SHIFT                    2u
#define SIU_IREER_IREE2_WIDTH                    1u
#define SIU_IREER_IREE2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE2_SHIFT))&SIU_IREER_IREE2_MASK)
#define SIU_IREER_IREE3_MASK                     0x8u
#define SIU_IREER_IREE3_SHIFT                    3u
#define SIU_IREER_IREE3_WIDTH                    1u
#define SIU_IREER_IREE3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE3_SHIFT))&SIU_IREER_IREE3_MASK)
#define SIU_IREER_IREE4_MASK                     0x10u
#define SIU_IREER_IREE4_SHIFT                    4u
#define SIU_IREER_IREE4_WIDTH                    1u
#define SIU_IREER_IREE4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE4_SHIFT))&SIU_IREER_IREE4_MASK)
#define SIU_IREER_IREE5_MASK                     0x20u
#define SIU_IREER_IREE5_SHIFT                    5u
#define SIU_IREER_IREE5_WIDTH                    1u
#define SIU_IREER_IREE5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE5_SHIFT))&SIU_IREER_IREE5_MASK)
#define SIU_IREER_IREE6_MASK                     0x40u
#define SIU_IREER_IREE6_SHIFT                    6u
#define SIU_IREER_IREE6_WIDTH                    1u
#define SIU_IREER_IREE6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE6_SHIFT))&SIU_IREER_IREE6_MASK)
#define SIU_IREER_IREE7_MASK                     0x80u
#define SIU_IREER_IREE7_SHIFT                    7u
#define SIU_IREER_IREE7_WIDTH                    1u
#define SIU_IREER_IREE7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE7_SHIFT))&SIU_IREER_IREE7_MASK)
#define SIU_IREER_IREE8_MASK                     0x100u
#define SIU_IREER_IREE8_SHIFT                    8u
#define SIU_IREER_IREE8_WIDTH                    1u
#define SIU_IREER_IREE8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE8_SHIFT))&SIU_IREER_IREE8_MASK)
#define SIU_IREER_IREE9_MASK                     0x200u
#define SIU_IREER_IREE9_SHIFT                    9u
#define SIU_IREER_IREE9_WIDTH                    1u
#define SIU_IREER_IREE9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE9_SHIFT))&SIU_IREER_IREE9_MASK)
#define SIU_IREER_IREE10_MASK                    0x400u
#define SIU_IREER_IREE10_SHIFT                   10u
#define SIU_IREER_IREE10_WIDTH                   1u
#define SIU_IREER_IREE10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE10_SHIFT))&SIU_IREER_IREE10_MASK)
#define SIU_IREER_IREE11_MASK                    0x800u
#define SIU_IREER_IREE11_SHIFT                   11u
#define SIU_IREER_IREE11_WIDTH                   1u
#define SIU_IREER_IREE11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE11_SHIFT))&SIU_IREER_IREE11_MASK)
#define SIU_IREER_IREE12_MASK                    0x1000u
#define SIU_IREER_IREE12_SHIFT                   12u
#define SIU_IREER_IREE12_WIDTH                   1u
#define SIU_IREER_IREE12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE12_SHIFT))&SIU_IREER_IREE12_MASK)
#define SIU_IREER_IREE13_MASK                    0x2000u
#define SIU_IREER_IREE13_SHIFT                   13u
#define SIU_IREER_IREE13_WIDTH                   1u
#define SIU_IREER_IREE13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE13_SHIFT))&SIU_IREER_IREE13_MASK)
#define SIU_IREER_IREE14_MASK                    0x4000u
#define SIU_IREER_IREE14_SHIFT                   14u
#define SIU_IREER_IREE14_WIDTH                   1u
#define SIU_IREER_IREE14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE14_SHIFT))&SIU_IREER_IREE14_MASK)
#define SIU_IREER_IREE15_MASK                    0x8000u
#define SIU_IREER_IREE15_SHIFT                   15u
#define SIU_IREER_IREE15_WIDTH                   1u
#define SIU_IREER_IREE15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE15_SHIFT))&SIU_IREER_IREE15_MASK)
#define SIU_IREER_IREE_NMI7_MASK                 0x40000000u
#define SIU_IREER_IREE_NMI7_SHIFT                30u
#define SIU_IREER_IREE_NMI7_WIDTH                1u
#define SIU_IREER_IREE_NMI7(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE_NMI7_SHIFT))&SIU_IREER_IREE_NMI7_MASK)
#define SIU_IREER_IREE_NMI8_MASK                 0x80000000u
#define SIU_IREER_IREE_NMI8_SHIFT                31u
#define SIU_IREER_IREE_NMI8_WIDTH                1u
#define SIU_IREER_IREE_NMI8(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IREER_IREE_NMI8_SHIFT))&SIU_IREER_IREE_NMI8_MASK)
/* IFEER Bit Fields */
#define SIU_IFEER_IFEEN0_MASK                    0x1u
#define SIU_IFEER_IFEEN0_SHIFT                   0u
#define SIU_IFEER_IFEEN0_WIDTH                   1u
#define SIU_IFEER_IFEEN0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN0_SHIFT))&SIU_IFEER_IFEEN0_MASK)
#define SIU_IFEER_IFEEN1_MASK                    0x2u
#define SIU_IFEER_IFEEN1_SHIFT                   1u
#define SIU_IFEER_IFEEN1_WIDTH                   1u
#define SIU_IFEER_IFEEN1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN1_SHIFT))&SIU_IFEER_IFEEN1_MASK)
#define SIU_IFEER_IFEEN2_MASK                    0x4u
#define SIU_IFEER_IFEEN2_SHIFT                   2u
#define SIU_IFEER_IFEEN2_WIDTH                   1u
#define SIU_IFEER_IFEEN2(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN2_SHIFT))&SIU_IFEER_IFEEN2_MASK)
#define SIU_IFEER_IFEEN3_MASK                    0x8u
#define SIU_IFEER_IFEEN3_SHIFT                   3u
#define SIU_IFEER_IFEEN3_WIDTH                   1u
#define SIU_IFEER_IFEEN3(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN3_SHIFT))&SIU_IFEER_IFEEN3_MASK)
#define SIU_IFEER_IFEEN4_MASK                    0x10u
#define SIU_IFEER_IFEEN4_SHIFT                   4u
#define SIU_IFEER_IFEEN4_WIDTH                   1u
#define SIU_IFEER_IFEEN4(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN4_SHIFT))&SIU_IFEER_IFEEN4_MASK)
#define SIU_IFEER_IFEEN5_MASK                    0x20u
#define SIU_IFEER_IFEEN5_SHIFT                   5u
#define SIU_IFEER_IFEEN5_WIDTH                   1u
#define SIU_IFEER_IFEEN5(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN5_SHIFT))&SIU_IFEER_IFEEN5_MASK)
#define SIU_IFEER_IFEEN6_MASK                    0x40u
#define SIU_IFEER_IFEEN6_SHIFT                   6u
#define SIU_IFEER_IFEEN6_WIDTH                   1u
#define SIU_IFEER_IFEEN6(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN6_SHIFT))&SIU_IFEER_IFEEN6_MASK)
#define SIU_IFEER_IFEEN7_MASK                    0x80u
#define SIU_IFEER_IFEEN7_SHIFT                   7u
#define SIU_IFEER_IFEEN7_WIDTH                   1u
#define SIU_IFEER_IFEEN7(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN7_SHIFT))&SIU_IFEER_IFEEN7_MASK)
#define SIU_IFEER_IFEEN8_MASK                    0x100u
#define SIU_IFEER_IFEEN8_SHIFT                   8u
#define SIU_IFEER_IFEEN8_WIDTH                   1u
#define SIU_IFEER_IFEEN8(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN8_SHIFT))&SIU_IFEER_IFEEN8_MASK)
#define SIU_IFEER_IFEEN9_MASK                    0x200u
#define SIU_IFEER_IFEEN9_SHIFT                   9u
#define SIU_IFEER_IFEEN9_WIDTH                   1u
#define SIU_IFEER_IFEEN9(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN9_SHIFT))&SIU_IFEER_IFEEN9_MASK)
#define SIU_IFEER_IFEEN10_MASK                   0x400u
#define SIU_IFEER_IFEEN10_SHIFT                  10u
#define SIU_IFEER_IFEEN10_WIDTH                  1u
#define SIU_IFEER_IFEEN10(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN10_SHIFT))&SIU_IFEER_IFEEN10_MASK)
#define SIU_IFEER_IFEEN11_MASK                   0x800u
#define SIU_IFEER_IFEEN11_SHIFT                  11u
#define SIU_IFEER_IFEEN11_WIDTH                  1u
#define SIU_IFEER_IFEEN11(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN11_SHIFT))&SIU_IFEER_IFEEN11_MASK)
#define SIU_IFEER_IFEEN12_MASK                   0x1000u
#define SIU_IFEER_IFEEN12_SHIFT                  12u
#define SIU_IFEER_IFEEN12_WIDTH                  1u
#define SIU_IFEER_IFEEN12(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN12_SHIFT))&SIU_IFEER_IFEEN12_MASK)
#define SIU_IFEER_IFEEN13_MASK                   0x2000u
#define SIU_IFEER_IFEEN13_SHIFT                  13u
#define SIU_IFEER_IFEEN13_WIDTH                  1u
#define SIU_IFEER_IFEEN13(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN13_SHIFT))&SIU_IFEER_IFEEN13_MASK)
#define SIU_IFEER_IFEEN14_MASK                   0x4000u
#define SIU_IFEER_IFEEN14_SHIFT                  14u
#define SIU_IFEER_IFEEN14_WIDTH                  1u
#define SIU_IFEER_IFEEN14(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN14_SHIFT))&SIU_IFEER_IFEEN14_MASK)
#define SIU_IFEER_IFEEN15_MASK                   0x8000u
#define SIU_IFEER_IFEEN15_SHIFT                  15u
#define SIU_IFEER_IFEEN15_WIDTH                  1u
#define SIU_IFEER_IFEEN15(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEEN15_SHIFT))&SIU_IFEER_IFEEN15_MASK)
#define SIU_IFEER_IFEE_NMI7_MASK                 0x40000000u
#define SIU_IFEER_IFEE_NMI7_SHIFT                30u
#define SIU_IFEER_IFEE_NMI7_WIDTH                1u
#define SIU_IFEER_IFEE_NMI7(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEE_NMI7_SHIFT))&SIU_IFEER_IFEE_NMI7_MASK)
#define SIU_IFEER_IFEE_NMI8_MASK                 0x80000000u
#define SIU_IFEER_IFEE_NMI8_SHIFT                31u
#define SIU_IFEER_IFEE_NMI8_WIDTH                1u
#define SIU_IFEER_IFEE_NMI8(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IFEER_IFEE_NMI8_SHIFT))&SIU_IFEER_IFEE_NMI8_MASK)
/* IDFR Bit Fields */
#define SIU_IDFR_DFL_MASK                        0xFu
#define SIU_IDFR_DFL_SHIFT                       0u
#define SIU_IDFR_DFL_WIDTH                       4u
#define SIU_IDFR_DFL(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_IDFR_DFL_SHIFT))&SIU_IDFR_DFL_MASK)
/* IFIR Bit Fields */
#define SIU_IFIR_IFI0_MASK                       0x1u
#define SIU_IFIR_IFI0_SHIFT                      0u
#define SIU_IFIR_IFI0_WIDTH                      1u
#define SIU_IFIR_IFI0(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI0_SHIFT))&SIU_IFIR_IFI0_MASK)
#define SIU_IFIR_IFI1_MASK                       0x2u
#define SIU_IFIR_IFI1_SHIFT                      1u
#define SIU_IFIR_IFI1_WIDTH                      1u
#define SIU_IFIR_IFI1(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI1_SHIFT))&SIU_IFIR_IFI1_MASK)
#define SIU_IFIR_IFI2_MASK                       0x4u
#define SIU_IFIR_IFI2_SHIFT                      2u
#define SIU_IFIR_IFI2_WIDTH                      1u
#define SIU_IFIR_IFI2(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI2_SHIFT))&SIU_IFIR_IFI2_MASK)
#define SIU_IFIR_IFI3_MASK                       0x8u
#define SIU_IFIR_IFI3_SHIFT                      3u
#define SIU_IFIR_IFI3_WIDTH                      1u
#define SIU_IFIR_IFI3(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI3_SHIFT))&SIU_IFIR_IFI3_MASK)
#define SIU_IFIR_IFI4_MASK                       0x10u
#define SIU_IFIR_IFI4_SHIFT                      4u
#define SIU_IFIR_IFI4_WIDTH                      1u
#define SIU_IFIR_IFI4(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI4_SHIFT))&SIU_IFIR_IFI4_MASK)
#define SIU_IFIR_IFI5_MASK                       0x20u
#define SIU_IFIR_IFI5_SHIFT                      5u
#define SIU_IFIR_IFI5_WIDTH                      1u
#define SIU_IFIR_IFI5(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI5_SHIFT))&SIU_IFIR_IFI5_MASK)
#define SIU_IFIR_IFI6_MASK                       0x40u
#define SIU_IFIR_IFI6_SHIFT                      6u
#define SIU_IFIR_IFI6_WIDTH                      1u
#define SIU_IFIR_IFI6(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI6_SHIFT))&SIU_IFIR_IFI6_MASK)
#define SIU_IFIR_IFI7_MASK                       0x80u
#define SIU_IFIR_IFI7_SHIFT                      7u
#define SIU_IFIR_IFI7_WIDTH                      1u
#define SIU_IFIR_IFI7(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI7_SHIFT))&SIU_IFIR_IFI7_MASK)
#define SIU_IFIR_IFI8_MASK                       0x100u
#define SIU_IFIR_IFI8_SHIFT                      8u
#define SIU_IFIR_IFI8_WIDTH                      1u
#define SIU_IFIR_IFI8(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI8_SHIFT))&SIU_IFIR_IFI8_MASK)
#define SIU_IFIR_IFI9_MASK                       0x200u
#define SIU_IFIR_IFI9_SHIFT                      9u
#define SIU_IFIR_IFI9_WIDTH                      1u
#define SIU_IFIR_IFI9(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI9_SHIFT))&SIU_IFIR_IFI9_MASK)
#define SIU_IFIR_IFI10_MASK                      0x400u
#define SIU_IFIR_IFI10_SHIFT                     10u
#define SIU_IFIR_IFI10_WIDTH                     1u
#define SIU_IFIR_IFI10(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI10_SHIFT))&SIU_IFIR_IFI10_MASK)
#define SIU_IFIR_IFI11_MASK                      0x800u
#define SIU_IFIR_IFI11_SHIFT                     11u
#define SIU_IFIR_IFI11_WIDTH                     1u
#define SIU_IFIR_IFI11(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI11_SHIFT))&SIU_IFIR_IFI11_MASK)
#define SIU_IFIR_IFI12_MASK                      0x1000u
#define SIU_IFIR_IFI12_SHIFT                     12u
#define SIU_IFIR_IFI12_WIDTH                     1u
#define SIU_IFIR_IFI12(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI12_SHIFT))&SIU_IFIR_IFI12_MASK)
#define SIU_IFIR_IFI13_MASK                      0x2000u
#define SIU_IFIR_IFI13_SHIFT                     13u
#define SIU_IFIR_IFI13_WIDTH                     1u
#define SIU_IFIR_IFI13(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI13_SHIFT))&SIU_IFIR_IFI13_MASK)
#define SIU_IFIR_IFI14_MASK                      0x4000u
#define SIU_IFIR_IFI14_SHIFT                     14u
#define SIU_IFIR_IFI14_WIDTH                     1u
#define SIU_IFIR_IFI14(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI14_SHIFT))&SIU_IFIR_IFI14_MASK)
#define SIU_IFIR_IFI15_MASK                      0x8000u
#define SIU_IFIR_IFI15_SHIFT                     15u
#define SIU_IFIR_IFI15_WIDTH                     1u
#define SIU_IFIR_IFI15(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI15_SHIFT))&SIU_IFIR_IFI15_MASK)
#define SIU_IFIR_IFI_NMI7_MASK                   0x40000000u
#define SIU_IFIR_IFI_NMI7_SHIFT                  30u
#define SIU_IFIR_IFI_NMI7_WIDTH                  1u
#define SIU_IFIR_IFI_NMI7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI_NMI7_SHIFT))&SIU_IFIR_IFI_NMI7_MASK)
#define SIU_IFIR_IFI_NMI8_MASK                   0x80000000u
#define SIU_IFIR_IFI_NMI8_SHIFT                  31u
#define SIU_IFIR_IFI_NMI8_WIDTH                  1u
#define SIU_IFIR_IFI_NMI8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IFIR_IFI_NMI8_SHIFT))&SIU_IFIR_IFI_NMI8_MASK)
/* PCR Bit Fields */
#define SIU_PCR_WPS_MASK                         0x1u
#define SIU_PCR_WPS_SHIFT                        0u
#define SIU_PCR_WPS_WIDTH                        1u
#define SIU_PCR_WPS(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_WPS_SHIFT))&SIU_PCR_WPS_MASK)
#define SIU_PCR_WPE_MASK                         0x2u
#define SIU_PCR_WPE_SHIFT                        1u
#define SIU_PCR_WPE_WIDTH                        1u
#define SIU_PCR_WPE(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_WPE_SHIFT))&SIU_PCR_WPE_MASK)
#define SIU_PCR_SRC_MASK                         0xCu
#define SIU_PCR_SRC_SHIFT                        2u
#define SIU_PCR_SRC_WIDTH                        2u
#define SIU_PCR_SRC(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_SRC_SHIFT))&SIU_PCR_SRC_MASK)
#define SIU_PCR_HYS_MASK                         0x10u
#define SIU_PCR_HYS_SHIFT                        4u
#define SIU_PCR_HYS_WIDTH                        1u
#define SIU_PCR_HYS(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_HYS_SHIFT))&SIU_PCR_HYS_MASK)
#define SIU_PCR_ODE_MASK                         0x20u
#define SIU_PCR_ODE_SHIFT                        5u
#define SIU_PCR_ODE_WIDTH                        1u
#define SIU_PCR_ODE(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_ODE_SHIFT))&SIU_PCR_ODE_MASK)
#define SIU_PCR_DSC_MASK                         0xC0u
#define SIU_PCR_DSC_SHIFT                        6u
#define SIU_PCR_DSC_WIDTH                        2u
#define SIU_PCR_DSC(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_DSC_SHIFT))&SIU_PCR_DSC_MASK)
#define SIU_PCR_IBE_MASK                         0x100u
#define SIU_PCR_IBE_SHIFT                        8u
#define SIU_PCR_IBE_WIDTH                        1u
#define SIU_PCR_IBE(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_IBE_SHIFT))&SIU_PCR_IBE_MASK)
#define SIU_PCR_OBE_MASK                         0x200u
#define SIU_PCR_OBE_SHIFT                        9u
#define SIU_PCR_OBE_WIDTH                        1u
#define SIU_PCR_OBE(x)                           (((uint16_t)(((uint16_t)(x))<<SIU_PCR_OBE_SHIFT))&SIU_PCR_OBE_MASK)
#define SIU_PCR_PA_MASK                          0x1C00u
#define SIU_PCR_PA_SHIFT                         10u
#define SIU_PCR_PA_WIDTH                         3u
#define SIU_PCR_PA(x)                            (((uint16_t)(((uint16_t)(x))<<SIU_PCR_PA_SHIFT))&SIU_PCR_PA_MASK)
/* GPDO Bit Fields */
#define SIU_GPDO_PDOn_MASK                       0x1u
#define SIU_GPDO_PDOn_SHIFT                      0u
#define SIU_GPDO_PDOn_WIDTH                      1u
#define SIU_GPDO_PDOn(x)                         (((uint8_t)(((uint8_t)(x))<<SIU_GPDO_PDOn_SHIFT))&SIU_GPDO_PDOn_MASK)
/* GPDIL Bit Fields */
#define SIU_GPDIL_PDIn_MASK                      0x1u
#define SIU_GPDIL_PDIn_SHIFT                     0u
#define SIU_GPDIL_PDIn_WIDTH                     1u
#define SIU_GPDIL_PDIn(x)                        (((uint8_t)(((uint8_t)(x))<<SIU_GPDIL_PDIn_SHIFT))&SIU_GPDIL_PDIn_MASK)
/* EIISR Bit Fields */
#define SIU_EIISR_ESEL0_MASK                     0x3u
#define SIU_EIISR_ESEL0_SHIFT                    0u
#define SIU_EIISR_ESEL0_WIDTH                    2u
#define SIU_EIISR_ESEL0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL0_SHIFT))&SIU_EIISR_ESEL0_MASK)
#define SIU_EIISR_ESEL1_MASK                     0xCu
#define SIU_EIISR_ESEL1_SHIFT                    2u
#define SIU_EIISR_ESEL1_WIDTH                    2u
#define SIU_EIISR_ESEL1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL1_SHIFT))&SIU_EIISR_ESEL1_MASK)
#define SIU_EIISR_ESEL2_MASK                     0x30u
#define SIU_EIISR_ESEL2_SHIFT                    4u
#define SIU_EIISR_ESEL2_WIDTH                    2u
#define SIU_EIISR_ESEL2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL2_SHIFT))&SIU_EIISR_ESEL2_MASK)
#define SIU_EIISR_ESEL3_MASK                     0xC0u
#define SIU_EIISR_ESEL3_SHIFT                    6u
#define SIU_EIISR_ESEL3_WIDTH                    2u
#define SIU_EIISR_ESEL3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL3_SHIFT))&SIU_EIISR_ESEL3_MASK)
#define SIU_EIISR_ESEL4_MASK                     0x300u
#define SIU_EIISR_ESEL4_SHIFT                    8u
#define SIU_EIISR_ESEL4_WIDTH                    2u
#define SIU_EIISR_ESEL4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL4_SHIFT))&SIU_EIISR_ESEL4_MASK)
#define SIU_EIISR_ESEL5_MASK                     0xC00u
#define SIU_EIISR_ESEL5_SHIFT                    10u
#define SIU_EIISR_ESEL5_WIDTH                    2u
#define SIU_EIISR_ESEL5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL5_SHIFT))&SIU_EIISR_ESEL5_MASK)
#define SIU_EIISR_ESEL6_MASK                     0x3000u
#define SIU_EIISR_ESEL6_SHIFT                    12u
#define SIU_EIISR_ESEL6_WIDTH                    2u
#define SIU_EIISR_ESEL6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL6_SHIFT))&SIU_EIISR_ESEL6_MASK)
#define SIU_EIISR_ESEL7_MASK                     0xC000u
#define SIU_EIISR_ESEL7_SHIFT                    14u
#define SIU_EIISR_ESEL7_WIDTH                    2u
#define SIU_EIISR_ESEL7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL7_SHIFT))&SIU_EIISR_ESEL7_MASK)
#define SIU_EIISR_ESEL8_MASK                     0x30000u
#define SIU_EIISR_ESEL8_SHIFT                    16u
#define SIU_EIISR_ESEL8_WIDTH                    2u
#define SIU_EIISR_ESEL8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL8_SHIFT))&SIU_EIISR_ESEL8_MASK)
#define SIU_EIISR_ESEL9_MASK                     0xC0000u
#define SIU_EIISR_ESEL9_SHIFT                    18u
#define SIU_EIISR_ESEL9_WIDTH                    2u
#define SIU_EIISR_ESEL9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL9_SHIFT))&SIU_EIISR_ESEL9_MASK)
#define SIU_EIISR_ESEL10_MASK                    0x300000u
#define SIU_EIISR_ESEL10_SHIFT                   20u
#define SIU_EIISR_ESEL10_WIDTH                   2u
#define SIU_EIISR_ESEL10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL10_SHIFT))&SIU_EIISR_ESEL10_MASK)
#define SIU_EIISR_ESEL11_MASK                    0xC00000u
#define SIU_EIISR_ESEL11_SHIFT                   22u
#define SIU_EIISR_ESEL11_WIDTH                   2u
#define SIU_EIISR_ESEL11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL11_SHIFT))&SIU_EIISR_ESEL11_MASK)
#define SIU_EIISR_ESEL12_MASK                    0x3000000u
#define SIU_EIISR_ESEL12_SHIFT                   24u
#define SIU_EIISR_ESEL12_WIDTH                   2u
#define SIU_EIISR_ESEL12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL12_SHIFT))&SIU_EIISR_ESEL12_MASK)
#define SIU_EIISR_ESEL13_MASK                    0xC000000u
#define SIU_EIISR_ESEL13_SHIFT                   26u
#define SIU_EIISR_ESEL13_WIDTH                   2u
#define SIU_EIISR_ESEL13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL13_SHIFT))&SIU_EIISR_ESEL13_MASK)
#define SIU_EIISR_ESEL14_MASK                    0x30000000u
#define SIU_EIISR_ESEL14_SHIFT                   28u
#define SIU_EIISR_ESEL14_WIDTH                   2u
#define SIU_EIISR_ESEL14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL14_SHIFT))&SIU_EIISR_ESEL14_MASK)
#define SIU_EIISR_ESEL15_MASK                    0xC0000000u
#define SIU_EIISR_ESEL15_SHIFT                   30u
#define SIU_EIISR_ESEL15_WIDTH                   2u
#define SIU_EIISR_ESEL15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_EIISR_ESEL15_SHIFT))&SIU_EIISR_ESEL15_MASK)
/* DISR Bit Fields */
#define SIU_DISR_SCKSELD_MASK                    0xCu
#define SIU_DISR_SCKSELD_SHIFT                   2u
#define SIU_DISR_SCKSELD_WIDTH                   2u
#define SIU_DISR_SCKSELD(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SCKSELD_SHIFT))&SIU_DISR_SCKSELD_MASK)
#define SIU_DISR_SSSELD_MASK                     0x30u
#define SIU_DISR_SSSELD_SHIFT                    4u
#define SIU_DISR_SSSELD_WIDTH                    2u
#define SIU_DISR_SSSELD(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SSSELD_SHIFT))&SIU_DISR_SSSELD_MASK)
#define SIU_DISR_SINSELD_MASK                    0xC0u
#define SIU_DISR_SINSELD_SHIFT                   6u
#define SIU_DISR_SINSELD_WIDTH                   2u
#define SIU_DISR_SINSELD(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SINSELD_SHIFT))&SIU_DISR_SINSELD_MASK)
#define SIU_DISR_SCKSELC_MASK                    0xC00u
#define SIU_DISR_SCKSELC_SHIFT                   10u
#define SIU_DISR_SCKSELC_WIDTH                   2u
#define SIU_DISR_SCKSELC(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SCKSELC_SHIFT))&SIU_DISR_SCKSELC_MASK)
#define SIU_DISR_SSSELC_MASK                     0x3000u
#define SIU_DISR_SSSELC_SHIFT                    12u
#define SIU_DISR_SSSELC_WIDTH                    2u
#define SIU_DISR_SSSELC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SSSELC_SHIFT))&SIU_DISR_SSSELC_MASK)
#define SIU_DISR_SINSELC_MASK                    0xC000u
#define SIU_DISR_SINSELC_SHIFT                   14u
#define SIU_DISR_SINSELC_WIDTH                   2u
#define SIU_DISR_SINSELC(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SINSELC_SHIFT))&SIU_DISR_SINSELC_MASK)
#define SIU_DISR_SCKSELB_MASK                    0xC0000u
#define SIU_DISR_SCKSELB_SHIFT                   18u
#define SIU_DISR_SCKSELB_WIDTH                   2u
#define SIU_DISR_SCKSELB(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SCKSELB_SHIFT))&SIU_DISR_SCKSELB_MASK)
#define SIU_DISR_SSSELB_MASK                     0x300000u
#define SIU_DISR_SSSELB_SHIFT                    20u
#define SIU_DISR_SSSELB_WIDTH                    2u
#define SIU_DISR_SSSELB(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SSSELB_SHIFT))&SIU_DISR_SSSELB_MASK)
#define SIU_DISR_SINSELB_MASK                    0xC00000u
#define SIU_DISR_SINSELB_SHIFT                   22u
#define SIU_DISR_SINSELB_WIDTH                   2u
#define SIU_DISR_SINSELB(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SINSELB_SHIFT))&SIU_DISR_SINSELB_MASK)
#define SIU_DISR_SCKSELA_MASK                    0xC000000u
#define SIU_DISR_SCKSELA_SHIFT                   26u
#define SIU_DISR_SCKSELA_WIDTH                   2u
#define SIU_DISR_SCKSELA(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SCKSELA_SHIFT))&SIU_DISR_SCKSELA_MASK)
#define SIU_DISR_SSSELA_MASK                     0x30000000u
#define SIU_DISR_SSSELA_SHIFT                    28u
#define SIU_DISR_SSSELA_WIDTH                    2u
#define SIU_DISR_SSSELA(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SSSELA_SHIFT))&SIU_DISR_SSSELA_MASK)
#define SIU_DISR_SINSELA_MASK                    0xC0000000u
#define SIU_DISR_SINSELA_SHIFT                   30u
#define SIU_DISR_SINSELA_WIDTH                   2u
#define SIU_DISR_SINSELA(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DISR_SINSELA_SHIFT))&SIU_DISR_SINSELA_MASK)
/* ISEL4 Bit Fields */
#define SIU_ISEL4_CTSEL2_A_MASK                  0x7Fu
#define SIU_ISEL4_CTSEL2_A_SHIFT                 0u
#define SIU_ISEL4_CTSEL2_A_WIDTH                 7u
#define SIU_ISEL4_CTSEL2_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL4_CTSEL2_A_SHIFT))&SIU_ISEL4_CTSEL2_A_MASK)
#define SIU_ISEL4_CTSEL3_A_MASK                  0x7F00u
#define SIU_ISEL4_CTSEL3_A_SHIFT                 8u
#define SIU_ISEL4_CTSEL3_A_WIDTH                 7u
#define SIU_ISEL4_CTSEL3_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL4_CTSEL3_A_SHIFT))&SIU_ISEL4_CTSEL3_A_MASK)
#define SIU_ISEL4_CTSEL4_A_MASK                  0x7F0000u
#define SIU_ISEL4_CTSEL4_A_SHIFT                 16u
#define SIU_ISEL4_CTSEL4_A_WIDTH                 7u
#define SIU_ISEL4_CTSEL4_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL4_CTSEL4_A_SHIFT))&SIU_ISEL4_CTSEL4_A_MASK)
#define SIU_ISEL4_CTSEL5_A_MASK                  0x7F000000u
#define SIU_ISEL4_CTSEL5_A_SHIFT                 24u
#define SIU_ISEL4_CTSEL5_A_WIDTH                 7u
#define SIU_ISEL4_CTSEL5_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL4_CTSEL5_A_SHIFT))&SIU_ISEL4_CTSEL5_A_MASK)
/* ISEL5 Bit Fields */
#define SIU_ISEL5_CTSEL0_A_MASK                  0x7F0000u
#define SIU_ISEL5_CTSEL0_A_SHIFT                 16u
#define SIU_ISEL5_CTSEL0_A_WIDTH                 7u
#define SIU_ISEL5_CTSEL0_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL5_CTSEL0_A_SHIFT))&SIU_ISEL5_CTSEL0_A_MASK)
#define SIU_ISEL5_CTSEL1_A_MASK                  0x7F000000u
#define SIU_ISEL5_CTSEL1_A_SHIFT                 24u
#define SIU_ISEL5_CTSEL1_A_WIDTH                 7u
#define SIU_ISEL5_CTSEL1_A(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL5_CTSEL1_A_SHIFT))&SIU_ISEL5_CTSEL1_A_MASK)
/* ISEL6 Bit Fields */
#define SIU_ISEL6_CTSEL2_B_MASK                  0x7Fu
#define SIU_ISEL6_CTSEL2_B_SHIFT                 0u
#define SIU_ISEL6_CTSEL2_B_WIDTH                 7u
#define SIU_ISEL6_CTSEL2_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL6_CTSEL2_B_SHIFT))&SIU_ISEL6_CTSEL2_B_MASK)
#define SIU_ISEL6_CTSEL3_B_MASK                  0x7F00u
#define SIU_ISEL6_CTSEL3_B_SHIFT                 8u
#define SIU_ISEL6_CTSEL3_B_WIDTH                 7u
#define SIU_ISEL6_CTSEL3_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL6_CTSEL3_B_SHIFT))&SIU_ISEL6_CTSEL3_B_MASK)
#define SIU_ISEL6_CTSEL4_B_MASK                  0x7F0000u
#define SIU_ISEL6_CTSEL4_B_SHIFT                 16u
#define SIU_ISEL6_CTSEL4_B_WIDTH                 7u
#define SIU_ISEL6_CTSEL4_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL6_CTSEL4_B_SHIFT))&SIU_ISEL6_CTSEL4_B_MASK)
#define SIU_ISEL6_CTSEL5_B_MASK                  0x7F000000u
#define SIU_ISEL6_CTSEL5_B_SHIFT                 24u
#define SIU_ISEL6_CTSEL5_B_WIDTH                 7u
#define SIU_ISEL6_CTSEL5_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL6_CTSEL5_B_SHIFT))&SIU_ISEL6_CTSEL5_B_MASK)
/* ISEL7 Bit Fields */
#define SIU_ISEL7_CTSEL0_B_MASK                  0x7F0000u
#define SIU_ISEL7_CTSEL0_B_SHIFT                 16u
#define SIU_ISEL7_CTSEL0_B_WIDTH                 7u
#define SIU_ISEL7_CTSEL0_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL7_CTSEL0_B_SHIFT))&SIU_ISEL7_CTSEL0_B_MASK)
#define SIU_ISEL7_CTSEL1_B_MASK                  0x7F000000u
#define SIU_ISEL7_CTSEL1_B_SHIFT                 24u
#define SIU_ISEL7_CTSEL1_B_WIDTH                 7u
#define SIU_ISEL7_CTSEL1_B(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ISEL7_CTSEL1_B_SHIFT))&SIU_ISEL7_CTSEL1_B_MASK)
/* ISEL8 Bit Fields */
#define SIU_ISEL8_ETPU24_MASK                    0x1u
#define SIU_ISEL8_ETPU24_SHIFT                   0u
#define SIU_ISEL8_ETPU24_WIDTH                   1u
#define SIU_ISEL8_ETPU24(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU24_SHIFT))&SIU_ISEL8_ETPU24_MASK)
#define SIU_ISEL8_ETPU25_MASK                    0x10u
#define SIU_ISEL8_ETPU25_SHIFT                   4u
#define SIU_ISEL8_ETPU25_WIDTH                   1u
#define SIU_ISEL8_ETPU25(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU25_SHIFT))&SIU_ISEL8_ETPU25_MASK)
#define SIU_ISEL8_ETPU26_MASK                    0x100u
#define SIU_ISEL8_ETPU26_SHIFT                   8u
#define SIU_ISEL8_ETPU26_WIDTH                   1u
#define SIU_ISEL8_ETPU26(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU26_SHIFT))&SIU_ISEL8_ETPU26_MASK)
#define SIU_ISEL8_ETPU27_MASK                    0x1000u
#define SIU_ISEL8_ETPU27_SHIFT                   12u
#define SIU_ISEL8_ETPU27_WIDTH                   1u
#define SIU_ISEL8_ETPU27(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU27_SHIFT))&SIU_ISEL8_ETPU27_MASK)
#define SIU_ISEL8_ETPU28_MASK                    0x10000u
#define SIU_ISEL8_ETPU28_SHIFT                   16u
#define SIU_ISEL8_ETPU28_WIDTH                   1u
#define SIU_ISEL8_ETPU28(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU28_SHIFT))&SIU_ISEL8_ETPU28_MASK)
#define SIU_ISEL8_ETPU29_MASK                    0x100000u
#define SIU_ISEL8_ETPU29_SHIFT                   20u
#define SIU_ISEL8_ETPU29_WIDTH                   1u
#define SIU_ISEL8_ETPU29(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_ISEL8_ETPU29_SHIFT))&SIU_ISEL8_ETPU29_MASK)
/* ISEL9 Bit Fields */
#define SIU_ISEL9_EETSEL0ADV_B_MASK              0x1Fu
#define SIU_ISEL9_EETSEL0ADV_B_SHIFT             0u
#define SIU_ISEL9_EETSEL0ADV_B_WIDTH             5u
#define SIU_ISEL9_EETSEL0ADV_B(x)                (((uint32_t)(((uint32_t)(x))<<SIU_ISEL9_EETSEL0ADV_B_SHIFT))&SIU_ISEL9_EETSEL0ADV_B_MASK)
#define SIU_ISEL9_EETSEL0ADV_A_MASK              0x1F0000u
#define SIU_ISEL9_EETSEL0ADV_A_SHIFT             16u
#define SIU_ISEL9_EETSEL0ADV_A_WIDTH             5u
#define SIU_ISEL9_EETSEL0ADV_A(x)                (((uint32_t)(((uint32_t)(x))<<SIU_ISEL9_EETSEL0ADV_A_SHIFT))&SIU_ISEL9_EETSEL0ADV_A_MASK)
/* DECFIL1 Bit Fields */
#define SIU_DECFIL1_ZSELA_MASK                   0xFu
#define SIU_DECFIL1_ZSELA_SHIFT                  0u
#define SIU_DECFIL1_ZSELA_WIDTH                  4u
#define SIU_DECFIL1_ZSELA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_ZSELA_SHIFT))&SIU_DECFIL1_ZSELA_MASK)
#define SIU_DECFIL1_HSELA_MASK                   0xF0u
#define SIU_DECFIL1_HSELA_SHIFT                  4u
#define SIU_DECFIL1_HSELA_WIDTH                  4u
#define SIU_DECFIL1_HSELA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_HSELA_SHIFT))&SIU_DECFIL1_HSELA_MASK)
#define SIU_DECFIL1_ZSELB_MASK                   0xF00u
#define SIU_DECFIL1_ZSELB_SHIFT                  8u
#define SIU_DECFIL1_ZSELB_WIDTH                  4u
#define SIU_DECFIL1_ZSELB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_ZSELB_SHIFT))&SIU_DECFIL1_ZSELB_MASK)
#define SIU_DECFIL1_HSELB_MASK                   0xF000u
#define SIU_DECFIL1_HSELB_SHIFT                  12u
#define SIU_DECFIL1_HSELB_WIDTH                  4u
#define SIU_DECFIL1_HSELB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_HSELB_SHIFT))&SIU_DECFIL1_HSELB_MASK)
#define SIU_DECFIL1_ZSELC_MASK                   0xF0000u
#define SIU_DECFIL1_ZSELC_SHIFT                  16u
#define SIU_DECFIL1_ZSELC_WIDTH                  4u
#define SIU_DECFIL1_ZSELC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_ZSELC_SHIFT))&SIU_DECFIL1_ZSELC_MASK)
#define SIU_DECFIL1_HSELC_MASK                   0xF00000u
#define SIU_DECFIL1_HSELC_SHIFT                  20u
#define SIU_DECFIL1_HSELC_WIDTH                  4u
#define SIU_DECFIL1_HSELC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_HSELC_SHIFT))&SIU_DECFIL1_HSELC_MASK)
#define SIU_DECFIL1_ZSELD_MASK                   0xF000000u
#define SIU_DECFIL1_ZSELD_SHIFT                  24u
#define SIU_DECFIL1_ZSELD_WIDTH                  4u
#define SIU_DECFIL1_ZSELD(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_ZSELD_SHIFT))&SIU_DECFIL1_ZSELD_MASK)
#define SIU_DECFIL1_HSELD_MASK                   0xF0000000u
#define SIU_DECFIL1_HSELD_SHIFT                  28u
#define SIU_DECFIL1_HSELD_WIDTH                  4u
#define SIU_DECFIL1_HSELD(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL1_HSELD_SHIFT))&SIU_DECFIL1_HSELD_MASK)
/* DECFIL2 Bit Fields */
#define SIU_DECFIL2_ZSELE_MASK                   0xFu
#define SIU_DECFIL2_ZSELE_SHIFT                  0u
#define SIU_DECFIL2_ZSELE_WIDTH                  4u
#define SIU_DECFIL2_ZSELE(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_ZSELE_SHIFT))&SIU_DECFIL2_ZSELE_MASK)
#define SIU_DECFIL2_HSELE_MASK                   0xF0u
#define SIU_DECFIL2_HSELE_SHIFT                  4u
#define SIU_DECFIL2_HSELE_WIDTH                  4u
#define SIU_DECFIL2_HSELE(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_HSELE_SHIFT))&SIU_DECFIL2_HSELE_MASK)
#define SIU_DECFIL2_ZSELF_MASK                   0xF00u
#define SIU_DECFIL2_ZSELF_SHIFT                  8u
#define SIU_DECFIL2_ZSELF_WIDTH                  4u
#define SIU_DECFIL2_ZSELF(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_ZSELF_SHIFT))&SIU_DECFIL2_ZSELF_MASK)
#define SIU_DECFIL2_HSELF_MASK                   0xF000u
#define SIU_DECFIL2_HSELF_SHIFT                  12u
#define SIU_DECFIL2_HSELF_WIDTH                  4u
#define SIU_DECFIL2_HSELF(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_HSELF_SHIFT))&SIU_DECFIL2_HSELF_MASK)
#define SIU_DECFIL2_ZSELG_MASK                   0xF0000u
#define SIU_DECFIL2_ZSELG_SHIFT                  16u
#define SIU_DECFIL2_ZSELG_WIDTH                  4u
#define SIU_DECFIL2_ZSELG(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_ZSELG_SHIFT))&SIU_DECFIL2_ZSELG_MASK)
#define SIU_DECFIL2_HSELG_MASK                   0xF00000u
#define SIU_DECFIL2_HSELG_SHIFT                  20u
#define SIU_DECFIL2_HSELG_WIDTH                  4u
#define SIU_DECFIL2_HSELG(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_HSELG_SHIFT))&SIU_DECFIL2_HSELG_MASK)
#define SIU_DECFIL2_ZSELH_MASK                   0xF000000u
#define SIU_DECFIL2_ZSELH_SHIFT                  24u
#define SIU_DECFIL2_ZSELH_WIDTH                  4u
#define SIU_DECFIL2_ZSELH(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_ZSELH_SHIFT))&SIU_DECFIL2_ZSELH_MASK)
#define SIU_DECFIL2_HSELH_MASK                   0xF0000000u
#define SIU_DECFIL2_HSELH_SHIFT                  28u
#define SIU_DECFIL2_HSELH_WIDTH                  4u
#define SIU_DECFIL2_HSELH(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL2_HSELH_SHIFT))&SIU_DECFIL2_HSELH_MASK)
/* DECFIL3 Bit Fields */
#define SIU_DECFIL3_ZSELI_MASK                   0xFu
#define SIU_DECFIL3_ZSELI_SHIFT                  0u
#define SIU_DECFIL3_ZSELI_WIDTH                  4u
#define SIU_DECFIL3_ZSELI(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_ZSELI_SHIFT))&SIU_DECFIL3_ZSELI_MASK)
#define SIU_DECFIL3_HSELI_MASK                   0xF0u
#define SIU_DECFIL3_HSELI_SHIFT                  4u
#define SIU_DECFIL3_HSELI_WIDTH                  4u
#define SIU_DECFIL3_HSELI(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_HSELI_SHIFT))&SIU_DECFIL3_HSELI_MASK)
#define SIU_DECFIL3_ZSELJ_MASK                   0xF00u
#define SIU_DECFIL3_ZSELJ_SHIFT                  8u
#define SIU_DECFIL3_ZSELJ_WIDTH                  4u
#define SIU_DECFIL3_ZSELJ(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_ZSELJ_SHIFT))&SIU_DECFIL3_ZSELJ_MASK)
#define SIU_DECFIL3_HSELJ_MASK                   0xF000u
#define SIU_DECFIL3_HSELJ_SHIFT                  12u
#define SIU_DECFIL3_HSELJ_WIDTH                  4u
#define SIU_DECFIL3_HSELJ(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_HSELJ_SHIFT))&SIU_DECFIL3_HSELJ_MASK)
#define SIU_DECFIL3_ZSELK_MASK                   0xF0000u
#define SIU_DECFIL3_ZSELK_SHIFT                  16u
#define SIU_DECFIL3_ZSELK_WIDTH                  4u
#define SIU_DECFIL3_ZSELK(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_ZSELK_SHIFT))&SIU_DECFIL3_ZSELK_MASK)
#define SIU_DECFIL3_HSELK_MASK                   0xF00000u
#define SIU_DECFIL3_HSELK_SHIFT                  20u
#define SIU_DECFIL3_HSELK_WIDTH                  4u
#define SIU_DECFIL3_HSELK(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_HSELK_SHIFT))&SIU_DECFIL3_HSELK_MASK)
#define SIU_DECFIL3_ZSELL_MASK                   0xF000000u
#define SIU_DECFIL3_ZSELL_SHIFT                  24u
#define SIU_DECFIL3_ZSELL_WIDTH                  4u
#define SIU_DECFIL3_ZSELL(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_ZSELL_SHIFT))&SIU_DECFIL3_ZSELL_MASK)
#define SIU_DECFIL3_HSELL_MASK                   0xF0000000u
#define SIU_DECFIL3_HSELL_SHIFT                  28u
#define SIU_DECFIL3_HSELL_WIDTH                  4u
#define SIU_DECFIL3_HSELL(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL3_HSELL_SHIFT))&SIU_DECFIL3_HSELL_MASK)
/* DECFIL4 Bit Fields */
#define SIU_DECFIL4_TRIG_SRCA_MASK               0xFu
#define SIU_DECFIL4_TRIG_SRCA_SHIFT              0u
#define SIU_DECFIL4_TRIG_SRCA_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCA(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCA_SHIFT))&SIU_DECFIL4_TRIG_SRCA_MASK)
#define SIU_DECFIL4_TRIG_SRCB_MASK               0xF0u
#define SIU_DECFIL4_TRIG_SRCB_SHIFT              4u
#define SIU_DECFIL4_TRIG_SRCB_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCB(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCB_SHIFT))&SIU_DECFIL4_TRIG_SRCB_MASK)
#define SIU_DECFIL4_TRIG_SRCC_MASK               0xF00u
#define SIU_DECFIL4_TRIG_SRCC_SHIFT              8u
#define SIU_DECFIL4_TRIG_SRCC_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCC(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCC_SHIFT))&SIU_DECFIL4_TRIG_SRCC_MASK)
#define SIU_DECFIL4_TRIG_SRCD_MASK               0xF000u
#define SIU_DECFIL4_TRIG_SRCD_SHIFT              12u
#define SIU_DECFIL4_TRIG_SRCD_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCD(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCD_SHIFT))&SIU_DECFIL4_TRIG_SRCD_MASK)
#define SIU_DECFIL4_TRIG_SRCE_MASK               0xF0000u
#define SIU_DECFIL4_TRIG_SRCE_SHIFT              16u
#define SIU_DECFIL4_TRIG_SRCE_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCE(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCE_SHIFT))&SIU_DECFIL4_TRIG_SRCE_MASK)
#define SIU_DECFIL4_TRIG_SRCF_MASK               0xF00000u
#define SIU_DECFIL4_TRIG_SRCF_SHIFT              20u
#define SIU_DECFIL4_TRIG_SRCF_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCF(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCF_SHIFT))&SIU_DECFIL4_TRIG_SRCF_MASK)
#define SIU_DECFIL4_TRIG_SRCG_MASK               0xF000000u
#define SIU_DECFIL4_TRIG_SRCG_SHIFT              24u
#define SIU_DECFIL4_TRIG_SRCG_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCG(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCG_SHIFT))&SIU_DECFIL4_TRIG_SRCG_MASK)
#define SIU_DECFIL4_TRIG_SRCH_MASK               0xF0000000u
#define SIU_DECFIL4_TRIG_SRCH_SHIFT              28u
#define SIU_DECFIL4_TRIG_SRCH_WIDTH              4u
#define SIU_DECFIL4_TRIG_SRCH(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL4_TRIG_SRCH_SHIFT))&SIU_DECFIL4_TRIG_SRCH_MASK)
/* DECFIL5 Bit Fields */
#define SIU_DECFIL5_TRIG_SRCI_MASK               0xF0000u
#define SIU_DECFIL5_TRIG_SRCI_SHIFT              16u
#define SIU_DECFIL5_TRIG_SRCI_WIDTH              4u
#define SIU_DECFIL5_TRIG_SRCI(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL5_TRIG_SRCI_SHIFT))&SIU_DECFIL5_TRIG_SRCI_MASK)
#define SIU_DECFIL5_TRIG_SRCJ_MASK               0xF00000u
#define SIU_DECFIL5_TRIG_SRCJ_SHIFT              20u
#define SIU_DECFIL5_TRIG_SRCJ_WIDTH              4u
#define SIU_DECFIL5_TRIG_SRCJ(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL5_TRIG_SRCJ_SHIFT))&SIU_DECFIL5_TRIG_SRCJ_MASK)
#define SIU_DECFIL5_TRIG_SRCK_MASK               0xF000000u
#define SIU_DECFIL5_TRIG_SRCK_SHIFT              24u
#define SIU_DECFIL5_TRIG_SRCK_WIDTH              4u
#define SIU_DECFIL5_TRIG_SRCK(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL5_TRIG_SRCK_SHIFT))&SIU_DECFIL5_TRIG_SRCK_MASK)
#define SIU_DECFIL5_TRIG_SRCL_MASK               0xF0000000u
#define SIU_DECFIL5_TRIG_SRCL_SHIFT              28u
#define SIU_DECFIL5_TRIG_SRCL_WIDTH              4u
#define SIU_DECFIL5_TRIG_SRCL(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DECFIL5_TRIG_SRCL_SHIFT))&SIU_DECFIL5_TRIG_SRCL_MASK)
/* REACTSR Bit Fields */
#define SIU_REACTSR_TS0_MASK                     0x3u
#define SIU_REACTSR_TS0_SHIFT                    0u
#define SIU_REACTSR_TS0_WIDTH                    2u
#define SIU_REACTSR_TS0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS0_SHIFT))&SIU_REACTSR_TS0_MASK)
#define SIU_REACTSR_TS1_MASK                     0xCu
#define SIU_REACTSR_TS1_SHIFT                    2u
#define SIU_REACTSR_TS1_WIDTH                    2u
#define SIU_REACTSR_TS1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS1_SHIFT))&SIU_REACTSR_TS1_MASK)
#define SIU_REACTSR_TS2_MASK                     0x30u
#define SIU_REACTSR_TS2_SHIFT                    4u
#define SIU_REACTSR_TS2_WIDTH                    2u
#define SIU_REACTSR_TS2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS2_SHIFT))&SIU_REACTSR_TS2_MASK)
#define SIU_REACTSR_TS3_MASK                     0xC0u
#define SIU_REACTSR_TS3_SHIFT                    6u
#define SIU_REACTSR_TS3_WIDTH                    2u
#define SIU_REACTSR_TS3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS3_SHIFT))&SIU_REACTSR_TS3_MASK)
#define SIU_REACTSR_TS4_MASK                     0x300u
#define SIU_REACTSR_TS4_SHIFT                    8u
#define SIU_REACTSR_TS4_WIDTH                    2u
#define SIU_REACTSR_TS4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS4_SHIFT))&SIU_REACTSR_TS4_MASK)
#define SIU_REACTSR_TS5_MASK                     0xC00u
#define SIU_REACTSR_TS5_SHIFT                    10u
#define SIU_REACTSR_TS5_WIDTH                    2u
#define SIU_REACTSR_TS5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS5_SHIFT))&SIU_REACTSR_TS5_MASK)
#define SIU_REACTSR_TS6_MASK                     0x3000u
#define SIU_REACTSR_TS6_SHIFT                    12u
#define SIU_REACTSR_TS6_WIDTH                    2u
#define SIU_REACTSR_TS6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS6_SHIFT))&SIU_REACTSR_TS6_MASK)
#define SIU_REACTSR_TS7_MASK                     0xC000u
#define SIU_REACTSR_TS7_SHIFT                    14u
#define SIU_REACTSR_TS7_WIDTH                    2u
#define SIU_REACTSR_TS7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS7_SHIFT))&SIU_REACTSR_TS7_MASK)
#define SIU_REACTSR_TS8_MASK                     0x30000u
#define SIU_REACTSR_TS8_SHIFT                    16u
#define SIU_REACTSR_TS8_WIDTH                    2u
#define SIU_REACTSR_TS8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS8_SHIFT))&SIU_REACTSR_TS8_MASK)
#define SIU_REACTSR_TS9_MASK                     0xC0000u
#define SIU_REACTSR_TS9_SHIFT                    18u
#define SIU_REACTSR_TS9_WIDTH                    2u
#define SIU_REACTSR_TS9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS9_SHIFT))&SIU_REACTSR_TS9_MASK)
#define SIU_REACTSR_TS10_MASK                    0x300000u
#define SIU_REACTSR_TS10_SHIFT                   20u
#define SIU_REACTSR_TS10_WIDTH                   2u
#define SIU_REACTSR_TS10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS10_SHIFT))&SIU_REACTSR_TS10_MASK)
#define SIU_REACTSR_TS11_MASK                    0xC00000u
#define SIU_REACTSR_TS11_SHIFT                   22u
#define SIU_REACTSR_TS11_WIDTH                   2u
#define SIU_REACTSR_TS11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS11_SHIFT))&SIU_REACTSR_TS11_MASK)
#define SIU_REACTSR_TS12_MASK                    0x3000000u
#define SIU_REACTSR_TS12_SHIFT                   24u
#define SIU_REACTSR_TS12_WIDTH                   2u
#define SIU_REACTSR_TS12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS12_SHIFT))&SIU_REACTSR_TS12_MASK)
#define SIU_REACTSR_TS13_MASK                    0xC000000u
#define SIU_REACTSR_TS13_SHIFT                   26u
#define SIU_REACTSR_TS13_WIDTH                   2u
#define SIU_REACTSR_TS13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS13_SHIFT))&SIU_REACTSR_TS13_MASK)
#define SIU_REACTSR_TS14_MASK                    0x30000000u
#define SIU_REACTSR_TS14_SHIFT                   28u
#define SIU_REACTSR_TS14_WIDTH                   2u
#define SIU_REACTSR_TS14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS14_SHIFT))&SIU_REACTSR_TS14_MASK)
#define SIU_REACTSR_TS15_MASK                    0xC0000000u
#define SIU_REACTSR_TS15_SHIFT                   30u
#define SIU_REACTSR_TS15_WIDTH                   2u
#define SIU_REACTSR_TS15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_REACTSR_TS15_SHIFT))&SIU_REACTSR_TS15_MASK)
/* SDGATE_SEL Bit Fields */
#define SIU_SDGATE_SEL_SD_A_GATE_SEL_MASK        0xFu
#define SIU_SDGATE_SEL_SD_A_GATE_SEL_SHIFT       0u
#define SIU_SDGATE_SEL_SD_A_GATE_SEL_WIDTH       4u
#define SIU_SDGATE_SEL_SD_A_GATE_SEL(x)          (((uint32_t)(((uint32_t)(x))<<SIU_SDGATE_SEL_SD_A_GATE_SEL_SHIFT))&SIU_SDGATE_SEL_SD_A_GATE_SEL_MASK)
#define SIU_SDGATE_SEL_SD_B_GATE_SEL_MASK        0xF0u
#define SIU_SDGATE_SEL_SD_B_GATE_SEL_SHIFT       4u
#define SIU_SDGATE_SEL_SD_B_GATE_SEL_WIDTH       4u
#define SIU_SDGATE_SEL_SD_B_GATE_SEL(x)          (((uint32_t)(((uint32_t)(x))<<SIU_SDGATE_SEL_SD_B_GATE_SEL_SHIFT))&SIU_SDGATE_SEL_SD_B_GATE_SEL_MASK)
#define SIU_SDGATE_SEL_SD_C_GATE_SEL_MASK        0xF00u
#define SIU_SDGATE_SEL_SD_C_GATE_SEL_SHIFT       8u
#define SIU_SDGATE_SEL_SD_C_GATE_SEL_WIDTH       4u
#define SIU_SDGATE_SEL_SD_C_GATE_SEL(x)          (((uint32_t)(((uint32_t)(x))<<SIU_SDGATE_SEL_SD_C_GATE_SEL_SHIFT))&SIU_SDGATE_SEL_SD_C_GATE_SEL_MASK)
#define SIU_SDGATE_SEL_SD_D_GATE_SEL_MASK        0xF000u
#define SIU_SDGATE_SEL_SD_D_GATE_SEL_SHIFT       12u
#define SIU_SDGATE_SEL_SD_D_GATE_SEL_WIDTH       4u
#define SIU_SDGATE_SEL_SD_D_GATE_SEL(x)          (((uint32_t)(((uint32_t)(x))<<SIU_SDGATE_SEL_SD_D_GATE_SEL_SHIFT))&SIU_SDGATE_SEL_SD_D_GATE_SEL_MASK)
/* SDETPUA Bit Fields */
#define SIU_SDETPUA_CH30_MASK                    0x2u
#define SIU_SDETPUA_CH30_SHIFT                   1u
#define SIU_SDETPUA_CH30_WIDTH                   1u
#define SIU_SDETPUA_CH30(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH30_SHIFT))&SIU_SDETPUA_CH30_MASK)
#define SIU_SDETPUA_CH19_MASK                    0x1000u
#define SIU_SDETPUA_CH19_SHIFT                   12u
#define SIU_SDETPUA_CH19_WIDTH                   1u
#define SIU_SDETPUA_CH19(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH19_SHIFT))&SIU_SDETPUA_CH19_MASK)
#define SIU_SDETPUA_CH17_MASK                    0x4000u
#define SIU_SDETPUA_CH17_SHIFT                   14u
#define SIU_SDETPUA_CH17_WIDTH                   1u
#define SIU_SDETPUA_CH17(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH17_SHIFT))&SIU_SDETPUA_CH17_MASK)
#define SIU_SDETPUA_CH16_MASK                    0x8000u
#define SIU_SDETPUA_CH16_SHIFT                   15u
#define SIU_SDETPUA_CH16_WIDTH                   1u
#define SIU_SDETPUA_CH16(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH16_SHIFT))&SIU_SDETPUA_CH16_MASK)
#define SIU_SDETPUA_CH15_MASK                    0x10000u
#define SIU_SDETPUA_CH15_SHIFT                   16u
#define SIU_SDETPUA_CH15_WIDTH                   1u
#define SIU_SDETPUA_CH15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH15_SHIFT))&SIU_SDETPUA_CH15_MASK)
#define SIU_SDETPUA_CH14_MASK                    0x20000u
#define SIU_SDETPUA_CH14_SHIFT                   17u
#define SIU_SDETPUA_CH14_WIDTH                   1u
#define SIU_SDETPUA_CH14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH14_SHIFT))&SIU_SDETPUA_CH14_MASK)
#define SIU_SDETPUA_CH12_MASK                    0x80000u
#define SIU_SDETPUA_CH12_SHIFT                   19u
#define SIU_SDETPUA_CH12_WIDTH                   1u
#define SIU_SDETPUA_CH12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH12_SHIFT))&SIU_SDETPUA_CH12_MASK)
#define SIU_SDETPUA_CH11_MASK                    0x100000u
#define SIU_SDETPUA_CH11_SHIFT                   20u
#define SIU_SDETPUA_CH11_WIDTH                   1u
#define SIU_SDETPUA_CH11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH11_SHIFT))&SIU_SDETPUA_CH11_MASK)
#define SIU_SDETPUA_CH10_MASK                    0x200000u
#define SIU_SDETPUA_CH10_SHIFT                   21u
#define SIU_SDETPUA_CH10_WIDTH                   1u
#define SIU_SDETPUA_CH10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH10_SHIFT))&SIU_SDETPUA_CH10_MASK)
#define SIU_SDETPUA_CH9_MASK                     0x400000u
#define SIU_SDETPUA_CH9_SHIFT                    22u
#define SIU_SDETPUA_CH9_WIDTH                    1u
#define SIU_SDETPUA_CH9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH9_SHIFT))&SIU_SDETPUA_CH9_MASK)
#define SIU_SDETPUA_CH7_MASK                     0x1000000u
#define SIU_SDETPUA_CH7_SHIFT                    24u
#define SIU_SDETPUA_CH7_WIDTH                    1u
#define SIU_SDETPUA_CH7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH7_SHIFT))&SIU_SDETPUA_CH7_MASK)
#define SIU_SDETPUA_CH6_MASK                     0x2000000u
#define SIU_SDETPUA_CH6_SHIFT                    25u
#define SIU_SDETPUA_CH6_WIDTH                    1u
#define SIU_SDETPUA_CH6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH6_SHIFT))&SIU_SDETPUA_CH6_MASK)
#define SIU_SDETPUA_CH5_MASK                     0x4000000u
#define SIU_SDETPUA_CH5_SHIFT                    26u
#define SIU_SDETPUA_CH5_WIDTH                    1u
#define SIU_SDETPUA_CH5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH5_SHIFT))&SIU_SDETPUA_CH5_MASK)
#define SIU_SDETPUA_CH4_MASK                     0x8000000u
#define SIU_SDETPUA_CH4_SHIFT                    27u
#define SIU_SDETPUA_CH4_WIDTH                    1u
#define SIU_SDETPUA_CH4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH4_SHIFT))&SIU_SDETPUA_CH4_MASK)
#define SIU_SDETPUA_CH2_MASK                     0x20000000u
#define SIU_SDETPUA_CH2_SHIFT                    29u
#define SIU_SDETPUA_CH2_WIDTH                    1u
#define SIU_SDETPUA_CH2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH2_SHIFT))&SIU_SDETPUA_CH2_MASK)
#define SIU_SDETPUA_CH1_MASK                     0x40000000u
#define SIU_SDETPUA_CH1_SHIFT                    30u
#define SIU_SDETPUA_CH1_WIDTH                    1u
#define SIU_SDETPUA_CH1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUA_CH1_SHIFT))&SIU_SDETPUA_CH1_MASK)
/* SDETPUB Bit Fields */
#define SIU_SDETPUB_CH30_MASK                    0x2u
#define SIU_SDETPUB_CH30_SHIFT                   1u
#define SIU_SDETPUB_CH30_WIDTH                   1u
#define SIU_SDETPUB_CH30(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH30_SHIFT))&SIU_SDETPUB_CH30_MASK)
#define SIU_SDETPUB_CH19_MASK                    0x1000u
#define SIU_SDETPUB_CH19_SHIFT                   12u
#define SIU_SDETPUB_CH19_WIDTH                   1u
#define SIU_SDETPUB_CH19(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH19_SHIFT))&SIU_SDETPUB_CH19_MASK)
#define SIU_SDETPUB_CH17_MASK                    0x4000u
#define SIU_SDETPUB_CH17_SHIFT                   14u
#define SIU_SDETPUB_CH17_WIDTH                   1u
#define SIU_SDETPUB_CH17(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH17_SHIFT))&SIU_SDETPUB_CH17_MASK)
#define SIU_SDETPUB_CH16_MASK                    0x8000u
#define SIU_SDETPUB_CH16_SHIFT                   15u
#define SIU_SDETPUB_CH16_WIDTH                   1u
#define SIU_SDETPUB_CH16(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH16_SHIFT))&SIU_SDETPUB_CH16_MASK)
#define SIU_SDETPUB_CH15_MASK                    0x10000u
#define SIU_SDETPUB_CH15_SHIFT                   16u
#define SIU_SDETPUB_CH15_WIDTH                   1u
#define SIU_SDETPUB_CH15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH15_SHIFT))&SIU_SDETPUB_CH15_MASK)
#define SIU_SDETPUB_CH14_MASK                    0x20000u
#define SIU_SDETPUB_CH14_SHIFT                   17u
#define SIU_SDETPUB_CH14_WIDTH                   1u
#define SIU_SDETPUB_CH14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH14_SHIFT))&SIU_SDETPUB_CH14_MASK)
#define SIU_SDETPUB_CH12_MASK                    0x80000u
#define SIU_SDETPUB_CH12_SHIFT                   19u
#define SIU_SDETPUB_CH12_WIDTH                   1u
#define SIU_SDETPUB_CH12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH12_SHIFT))&SIU_SDETPUB_CH12_MASK)
#define SIU_SDETPUB_CH11_MASK                    0x100000u
#define SIU_SDETPUB_CH11_SHIFT                   20u
#define SIU_SDETPUB_CH11_WIDTH                   1u
#define SIU_SDETPUB_CH11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH11_SHIFT))&SIU_SDETPUB_CH11_MASK)
#define SIU_SDETPUB_CH10_MASK                    0x200000u
#define SIU_SDETPUB_CH10_SHIFT                   21u
#define SIU_SDETPUB_CH10_WIDTH                   1u
#define SIU_SDETPUB_CH10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH10_SHIFT))&SIU_SDETPUB_CH10_MASK)
#define SIU_SDETPUB_CH9_MASK                     0x400000u
#define SIU_SDETPUB_CH9_SHIFT                    22u
#define SIU_SDETPUB_CH9_WIDTH                    1u
#define SIU_SDETPUB_CH9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH9_SHIFT))&SIU_SDETPUB_CH9_MASK)
#define SIU_SDETPUB_CH7_MASK                     0x1000000u
#define SIU_SDETPUB_CH7_SHIFT                    24u
#define SIU_SDETPUB_CH7_WIDTH                    1u
#define SIU_SDETPUB_CH7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH7_SHIFT))&SIU_SDETPUB_CH7_MASK)
#define SIU_SDETPUB_CH6_MASK                     0x2000000u
#define SIU_SDETPUB_CH6_SHIFT                    25u
#define SIU_SDETPUB_CH6_WIDTH                    1u
#define SIU_SDETPUB_CH6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH6_SHIFT))&SIU_SDETPUB_CH6_MASK)
#define SIU_SDETPUB_CH5_MASK                     0x4000000u
#define SIU_SDETPUB_CH5_SHIFT                    26u
#define SIU_SDETPUB_CH5_WIDTH                    1u
#define SIU_SDETPUB_CH5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH5_SHIFT))&SIU_SDETPUB_CH5_MASK)
#define SIU_SDETPUB_CH4_MASK                     0x8000000u
#define SIU_SDETPUB_CH4_SHIFT                    27u
#define SIU_SDETPUB_CH4_WIDTH                    1u
#define SIU_SDETPUB_CH4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH4_SHIFT))&SIU_SDETPUB_CH4_MASK)
#define SIU_SDETPUB_CH2_MASK                     0x20000000u
#define SIU_SDETPUB_CH2_SHIFT                    29u
#define SIU_SDETPUB_CH2_WIDTH                    1u
#define SIU_SDETPUB_CH2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH2_SHIFT))&SIU_SDETPUB_CH2_MASK)
#define SIU_SDETPUB_CH1_MASK                     0x40000000u
#define SIU_SDETPUB_CH1_SHIFT                    30u
#define SIU_SDETPUB_CH1_WIDTH                    1u
#define SIU_SDETPUB_CH1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUB_CH1_SHIFT))&SIU_SDETPUB_CH1_MASK)
/* SDETPUC Bit Fields */
#define SIU_SDETPUC_CH30_MASK                    0x2u
#define SIU_SDETPUC_CH30_SHIFT                   1u
#define SIU_SDETPUC_CH30_WIDTH                   1u
#define SIU_SDETPUC_CH30(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH30_SHIFT))&SIU_SDETPUC_CH30_MASK)
#define SIU_SDETPUC_CH29_MASK                    0x4u
#define SIU_SDETPUC_CH29_SHIFT                   2u
#define SIU_SDETPUC_CH29_WIDTH                   1u
#define SIU_SDETPUC_CH29(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH29_SHIFT))&SIU_SDETPUC_CH29_MASK)
#define SIU_SDETPUC_CH28_MASK                    0x8u
#define SIU_SDETPUC_CH28_SHIFT                   3u
#define SIU_SDETPUC_CH28_WIDTH                   1u
#define SIU_SDETPUC_CH28(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH28_SHIFT))&SIU_SDETPUC_CH28_MASK)
#define SIU_SDETPUC_CH27_MASK                    0x10u
#define SIU_SDETPUC_CH27_SHIFT                   4u
#define SIU_SDETPUC_CH27_WIDTH                   1u
#define SIU_SDETPUC_CH27(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH27_SHIFT))&SIU_SDETPUC_CH27_MASK)
#define SIU_SDETPUC_CH25_MASK                    0x40u
#define SIU_SDETPUC_CH25_SHIFT                   6u
#define SIU_SDETPUC_CH25_WIDTH                   1u
#define SIU_SDETPUC_CH25(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH25_SHIFT))&SIU_SDETPUC_CH25_MASK)
#define SIU_SDETPUC_CH14_MASK                    0x20000u
#define SIU_SDETPUC_CH14_SHIFT                   17u
#define SIU_SDETPUC_CH14_WIDTH                   1u
#define SIU_SDETPUC_CH14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH14_SHIFT))&SIU_SDETPUC_CH14_MASK)
#define SIU_SDETPUC_CH13_MASK                    0x40000u
#define SIU_SDETPUC_CH13_SHIFT                   18u
#define SIU_SDETPUC_CH13_WIDTH                   1u
#define SIU_SDETPUC_CH13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH13_SHIFT))&SIU_SDETPUC_CH13_MASK)
#define SIU_SDETPUC_CH12_MASK                    0x80000u
#define SIU_SDETPUC_CH12_SHIFT                   19u
#define SIU_SDETPUC_CH12_WIDTH                   1u
#define SIU_SDETPUC_CH12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH12_SHIFT))&SIU_SDETPUC_CH12_MASK)
#define SIU_SDETPUC_CH10_MASK                    0x200000u
#define SIU_SDETPUC_CH10_SHIFT                   21u
#define SIU_SDETPUC_CH10_WIDTH                   1u
#define SIU_SDETPUC_CH10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH10_SHIFT))&SIU_SDETPUC_CH10_MASK)
#define SIU_SDETPUC_CH9_MASK                     0x400000u
#define SIU_SDETPUC_CH9_SHIFT                    22u
#define SIU_SDETPUC_CH9_WIDTH                    1u
#define SIU_SDETPUC_CH9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH9_SHIFT))&SIU_SDETPUC_CH9_MASK)
#define SIU_SDETPUC_CH8_MASK                     0x800000u
#define SIU_SDETPUC_CH8_SHIFT                    23u
#define SIU_SDETPUC_CH8_WIDTH                    1u
#define SIU_SDETPUC_CH8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH8_SHIFT))&SIU_SDETPUC_CH8_MASK)
#define SIU_SDETPUC_CH7_MASK                     0x1000000u
#define SIU_SDETPUC_CH7_SHIFT                    24u
#define SIU_SDETPUC_CH7_WIDTH                    1u
#define SIU_SDETPUC_CH7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH7_SHIFT))&SIU_SDETPUC_CH7_MASK)
#define SIU_SDETPUC_CH5_MASK                     0x4000000u
#define SIU_SDETPUC_CH5_SHIFT                    26u
#define SIU_SDETPUC_CH5_WIDTH                    1u
#define SIU_SDETPUC_CH5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH5_SHIFT))&SIU_SDETPUC_CH5_MASK)
#define SIU_SDETPUC_CH4_MASK                     0x8000000u
#define SIU_SDETPUC_CH4_SHIFT                    27u
#define SIU_SDETPUC_CH4_WIDTH                    1u
#define SIU_SDETPUC_CH4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH4_SHIFT))&SIU_SDETPUC_CH4_MASK)
#define SIU_SDETPUC_CH3_MASK                     0x10000000u
#define SIU_SDETPUC_CH3_SHIFT                    28u
#define SIU_SDETPUC_CH3_WIDTH                    1u
#define SIU_SDETPUC_CH3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH3_SHIFT))&SIU_SDETPUC_CH3_MASK)
#define SIU_SDETPUC_CH2_MASK                     0x20000000u
#define SIU_SDETPUC_CH2_SHIFT                    29u
#define SIU_SDETPUC_CH2_WIDTH                    1u
#define SIU_SDETPUC_CH2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_SDETPUC_CH2_SHIFT))&SIU_SDETPUC_CH2_MASK)
/* TBG_CR_A Bit Fields */
#define SIU_TBG_CR_A_TRIGPER_MASK                0xFFFFFFu
#define SIU_TBG_CR_A_TRIGPER_SHIFT               0u
#define SIU_TBG_CR_A_TRIGPER_WIDTH               24u
#define SIU_TBG_CR_A_TRIGPER(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_A_TRIGPER_SHIFT))&SIU_TBG_CR_A_TRIGPER_MASK)
#define SIU_TBG_CR_A_CLKSEL_MASK                 0xC000000u
#define SIU_TBG_CR_A_CLKSEL_SHIFT                26u
#define SIU_TBG_CR_A_CLKSEL_WIDTH                2u
#define SIU_TBG_CR_A_CLKSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_A_CLKSEL_SHIFT))&SIU_TBG_CR_A_CLKSEL_MASK)
#define SIU_TBG_CR_A_GEN_MASK                    0x80000000u
#define SIU_TBG_CR_A_GEN_SHIFT                   31u
#define SIU_TBG_CR_A_GEN_WIDTH                   1u
#define SIU_TBG_CR_A_GEN(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_A_GEN_SHIFT))&SIU_TBG_CR_A_GEN_MASK)
/* TBG_CR_B Bit Fields */
#define SIU_TBG_CR_B_TRIGPER_MASK                0xFFFFFFu
#define SIU_TBG_CR_B_TRIGPER_SHIFT               0u
#define SIU_TBG_CR_B_TRIGPER_WIDTH               24u
#define SIU_TBG_CR_B_TRIGPER(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_B_TRIGPER_SHIFT))&SIU_TBG_CR_B_TRIGPER_MASK)
#define SIU_TBG_CR_B_CLKSEL_MASK                 0xC000000u
#define SIU_TBG_CR_B_CLKSEL_SHIFT                26u
#define SIU_TBG_CR_B_CLKSEL_WIDTH                2u
#define SIU_TBG_CR_B_CLKSEL(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_B_CLKSEL_SHIFT))&SIU_TBG_CR_B_CLKSEL_MASK)
#define SIU_TBG_CR_B_GEN_MASK                    0x80000000u
#define SIU_TBG_CR_B_GEN_SHIFT                   31u
#define SIU_TBG_CR_B_GEN_WIDTH                   1u
#define SIU_TBG_CR_B_GEN(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_TBG_CR_B_GEN_SHIFT))&SIU_TBG_CR_B_GEN_MASK)
/* ECCR Bit Fields */
#define SIU_ECCR_EBDF_MASK                       0x3u
#define SIU_ECCR_EBDF_SHIFT                      0u
#define SIU_ECCR_EBDF_WIDTH                      2u
#define SIU_ECCR_EBDF(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ECCR_EBDF_SHIFT))&SIU_ECCR_EBDF_MASK)
#define SIU_ECCR_EBTS_MASK                       0x8u
#define SIU_ECCR_EBTS_SHIFT                      3u
#define SIU_ECCR_EBTS_WIDTH                      1u
#define SIU_ECCR_EBTS(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ECCR_EBTS_SHIFT))&SIU_ECCR_EBTS_MASK)
#define SIU_ECCR_ECCS_MASK                       0x80u
#define SIU_ECCR_ECCS_SHIFT                      7u
#define SIU_ECCR_ECCS_WIDTH                      1u
#define SIU_ECCR_ECCS(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_ECCR_ECCS_SHIFT))&SIU_ECCR_ECCS_MASK)
#define SIU_ECCR_ENGDIV_MASK                     0xFF00u
#define SIU_ECCR_ENGDIV_SHIFT                    8u
#define SIU_ECCR_ENGDIV_WIDTH                    8u
#define SIU_ECCR_ENGDIV(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_ECCR_ENGDIV_SHIFT))&SIU_ECCR_ENGDIV_MASK)
/* SYSDIV Bit Fields */
#define SIU_SYSDIV_PCSEN_MASK                    0x1u
#define SIU_SYSDIV_PCSEN_SHIFT                   0u
#define SIU_SYSDIV_PCSEN_WIDTH                   1u
#define SIU_SYSDIV_PCSEN(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_PCSEN_SHIFT))&SIU_SYSDIV_PCSEN_MASK)
#define SIU_SYSDIV_SYSCLKDIV_MASK                0x1Cu
#define SIU_SYSDIV_SYSCLKDIV_SHIFT               2u
#define SIU_SYSDIV_SYSCLKDIV_WIDTH               3u
#define SIU_SYSDIV_SYSCLKDIV(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_SYSCLKDIV_SHIFT))&SIU_SYSDIV_SYSCLKDIV_MASK)
#define SIU_SYSDIV_ETPUDIV_MASK                  0x100u
#define SIU_SYSDIV_ETPUDIV_SHIFT                 8u
#define SIU_SYSDIV_ETPUDIV_WIDTH                 1u
#define SIU_SYSDIV_ETPUDIV(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_ETPUDIV_SHIFT))&SIU_SYSDIV_ETPUDIV_MASK)
#define SIU_SYSDIV_SYSCLKSEL_MASK                0x3000u
#define SIU_SYSDIV_SYSCLKSEL_SHIFT               12u
#define SIU_SYSDIV_SYSCLKSEL_WIDTH               2u
#define SIU_SYSDIV_SYSCLKSEL(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_SYSCLKSEL_SHIFT))&SIU_SYSDIV_SYSCLKSEL_MASK)
#define SIU_SYSDIV_MCANSEL_MASK                  0x8000u
#define SIU_SYSDIV_MCANSEL_SHIFT                 15u
#define SIU_SYSDIV_MCANSEL_WIDTH                 1u
#define SIU_SYSDIV_MCANSEL(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_MCANSEL_SHIFT))&SIU_SYSDIV_MCANSEL_MASK)
#define SIU_SYSDIV_PERDIV_MASK                   0x30000u
#define SIU_SYSDIV_PERDIV_SHIFT                  16u
#define SIU_SYSDIV_PERDIV_WIDTH                  2u
#define SIU_SYSDIV_PERDIV(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_PERDIV_SHIFT))&SIU_SYSDIV_PERDIV_MASK)
#define SIU_SYSDIV_FMPERDIV_MASK                 0x300000u
#define SIU_SYSDIV_FMPERDIV_SHIFT                20u
#define SIU_SYSDIV_FMPERDIV_WIDTH                2u
#define SIU_SYSDIV_FMPERDIV(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_FMPERDIV_SHIFT))&SIU_SYSDIV_FMPERDIV_MASK)
#define SIU_SYSDIV_PERCLKSEL_MASK                0x1000000u
#define SIU_SYSDIV_PERCLKSEL_SHIFT               24u
#define SIU_SYSDIV_PERCLKSEL_WIDTH               1u
#define SIU_SYSDIV_PERCLKSEL(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_PERCLKSEL_SHIFT))&SIU_SYSDIV_PERCLKSEL_MASK)
#define SIU_SYSDIV_PLL1SEL_MASK                  0x4000000u
#define SIU_SYSDIV_PLL1SEL_SHIFT                 26u
#define SIU_SYSDIV_PLL1SEL_WIDTH                 1u
#define SIU_SYSDIV_PLL1SEL(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_PLL1SEL_SHIFT))&SIU_SYSDIV_PLL1SEL_MASK)
#define SIU_SYSDIV_PLL0SEL_MASK                  0x10000000u
#define SIU_SYSDIV_PLL0SEL_SHIFT                 28u
#define SIU_SYSDIV_PLL0SEL_WIDTH                 1u
#define SIU_SYSDIV_PLL0SEL(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_PLL0SEL_SHIFT))&SIU_SYSDIV_PLL0SEL_MASK)
#define SIU_SYSDIV_LCK_MASK                      0x80000000u
#define SIU_SYSDIV_LCK_SHIFT                     31u
#define SIU_SYSDIV_LCK_WIDTH                     1u
#define SIU_SYSDIV_LCK(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_SYSDIV_LCK_SHIFT))&SIU_SYSDIV_LCK_MASK)
/* HLT1 Bit Fields */
#define SIU_HLT1_ESCIA_MASK                      0x1u
#define SIU_HLT1_ESCIA_SHIFT                     0u
#define SIU_HLT1_ESCIA_WIDTH                     1u
#define SIU_HLT1_ESCIA(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCIA_SHIFT))&SIU_HLT1_ESCIA_MASK)
#define SIU_HLT1_ESCIB_MASK                      0x2u
#define SIU_HLT1_ESCIB_SHIFT                     1u
#define SIU_HLT1_ESCIB_WIDTH                     1u
#define SIU_HLT1_ESCIB(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCIB_SHIFT))&SIU_HLT1_ESCIB_MASK)
#define SIU_HLT1_ESCIC_MASK                      0x4u
#define SIU_HLT1_ESCIC_SHIFT                     2u
#define SIU_HLT1_ESCIC_WIDTH                     1u
#define SIU_HLT1_ESCIC(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCIC_SHIFT))&SIU_HLT1_ESCIC_MASK)
#define SIU_HLT1_ESCID_MASK                      0x8u
#define SIU_HLT1_ESCID_SHIFT                     3u
#define SIU_HLT1_ESCID_WIDTH                     1u
#define SIU_HLT1_ESCID(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCID_SHIFT))&SIU_HLT1_ESCID_MASK)
#define SIU_HLT1_ESCIE_MASK                      0x10u
#define SIU_HLT1_ESCIE_SHIFT                     4u
#define SIU_HLT1_ESCIE_WIDTH                     1u
#define SIU_HLT1_ESCIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCIE_SHIFT))&SIU_HLT1_ESCIE_MASK)
#define SIU_HLT1_ESCIF_MASK                      0x20u
#define SIU_HLT1_ESCIF_SHIFT                     5u
#define SIU_HLT1_ESCIF_WIDTH                     1u
#define SIU_HLT1_ESCIF(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ESCIF_SHIFT))&SIU_HLT1_ESCIF_MASK)
#define SIU_HLT1_DSPIE_MASK                      0x80u
#define SIU_HLT1_DSPIE_SHIFT                     7u
#define SIU_HLT1_DSPIE_WIDTH                     1u
#define SIU_HLT1_DSPIE(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DSPIE_SHIFT))&SIU_HLT1_DSPIE_MASK)
#define SIU_HLT1_DSPIA_MASK                      0x100u
#define SIU_HLT1_DSPIA_SHIFT                     8u
#define SIU_HLT1_DSPIA_WIDTH                     1u
#define SIU_HLT1_DSPIA(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DSPIA_SHIFT))&SIU_HLT1_DSPIA_MASK)
#define SIU_HLT1_DSPIB_MASK                      0x200u
#define SIU_HLT1_DSPIB_SHIFT                     9u
#define SIU_HLT1_DSPIB_WIDTH                     1u
#define SIU_HLT1_DSPIB(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DSPIB_SHIFT))&SIU_HLT1_DSPIB_MASK)
#define SIU_HLT1_DSPIC_MASK                      0x400u
#define SIU_HLT1_DSPIC_SHIFT                     10u
#define SIU_HLT1_DSPIC_WIDTH                     1u
#define SIU_HLT1_DSPIC(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DSPIC_SHIFT))&SIU_HLT1_DSPIC_MASK)
#define SIU_HLT1_DSPID_MASK                      0x800u
#define SIU_HLT1_DSPID_SHIFT                     11u
#define SIU_HLT1_DSPID_WIDTH                     1u
#define SIU_HLT1_DSPID(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DSPID_SHIFT))&SIU_HLT1_DSPID_MASK)
#define SIU_HLT1_FLEXCANA_MASK                   0x1000u
#define SIU_HLT1_FLEXCANA_SHIFT                  12u
#define SIU_HLT1_FLEXCANA_WIDTH                  1u
#define SIU_HLT1_FLEXCANA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_FLEXCANA_SHIFT))&SIU_HLT1_FLEXCANA_MASK)
#define SIU_HLT1_FLEXCANB_MASK                   0x2000u
#define SIU_HLT1_FLEXCANB_SHIFT                  13u
#define SIU_HLT1_FLEXCANB_WIDTH                  1u
#define SIU_HLT1_FLEXCANB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_FLEXCANB_SHIFT))&SIU_HLT1_FLEXCANB_MASK)
#define SIU_HLT1_FLEXCANC_MASK                   0x4000u
#define SIU_HLT1_FLEXCANC_SHIFT                  14u
#define SIU_HLT1_FLEXCANC_WIDTH                  1u
#define SIU_HLT1_FLEXCANC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_FLEXCANC_SHIFT))&SIU_HLT1_FLEXCANC_MASK)
#define SIU_HLT1_FLEXCAND_MASK                   0x8000u
#define SIU_HLT1_FLEXCAND_SHIFT                  15u
#define SIU_HLT1_FLEXCAND_WIDTH                  1u
#define SIU_HLT1_FLEXCAND(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_FLEXCAND_SHIFT))&SIU_HLT1_FLEXCAND_MASK)
#define SIU_HLT1_PIT_MASK                        0x40000u
#define SIU_HLT1_PIT_SHIFT                       18u
#define SIU_HLT1_PIT_WIDTH                       1u
#define SIU_HLT1_PIT(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_PIT_SHIFT))&SIU_HLT1_PIT_MASK)
#define SIU_HLT1_EMIOS1_MASK                     0x80000u
#define SIU_HLT1_EMIOS1_SHIFT                    19u
#define SIU_HLT1_EMIOS1_WIDTH                    1u
#define SIU_HLT1_EMIOS1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_EMIOS1_SHIFT))&SIU_HLT1_EMIOS1_MASK)
#define SIU_HLT1_DECFIL_MASK                     0x100000u
#define SIU_HLT1_DECFIL_SHIFT                    20u
#define SIU_HLT1_DECFIL_WIDTH                    1u
#define SIU_HLT1_DECFIL(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_DECFIL_SHIFT))&SIU_HLT1_DECFIL_MASK)
#define SIU_HLT1_EMIOS0_MASK                     0x200000u
#define SIU_HLT1_EMIOS0_SHIFT                    21u
#define SIU_HLT1_EMIOS0_WIDTH                    1u
#define SIU_HLT1_EMIOS0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_EMIOS0_SHIFT))&SIU_HLT1_EMIOS0_MASK)
#define SIU_HLT1_EQADCA_MASK                     0x400000u
#define SIU_HLT1_EQADCA_SHIFT                    22u
#define SIU_HLT1_EQADCA_WIDTH                    1u
#define SIU_HLT1_EQADCA(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_EQADCA_SHIFT))&SIU_HLT1_EQADCA_MASK)
#define SIU_HLT1_EQADCB_MASK                     0x800000u
#define SIU_HLT1_EQADCB_SHIFT                    23u
#define SIU_HLT1_EQADCB_WIDTH                    1u
#define SIU_HLT1_EQADCB(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_EQADCB_SHIFT))&SIU_HLT1_EQADCB_MASK)
#define SIU_HLT1_EBI_MASK                        0x1000000u
#define SIU_HLT1_EBI_SHIFT                       24u
#define SIU_HLT1_EBI_WIDTH                       1u
#define SIU_HLT1_EBI(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_EBI_SHIFT))&SIU_HLT1_EBI_MASK)
#define SIU_HLT1_NPC_MASK                        0x2000000u
#define SIU_HLT1_NPC_SHIFT                       25u
#define SIU_HLT1_NPC_WIDTH                       1u
#define SIU_HLT1_NPC(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_NPC_SHIFT))&SIU_HLT1_NPC_MASK)
#define SIU_HLT1_ETPUA_MASK                      0x4000000u
#define SIU_HLT1_ETPUA_SHIFT                     26u
#define SIU_HLT1_ETPUA_WIDTH                     1u
#define SIU_HLT1_ETPUA(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ETPUA_SHIFT))&SIU_HLT1_ETPUA_MASK)
#define SIU_HLT1_ETPUC_MASK                      0x8000000u
#define SIU_HLT1_ETPUC_SHIFT                     27u
#define SIU_HLT1_ETPUC_WIDTH                     1u
#define SIU_HLT1_ETPUC(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_ETPUC_SHIFT))&SIU_HLT1_ETPUC_MASK)
#define SIU_HLT1_CSE_MASK                        0x10000000u
#define SIU_HLT1_CSE_SHIFT                       28u
#define SIU_HLT1_CSE_WIDTH                       1u
#define SIU_HLT1_CSE(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_CSE_SHIFT))&SIU_HLT1_CSE_MASK)
#define SIU_HLT1_CORE1_MASK                      0x40000000u
#define SIU_HLT1_CORE1_SHIFT                     30u
#define SIU_HLT1_CORE1_WIDTH                     1u
#define SIU_HLT1_CORE1(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_CORE1_SHIFT))&SIU_HLT1_CORE1_MASK)
#define SIU_HLT1_CORE0_MASK                      0x80000000u
#define SIU_HLT1_CORE0_SHIFT                     31u
#define SIU_HLT1_CORE0_WIDTH                     1u
#define SIU_HLT1_CORE0(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT1_CORE0_SHIFT))&SIU_HLT1_CORE0_MASK)
/* HLTACK1 Bit Fields */
#define SIU_HLTACK1_ESCIA_MASK                   0x1u
#define SIU_HLTACK1_ESCIA_SHIFT                  0u
#define SIU_HLTACK1_ESCIA_WIDTH                  1u
#define SIU_HLTACK1_ESCIA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCIA_SHIFT))&SIU_HLTACK1_ESCIA_MASK)
#define SIU_HLTACK1_ESCIB_MASK                   0x2u
#define SIU_HLTACK1_ESCIB_SHIFT                  1u
#define SIU_HLTACK1_ESCIB_WIDTH                  1u
#define SIU_HLTACK1_ESCIB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCIB_SHIFT))&SIU_HLTACK1_ESCIB_MASK)
#define SIU_HLTACK1_ESCIC_MASK                   0x4u
#define SIU_HLTACK1_ESCIC_SHIFT                  2u
#define SIU_HLTACK1_ESCIC_WIDTH                  1u
#define SIU_HLTACK1_ESCIC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCIC_SHIFT))&SIU_HLTACK1_ESCIC_MASK)
#define SIU_HLTACK1_ESCID_MASK                   0x8u
#define SIU_HLTACK1_ESCID_SHIFT                  3u
#define SIU_HLTACK1_ESCID_WIDTH                  1u
#define SIU_HLTACK1_ESCID(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCID_SHIFT))&SIU_HLTACK1_ESCID_MASK)
#define SIU_HLTACK1_ESCIE_MASK                   0x10u
#define SIU_HLTACK1_ESCIE_SHIFT                  4u
#define SIU_HLTACK1_ESCIE_WIDTH                  1u
#define SIU_HLTACK1_ESCIE(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCIE_SHIFT))&SIU_HLTACK1_ESCIE_MASK)
#define SIU_HLTACK1_ESCIF_MASK                   0x20u
#define SIU_HLTACK1_ESCIF_SHIFT                  5u
#define SIU_HLTACK1_ESCIF_WIDTH                  1u
#define SIU_HLTACK1_ESCIF(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ESCIF_SHIFT))&SIU_HLTACK1_ESCIF_MASK)
#define SIU_HLTACK1_DSPIE_MASK                   0x80u
#define SIU_HLTACK1_DSPIE_SHIFT                  7u
#define SIU_HLTACK1_DSPIE_WIDTH                  1u
#define SIU_HLTACK1_DSPIE(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DSPIE_SHIFT))&SIU_HLTACK1_DSPIE_MASK)
#define SIU_HLTACK1_DSPIA_MASK                   0x100u
#define SIU_HLTACK1_DSPIA_SHIFT                  8u
#define SIU_HLTACK1_DSPIA_WIDTH                  1u
#define SIU_HLTACK1_DSPIA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DSPIA_SHIFT))&SIU_HLTACK1_DSPIA_MASK)
#define SIU_HLTACK1_DSPIB_MASK                   0x200u
#define SIU_HLTACK1_DSPIB_SHIFT                  9u
#define SIU_HLTACK1_DSPIB_WIDTH                  1u
#define SIU_HLTACK1_DSPIB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DSPIB_SHIFT))&SIU_HLTACK1_DSPIB_MASK)
#define SIU_HLTACK1_DSPIC_MASK                   0x400u
#define SIU_HLTACK1_DSPIC_SHIFT                  10u
#define SIU_HLTACK1_DSPIC_WIDTH                  1u
#define SIU_HLTACK1_DSPIC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DSPIC_SHIFT))&SIU_HLTACK1_DSPIC_MASK)
#define SIU_HLTACK1_DSPID_MASK                   0x800u
#define SIU_HLTACK1_DSPID_SHIFT                  11u
#define SIU_HLTACK1_DSPID_WIDTH                  1u
#define SIU_HLTACK1_DSPID(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DSPID_SHIFT))&SIU_HLTACK1_DSPID_MASK)
#define SIU_HLTACK1_FLEXCANA_MASK                0x1000u
#define SIU_HLTACK1_FLEXCANA_SHIFT               12u
#define SIU_HLTACK1_FLEXCANA_WIDTH               1u
#define SIU_HLTACK1_FLEXCANA(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_FLEXCANA_SHIFT))&SIU_HLTACK1_FLEXCANA_MASK)
#define SIU_HLTACK1_FLEXCANB_MASK                0x2000u
#define SIU_HLTACK1_FLEXCANB_SHIFT               13u
#define SIU_HLTACK1_FLEXCANB_WIDTH               1u
#define SIU_HLTACK1_FLEXCANB(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_FLEXCANB_SHIFT))&SIU_HLTACK1_FLEXCANB_MASK)
#define SIU_HLTACK1_FLEXCANC_MASK                0x4000u
#define SIU_HLTACK1_FLEXCANC_SHIFT               14u
#define SIU_HLTACK1_FLEXCANC_WIDTH               1u
#define SIU_HLTACK1_FLEXCANC(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_FLEXCANC_SHIFT))&SIU_HLTACK1_FLEXCANC_MASK)
#define SIU_HLTACK1_FLEXCAND_MASK                0x8000u
#define SIU_HLTACK1_FLEXCAND_SHIFT               15u
#define SIU_HLTACK1_FLEXCAND_WIDTH               1u
#define SIU_HLTACK1_FLEXCAND(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_FLEXCAND_SHIFT))&SIU_HLTACK1_FLEXCAND_MASK)
#define SIU_HLTACK1_PIT_MASK                     0x40000u
#define SIU_HLTACK1_PIT_SHIFT                    18u
#define SIU_HLTACK1_PIT_WIDTH                    1u
#define SIU_HLTACK1_PIT(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_PIT_SHIFT))&SIU_HLTACK1_PIT_MASK)
#define SIU_HLTACK1_EMIOS1_MASK                  0x80000u
#define SIU_HLTACK1_EMIOS1_SHIFT                 19u
#define SIU_HLTACK1_EMIOS1_WIDTH                 1u
#define SIU_HLTACK1_EMIOS1(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_EMIOS1_SHIFT))&SIU_HLTACK1_EMIOS1_MASK)
#define SIU_HLTACK1_DECFIL_MASK                  0x100000u
#define SIU_HLTACK1_DECFIL_SHIFT                 20u
#define SIU_HLTACK1_DECFIL_WIDTH                 1u
#define SIU_HLTACK1_DECFIL(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_DECFIL_SHIFT))&SIU_HLTACK1_DECFIL_MASK)
#define SIU_HLTACK1_EMIOS0_MASK                  0x200000u
#define SIU_HLTACK1_EMIOS0_SHIFT                 21u
#define SIU_HLTACK1_EMIOS0_WIDTH                 1u
#define SIU_HLTACK1_EMIOS0(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_EMIOS0_SHIFT))&SIU_HLTACK1_EMIOS0_MASK)
#define SIU_HLTACK1_EQADCA_MASK                  0x400000u
#define SIU_HLTACK1_EQADCA_SHIFT                 22u
#define SIU_HLTACK1_EQADCA_WIDTH                 1u
#define SIU_HLTACK1_EQADCA(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_EQADCA_SHIFT))&SIU_HLTACK1_EQADCA_MASK)
#define SIU_HLTACK1_EQADCB_MASK                  0x800000u
#define SIU_HLTACK1_EQADCB_SHIFT                 23u
#define SIU_HLTACK1_EQADCB_WIDTH                 1u
#define SIU_HLTACK1_EQADCB(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_EQADCB_SHIFT))&SIU_HLTACK1_EQADCB_MASK)
#define SIU_HLTACK1_EBI_MASK                     0x1000000u
#define SIU_HLTACK1_EBI_SHIFT                    24u
#define SIU_HLTACK1_EBI_WIDTH                    1u
#define SIU_HLTACK1_EBI(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_EBI_SHIFT))&SIU_HLTACK1_EBI_MASK)
#define SIU_HLTACK1_NPC_MASK                     0x2000000u
#define SIU_HLTACK1_NPC_SHIFT                    25u
#define SIU_HLTACK1_NPC_WIDTH                    1u
#define SIU_HLTACK1_NPC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_NPC_SHIFT))&SIU_HLTACK1_NPC_MASK)
#define SIU_HLTACK1_ETPUA_MASK                   0x4000000u
#define SIU_HLTACK1_ETPUA_SHIFT                  26u
#define SIU_HLTACK1_ETPUA_WIDTH                  1u
#define SIU_HLTACK1_ETPUA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ETPUA_SHIFT))&SIU_HLTACK1_ETPUA_MASK)
#define SIU_HLTACK1_ETPUC_MASK                   0x8000000u
#define SIU_HLTACK1_ETPUC_SHIFT                  27u
#define SIU_HLTACK1_ETPUC_WIDTH                  1u
#define SIU_HLTACK1_ETPUC(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_ETPUC_SHIFT))&SIU_HLTACK1_ETPUC_MASK)
#define SIU_HLTACK1_CSE_MASK                     0x10000000u
#define SIU_HLTACK1_CSE_SHIFT                    28u
#define SIU_HLTACK1_CSE_WIDTH                    1u
#define SIU_HLTACK1_CSE(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_CSE_SHIFT))&SIU_HLTACK1_CSE_MASK)
#define SIU_HLTACK1_CORE1_MASK                   0x40000000u
#define SIU_HLTACK1_CORE1_SHIFT                  30u
#define SIU_HLTACK1_CORE1_WIDTH                  1u
#define SIU_HLTACK1_CORE1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_CORE1_SHIFT))&SIU_HLTACK1_CORE1_MASK)
#define SIU_HLTACK1_CORE0_MASK                   0x80000000u
#define SIU_HLTACK1_CORE0_SHIFT                  31u
#define SIU_HLTACK1_CORE0_WIDTH                  1u
#define SIU_HLTACK1_CORE0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK1_CORE0_SHIFT))&SIU_HLTACK1_CORE0_MASK)
/* RSTVEC0 Bit Fields */
#define SIU_RSTVEC0_VLE_MASK                     0x1u
#define SIU_RSTVEC0_VLE_SHIFT                    0u
#define SIU_RSTVEC0_VLE_WIDTH                    1u
#define SIU_RSTVEC0_VLE(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC0_VLE_SHIFT))&SIU_RSTVEC0_VLE_MASK)
#define SIU_RSTVEC0_RST_MASK                     0x2u
#define SIU_RSTVEC0_RST_SHIFT                    1u
#define SIU_RSTVEC0_RST_WIDTH                    1u
#define SIU_RSTVEC0_RST(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC0_RST_SHIFT))&SIU_RSTVEC0_RST_MASK)
#define SIU_RSTVEC0_RSTVEC_MASK                  0xFFFFFFFCu
#define SIU_RSTVEC0_RSTVEC_SHIFT                 2u
#define SIU_RSTVEC0_RSTVEC_WIDTH                 30u
#define SIU_RSTVEC0_RSTVEC(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC0_RSTVEC_SHIFT))&SIU_RSTVEC0_RSTVEC_MASK)
/* RSTVEC1 Bit Fields */
#define SIU_RSTVEC1_VLE_MASK                     0x1u
#define SIU_RSTVEC1_VLE_SHIFT                    0u
#define SIU_RSTVEC1_VLE_WIDTH                    1u
#define SIU_RSTVEC1_VLE(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC1_VLE_SHIFT))&SIU_RSTVEC1_VLE_MASK)
#define SIU_RSTVEC1_RST_MASK                     0x2u
#define SIU_RSTVEC1_RST_SHIFT                    1u
#define SIU_RSTVEC1_RST_WIDTH                    1u
#define SIU_RSTVEC1_RST(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC1_RST_SHIFT))&SIU_RSTVEC1_RST_MASK)
#define SIU_RSTVEC1_RSTVEC_MASK                  0xFFFFFFFCu
#define SIU_RSTVEC1_RSTVEC_SHIFT                 2u
#define SIU_RSTVEC1_RSTVEC_WIDTH                 30u
#define SIU_RSTVEC1_RSTVEC(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_RSTVEC1_RSTVEC_SHIFT))&SIU_RSTVEC1_RSTVEC_MASK)
/* C0PID Bit Fields */
#define SIU_C0PID_EXT_PID_MASK                   0x3u
#define SIU_C0PID_EXT_PID_SHIFT                  0u
#define SIU_C0PID_EXT_PID_WIDTH                  2u
#define SIU_C0PID_EXT_PID(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_C0PID_EXT_PID_SHIFT))&SIU_C0PID_EXT_PID_MASK)
#define SIU_C0PID_EXT_PID_SYNC_MASK              0x40000000u
#define SIU_C0PID_EXT_PID_SYNC_SHIFT             30u
#define SIU_C0PID_EXT_PID_SYNC_WIDTH             1u
#define SIU_C0PID_EXT_PID_SYNC(x)                (((uint32_t)(((uint32_t)(x))<<SIU_C0PID_EXT_PID_SYNC_SHIFT))&SIU_C0PID_EXT_PID_SYNC_MASK)
#define SIU_C0PID_EXT_PID_EN_MASK                0x80000000u
#define SIU_C0PID_EXT_PID_EN_SHIFT               31u
#define SIU_C0PID_EXT_PID_EN_WIDTH               1u
#define SIU_C0PID_EXT_PID_EN(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_C0PID_EXT_PID_EN_SHIFT))&SIU_C0PID_EXT_PID_EN_MASK)
/* C1PID Bit Fields */
#define SIU_C1PID_EXT_PID_MASK                   0x3u
#define SIU_C1PID_EXT_PID_SHIFT                  0u
#define SIU_C1PID_EXT_PID_WIDTH                  2u
#define SIU_C1PID_EXT_PID(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_C1PID_EXT_PID_SHIFT))&SIU_C1PID_EXT_PID_MASK)
#define SIU_C1PID_EXT_PID_SYNC_MASK              0x40000000u
#define SIU_C1PID_EXT_PID_SYNC_SHIFT             30u
#define SIU_C1PID_EXT_PID_SYNC_WIDTH             1u
#define SIU_C1PID_EXT_PID_SYNC(x)                (((uint32_t)(((uint32_t)(x))<<SIU_C1PID_EXT_PID_SYNC_SHIFT))&SIU_C1PID_EXT_PID_SYNC_MASK)
#define SIU_C1PID_EXT_PID_EN_MASK                0x80000000u
#define SIU_C1PID_EXT_PID_EN_SHIFT               31u
#define SIU_C1PID_EXT_PID_EN_WIDTH               1u
#define SIU_C1PID_EXT_PID_EN(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_C1PID_EXT_PID_EN_SHIFT))&SIU_C1PID_EXT_PID_EN_MASK)
/* HLT2 Bit Fields */
#define SIU_HLT2_MCANA_MASK                      0x1u
#define SIU_HLT2_MCANA_SHIFT                     0u
#define SIU_HLT2_MCANA_WIDTH                     1u
#define SIU_HLT2_MCANA(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_MCANA_SHIFT))&SIU_HLT2_MCANA_MASK)
#define SIU_HLT2_MCANB_MASK                      0x2u
#define SIU_HLT2_MCANB_SHIFT                     1u
#define SIU_HLT2_MCANB_WIDTH                     1u
#define SIU_HLT2_MCANB(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_MCANB_SHIFT))&SIU_HLT2_MCANB_MASK)
#define SIU_HLT2_PSI5A_MASK                      0x10u
#define SIU_HLT2_PSI5A_SHIFT                     4u
#define SIU_HLT2_PSI5A_WIDTH                     1u
#define SIU_HLT2_PSI5A(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_PSI5A_SHIFT))&SIU_HLT2_PSI5A_MASK)
#define SIU_HLT2_PSI5B_MASK                      0x20u
#define SIU_HLT2_PSI5B_SHIFT                     5u
#define SIU_HLT2_PSI5B_WIDTH                     1u
#define SIU_HLT2_PSI5B(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_PSI5B_SHIFT))&SIU_HLT2_PSI5B_MASK)
#define SIU_HLT2_SRX0_MASK                       0x100u
#define SIU_HLT2_SRX0_SHIFT                      8u
#define SIU_HLT2_SRX0_WIDTH                      1u
#define SIU_HLT2_SRX0(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SRX0_SHIFT))&SIU_HLT2_SRX0_MASK)
#define SIU_HLT2_SRX1_MASK                       0x200u
#define SIU_HLT2_SRX1_SHIFT                      9u
#define SIU_HLT2_SRX1_WIDTH                      1u
#define SIU_HLT2_SRX1(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SRX1_SHIFT))&SIU_HLT2_SRX1_MASK)
#define SIU_HLT2_STCU_MASK                       0x2000u
#define SIU_HLT2_STCU_SHIFT                      13u
#define SIU_HLT2_STCU_WIDTH                      1u
#define SIU_HLT2_STCU(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_STCU_SHIFT))&SIU_HLT2_STCU_MASK)
#define SIU_HLT2_CRC_MASK                        0x4000u
#define SIU_HLT2_CRC_SHIFT                       14u
#define SIU_HLT2_CRC_WIDTH                       1u
#define SIU_HLT2_CRC(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_CRC_SHIFT))&SIU_HLT2_CRC_MASK)
#define SIU_HLT2_SIPI_MASK                       0x8000u
#define SIU_HLT2_SIPI_SHIFT                      15u
#define SIU_HLT2_SIPI_WIDTH                      1u
#define SIU_HLT2_SIPI(x)                         (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SIPI_SHIFT))&SIU_HLT2_SIPI_MASK)
#define SIU_HLT2_SDA_MASK                        0x10000u
#define SIU_HLT2_SDA_SHIFT                       16u
#define SIU_HLT2_SDA_WIDTH                       1u
#define SIU_HLT2_SDA(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SDA_SHIFT))&SIU_HLT2_SDA_MASK)
#define SIU_HLT2_SDB_MASK                        0x20000u
#define SIU_HLT2_SDB_SHIFT                       17u
#define SIU_HLT2_SDB_WIDTH                       1u
#define SIU_HLT2_SDB(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SDB_SHIFT))&SIU_HLT2_SDB_MASK)
#define SIU_HLT2_SDC_MASK                        0x40000u
#define SIU_HLT2_SDC_SHIFT                       18u
#define SIU_HLT2_SDC_WIDTH                       1u
#define SIU_HLT2_SDC(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SDC_SHIFT))&SIU_HLT2_SDC_MASK)
#define SIU_HLT2_SDD_MASK                        0x80000u
#define SIU_HLT2_SDD_SHIFT                       19u
#define SIU_HLT2_SDD_WIDTH                       1u
#define SIU_HLT2_SDD(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_SDD_SHIFT))&SIU_HLT2_SDD_MASK)
#define SIU_HLT2_FEC_MASK                        0x80000000u
#define SIU_HLT2_FEC_SHIFT                       31u
#define SIU_HLT2_FEC_WIDTH                       1u
#define SIU_HLT2_FEC(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_HLT2_FEC_SHIFT))&SIU_HLT2_FEC_MASK)
/* HLTACK2 Bit Fields */
#define SIU_HLTACK2_MCANA_MASK                   0x1u
#define SIU_HLTACK2_MCANA_SHIFT                  0u
#define SIU_HLTACK2_MCANA_WIDTH                  1u
#define SIU_HLTACK2_MCANA(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_MCANA_SHIFT))&SIU_HLTACK2_MCANA_MASK)
#define SIU_HLTACK2_MCANB_MASK                   0x2u
#define SIU_HLTACK2_MCANB_SHIFT                  1u
#define SIU_HLTACK2_MCANB_WIDTH                  1u
#define SIU_HLTACK2_MCANB(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_MCANB_SHIFT))&SIU_HLTACK2_MCANB_MASK)
#define SIU_HLTACK2_PSI5A_MASK                   0x10u
#define SIU_HLTACK2_PSI5A_SHIFT                  4u
#define SIU_HLTACK2_PSI5A_WIDTH                  1u
#define SIU_HLTACK2_PSI5A(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_PSI5A_SHIFT))&SIU_HLTACK2_PSI5A_MASK)
#define SIU_HLTACK2_PSI5B_MASK                   0x20u
#define SIU_HLTACK2_PSI5B_SHIFT                  5u
#define SIU_HLTACK2_PSI5B_WIDTH                  1u
#define SIU_HLTACK2_PSI5B(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_PSI5B_SHIFT))&SIU_HLTACK2_PSI5B_MASK)
#define SIU_HLTACK2_SRX0_MASK                    0x100u
#define SIU_HLTACK2_SRX0_SHIFT                   8u
#define SIU_HLTACK2_SRX0_WIDTH                   1u
#define SIU_HLTACK2_SRX0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SRX0_SHIFT))&SIU_HLTACK2_SRX0_MASK)
#define SIU_HLTACK2_SRX1_MASK                    0x200u
#define SIU_HLTACK2_SRX1_SHIFT                   9u
#define SIU_HLTACK2_SRX1_WIDTH                   1u
#define SIU_HLTACK2_SRX1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SRX1_SHIFT))&SIU_HLTACK2_SRX1_MASK)
#define SIU_HLTACK2_STCU_MASK                    0x2000u
#define SIU_HLTACK2_STCU_SHIFT                   13u
#define SIU_HLTACK2_STCU_WIDTH                   1u
#define SIU_HLTACK2_STCU(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_STCU_SHIFT))&SIU_HLTACK2_STCU_MASK)
#define SIU_HLTACK2_CRC_MASK                     0x4000u
#define SIU_HLTACK2_CRC_SHIFT                    14u
#define SIU_HLTACK2_CRC_WIDTH                    1u
#define SIU_HLTACK2_CRC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_CRC_SHIFT))&SIU_HLTACK2_CRC_MASK)
#define SIU_HLTACK2_SIPI_MASK                    0x8000u
#define SIU_HLTACK2_SIPI_SHIFT                   15u
#define SIU_HLTACK2_SIPI_WIDTH                   1u
#define SIU_HLTACK2_SIPI(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SIPI_SHIFT))&SIU_HLTACK2_SIPI_MASK)
#define SIU_HLTACK2_SDA_MASK                     0x10000u
#define SIU_HLTACK2_SDA_SHIFT                    16u
#define SIU_HLTACK2_SDA_WIDTH                    1u
#define SIU_HLTACK2_SDA(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SDA_SHIFT))&SIU_HLTACK2_SDA_MASK)
#define SIU_HLTACK2_SDB_MASK                     0x20000u
#define SIU_HLTACK2_SDB_SHIFT                    17u
#define SIU_HLTACK2_SDB_WIDTH                    1u
#define SIU_HLTACK2_SDB(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SDB_SHIFT))&SIU_HLTACK2_SDB_MASK)
#define SIU_HLTACK2_SDC_MASK                     0x40000u
#define SIU_HLTACK2_SDC_SHIFT                    18u
#define SIU_HLTACK2_SDC_WIDTH                    1u
#define SIU_HLTACK2_SDC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SDC_SHIFT))&SIU_HLTACK2_SDC_MASK)
#define SIU_HLTACK2_SDD_MASK                     0x80000u
#define SIU_HLTACK2_SDD_SHIFT                    19u
#define SIU_HLTACK2_SDD_WIDTH                    1u
#define SIU_HLTACK2_SDD(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_SDD_SHIFT))&SIU_HLTACK2_SDD_MASK)
#define SIU_HLTACK2_FEC_MASK                     0x80000000u
#define SIU_HLTACK2_FEC_SHIFT                    31u
#define SIU_HLTACK2_FEC_WIDTH                    1u
#define SIU_HLTACK2_FEC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_HLTACK2_FEC_SHIFT))&SIU_HLTACK2_FEC_MASK)
/* SDCLKCFG Bit Fields */
#define SIU_SDCLKCFG_SDDIV_MASK                  0x7Fu
#define SIU_SDCLKCFG_SDDIV_SHIFT                 0u
#define SIU_SDCLKCFG_SDDIV_WIDTH                 7u
#define SIU_SDCLKCFG_SDDIV(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_SDCLKCFG_SDDIV_SHIFT))&SIU_SDCLKCFG_SDDIV_MASK)
#define SIU_SDCLKCFG_LCK_MASK                    0x80000000u
#define SIU_SDCLKCFG_LCK_SHIFT                   31u
#define SIU_SDCLKCFG_LCK_WIDTH                   1u
#define SIU_SDCLKCFG_LCK(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_SDCLKCFG_LCK_SHIFT))&SIU_SDCLKCFG_LCK_MASK)
/* LFCLKCFG Bit Fields */
#define SIU_LFCLKCFG_LFDIV_MASK                  0x7Fu
#define SIU_LFCLKCFG_LFDIV_SHIFT                 0u
#define SIU_LFCLKCFG_LFDIV_WIDTH                 7u
#define SIU_LFCLKCFG_LFDIV(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_LFCLKCFG_LFDIV_SHIFT))&SIU_LFCLKCFG_LFDIV_MASK)
#define SIU_LFCLKCFG_LFCLKSEL_MASK               0x3000u
#define SIU_LFCLKCFG_LFCLKSEL_SHIFT              12u
#define SIU_LFCLKCFG_LFCLKSEL_WIDTH              2u
#define SIU_LFCLKCFG_LFCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_LFCLKCFG_LFCLKSEL_SHIFT))&SIU_LFCLKCFG_LFCLKSEL_MASK)
#define SIU_LFCLKCFG_LCK_MASK                    0x80000000u
#define SIU_LFCLKCFG_LCK_SHIFT                   31u
#define SIU_LFCLKCFG_LCK_WIDTH                   1u
#define SIU_LFCLKCFG_LCK(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_LFCLKCFG_LCK_SHIFT))&SIU_LFCLKCFG_LCK_MASK)
/* PSCLKCFG Bit Fields */
#define SIU_PSCLKCFG_PSDIV1M_MASK                0x3FFu
#define SIU_PSCLKCFG_PSDIV1M_SHIFT               0u
#define SIU_PSCLKCFG_PSDIV1M_WIDTH               10u
#define SIU_PSCLKCFG_PSDIV1M(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_PSCLKCFG_PSDIV1M_SHIFT))&SIU_PSCLKCFG_PSDIV1M_MASK)
#define SIU_PSCLKCFG_PSDIV_MASK                  0xFF0000u
#define SIU_PSCLKCFG_PSDIV_SHIFT                 16u
#define SIU_PSCLKCFG_PSDIV_WIDTH                 8u
#define SIU_PSCLKCFG_PSDIV(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_PSCLKCFG_PSDIV_SHIFT))&SIU_PSCLKCFG_PSDIV_MASK)
#define SIU_PSCLKCFG_LCK_MASK                    0x80000000u
#define SIU_PSCLKCFG_LCK_SHIFT                   31u
#define SIU_PSCLKCFG_LCK_WIDTH                   1u
#define SIU_PSCLKCFG_LCK(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PSCLKCFG_LCK_SHIFT))&SIU_PSCLKCFG_LCK_MASK)
/* RCR Bit Fields */
#define SIU_RCR_RET_MASK                         0xFu
#define SIU_RCR_RET_SHIFT                        0u
#define SIU_RCR_RET_WIDTH                        4u
#define SIU_RCR_RET(x)                           (((uint32_t)(((uint32_t)(x))<<SIU_RCR_RET_SHIFT))&SIU_RCR_RET_MASK)
/* LOCKSTEP Bit Fields */
#define SIU_LOCKSTEP_LSE_MASK                    0x1u
#define SIU_LOCKSTEP_LSE_SHIFT                   0u
#define SIU_LOCKSTEP_LSE_WIDTH                   1u
#define SIU_LOCKSTEP_LSE(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_LOCKSTEP_LSE_SHIFT))&SIU_LOCKSTEP_LSE_MASK)
/* PCSER Bit Fields */
#define SIU_PCSER_PCSE_MASK                      0x1u
#define SIU_PCSER_PCSE_SHIFT                     0u
#define SIU_PCSER_PCSE_WIDTH                     1u
#define SIU_PCSER_PCSE(x)                        (((uint32_t)(((uint32_t)(x))<<SIU_PCSER_PCSE_SHIFT))&SIU_PCSER_PCSE_MASK)
/* PCSIFR Bit Fields */
#define SIU_PCSIFR_PCSI_MASK                     0x1u
#define SIU_PCSIFR_PCSI_SHIFT                    0u
#define SIU_PCSIFR_PCSI_WIDTH                    1u
#define SIU_PCSIFR_PCSI(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_PCSIFR_PCSI_SHIFT))&SIU_PCSIFR_PCSI_MASK)
#define SIU_PCSIFR_PCSMS_MASK                    0x6u
#define SIU_PCSIFR_PCSMS_SHIFT                   1u
#define SIU_PCSIFR_PCSMS_WIDTH                   2u
#define SIU_PCSIFR_PCSMS(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PCSIFR_PCSMS_SHIFT))&SIU_PCSIFR_PCSMS_MASK)
/* FECCR Bit Fields */
#define SIU_FECCR_FM_MASK                        0x1u
#define SIU_FECCR_FM_SHIFT                       0u
#define SIU_FECCR_FM_WIDTH                       1u
#define SIU_FECCR_FM(x)                          (((uint32_t)(((uint32_t)(x))<<SIU_FECCR_FM_SHIFT))&SIU_FECCR_FM_MASK)
/* ECCEIR Bit Fields */
#define SIU_ECCEIR_CHKINVM_MASK                  0x7Fu
#define SIU_ECCEIR_CHKINVM_SHIFT                 0u
#define SIU_ECCEIR_CHKINVM_WIDTH                 7u
#define SIU_ECCEIR_CHKINVM(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ECCEIR_CHKINVM_SHIFT))&SIU_ECCEIR_CHKINVM_MASK)
#define SIU_ECCEIR_INVC_MASK                     0x80u
#define SIU_ECCEIR_INVC_SHIFT                    7u
#define SIU_ECCEIR_INVC_WIDTH                    1u
#define SIU_ECCEIR_INVC(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_ECCEIR_INVC_SHIFT))&SIU_ECCEIR_INVC_MASK)
/* PGPDO Bit Fields */
#define SIU_PGPDO_PGPDO31_MASK                   0x1u
#define SIU_PGPDO_PGPDO31_SHIFT                  0u
#define SIU_PGPDO_PGPDO31_WIDTH                  1u
#define SIU_PGPDO_PGPDO31(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO31_SHIFT))&SIU_PGPDO_PGPDO31_MASK)
#define SIU_PGPDO_PGPDO30_MASK                   0x2u
#define SIU_PGPDO_PGPDO30_SHIFT                  1u
#define SIU_PGPDO_PGPDO30_WIDTH                  1u
#define SIU_PGPDO_PGPDO30(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO30_SHIFT))&SIU_PGPDO_PGPDO30_MASK)
#define SIU_PGPDO_PGPDO29_MASK                   0x4u
#define SIU_PGPDO_PGPDO29_SHIFT                  2u
#define SIU_PGPDO_PGPDO29_WIDTH                  1u
#define SIU_PGPDO_PGPDO29(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO29_SHIFT))&SIU_PGPDO_PGPDO29_MASK)
#define SIU_PGPDO_PGPDO28_MASK                   0x8u
#define SIU_PGPDO_PGPDO28_SHIFT                  3u
#define SIU_PGPDO_PGPDO28_WIDTH                  1u
#define SIU_PGPDO_PGPDO28(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO28_SHIFT))&SIU_PGPDO_PGPDO28_MASK)
#define SIU_PGPDO_PGPDO27_MASK                   0x10u
#define SIU_PGPDO_PGPDO27_SHIFT                  4u
#define SIU_PGPDO_PGPDO27_WIDTH                  1u
#define SIU_PGPDO_PGPDO27(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO27_SHIFT))&SIU_PGPDO_PGPDO27_MASK)
#define SIU_PGPDO_PGPDO26_MASK                   0x20u
#define SIU_PGPDO_PGPDO26_SHIFT                  5u
#define SIU_PGPDO_PGPDO26_WIDTH                  1u
#define SIU_PGPDO_PGPDO26(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO26_SHIFT))&SIU_PGPDO_PGPDO26_MASK)
#define SIU_PGPDO_PGPDO25_MASK                   0x40u
#define SIU_PGPDO_PGPDO25_SHIFT                  6u
#define SIU_PGPDO_PGPDO25_WIDTH                  1u
#define SIU_PGPDO_PGPDO25(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO25_SHIFT))&SIU_PGPDO_PGPDO25_MASK)
#define SIU_PGPDO_PGPDO24_MASK                   0x80u
#define SIU_PGPDO_PGPDO24_SHIFT                  7u
#define SIU_PGPDO_PGPDO24_WIDTH                  1u
#define SIU_PGPDO_PGPDO24(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO24_SHIFT))&SIU_PGPDO_PGPDO24_MASK)
#define SIU_PGPDO_PGPDO23_MASK                   0x100u
#define SIU_PGPDO_PGPDO23_SHIFT                  8u
#define SIU_PGPDO_PGPDO23_WIDTH                  1u
#define SIU_PGPDO_PGPDO23(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO23_SHIFT))&SIU_PGPDO_PGPDO23_MASK)
#define SIU_PGPDO_PGPDO22_MASK                   0x200u
#define SIU_PGPDO_PGPDO22_SHIFT                  9u
#define SIU_PGPDO_PGPDO22_WIDTH                  1u
#define SIU_PGPDO_PGPDO22(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO22_SHIFT))&SIU_PGPDO_PGPDO22_MASK)
#define SIU_PGPDO_PGPDO21_MASK                   0x400u
#define SIU_PGPDO_PGPDO21_SHIFT                  10u
#define SIU_PGPDO_PGPDO21_WIDTH                  1u
#define SIU_PGPDO_PGPDO21(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO21_SHIFT))&SIU_PGPDO_PGPDO21_MASK)
#define SIU_PGPDO_PGPDO20_MASK                   0x800u
#define SIU_PGPDO_PGPDO20_SHIFT                  11u
#define SIU_PGPDO_PGPDO20_WIDTH                  1u
#define SIU_PGPDO_PGPDO20(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO20_SHIFT))&SIU_PGPDO_PGPDO20_MASK)
#define SIU_PGPDO_PGPDO19_MASK                   0x1000u
#define SIU_PGPDO_PGPDO19_SHIFT                  12u
#define SIU_PGPDO_PGPDO19_WIDTH                  1u
#define SIU_PGPDO_PGPDO19(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO19_SHIFT))&SIU_PGPDO_PGPDO19_MASK)
#define SIU_PGPDO_PGPDO18_MASK                   0x2000u
#define SIU_PGPDO_PGPDO18_SHIFT                  13u
#define SIU_PGPDO_PGPDO18_WIDTH                  1u
#define SIU_PGPDO_PGPDO18(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO18_SHIFT))&SIU_PGPDO_PGPDO18_MASK)
#define SIU_PGPDO_PGPDO17_MASK                   0x4000u
#define SIU_PGPDO_PGPDO17_SHIFT                  14u
#define SIU_PGPDO_PGPDO17_WIDTH                  1u
#define SIU_PGPDO_PGPDO17(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO17_SHIFT))&SIU_PGPDO_PGPDO17_MASK)
#define SIU_PGPDO_PGPDO16_MASK                   0x8000u
#define SIU_PGPDO_PGPDO16_SHIFT                  15u
#define SIU_PGPDO_PGPDO16_WIDTH                  1u
#define SIU_PGPDO_PGPDO16(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO16_SHIFT))&SIU_PGPDO_PGPDO16_MASK)
#define SIU_PGPDO_PGPDO15_MASK                   0x10000u
#define SIU_PGPDO_PGPDO15_SHIFT                  16u
#define SIU_PGPDO_PGPDO15_WIDTH                  1u
#define SIU_PGPDO_PGPDO15(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO15_SHIFT))&SIU_PGPDO_PGPDO15_MASK)
#define SIU_PGPDO_PGPDO14_MASK                   0x20000u
#define SIU_PGPDO_PGPDO14_SHIFT                  17u
#define SIU_PGPDO_PGPDO14_WIDTH                  1u
#define SIU_PGPDO_PGPDO14(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO14_SHIFT))&SIU_PGPDO_PGPDO14_MASK)
#define SIU_PGPDO_PGPDO13_MASK                   0x40000u
#define SIU_PGPDO_PGPDO13_SHIFT                  18u
#define SIU_PGPDO_PGPDO13_WIDTH                  1u
#define SIU_PGPDO_PGPDO13(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO13_SHIFT))&SIU_PGPDO_PGPDO13_MASK)
#define SIU_PGPDO_PGPDO12_MASK                   0x80000u
#define SIU_PGPDO_PGPDO12_SHIFT                  19u
#define SIU_PGPDO_PGPDO12_WIDTH                  1u
#define SIU_PGPDO_PGPDO12(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO12_SHIFT))&SIU_PGPDO_PGPDO12_MASK)
#define SIU_PGPDO_PGPDO11_MASK                   0x100000u
#define SIU_PGPDO_PGPDO11_SHIFT                  20u
#define SIU_PGPDO_PGPDO11_WIDTH                  1u
#define SIU_PGPDO_PGPDO11(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO11_SHIFT))&SIU_PGPDO_PGPDO11_MASK)
#define SIU_PGPDO_PGPDO10_MASK                   0x200000u
#define SIU_PGPDO_PGPDO10_SHIFT                  21u
#define SIU_PGPDO_PGPDO10_WIDTH                  1u
#define SIU_PGPDO_PGPDO10(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO10_SHIFT))&SIU_PGPDO_PGPDO10_MASK)
#define SIU_PGPDO_PGPDO9_MASK                    0x400000u
#define SIU_PGPDO_PGPDO9_SHIFT                   22u
#define SIU_PGPDO_PGPDO9_WIDTH                   1u
#define SIU_PGPDO_PGPDO9(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO9_SHIFT))&SIU_PGPDO_PGPDO9_MASK)
#define SIU_PGPDO_PGPDO8_MASK                    0x800000u
#define SIU_PGPDO_PGPDO8_SHIFT                   23u
#define SIU_PGPDO_PGPDO8_WIDTH                   1u
#define SIU_PGPDO_PGPDO8(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO8_SHIFT))&SIU_PGPDO_PGPDO8_MASK)
#define SIU_PGPDO_PGPDO7_MASK                    0x1000000u
#define SIU_PGPDO_PGPDO7_SHIFT                   24u
#define SIU_PGPDO_PGPDO7_WIDTH                   1u
#define SIU_PGPDO_PGPDO7(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO7_SHIFT))&SIU_PGPDO_PGPDO7_MASK)
#define SIU_PGPDO_PGPDO6_MASK                    0x2000000u
#define SIU_PGPDO_PGPDO6_SHIFT                   25u
#define SIU_PGPDO_PGPDO6_WIDTH                   1u
#define SIU_PGPDO_PGPDO6(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO6_SHIFT))&SIU_PGPDO_PGPDO6_MASK)
#define SIU_PGPDO_PGPDO5_MASK                    0x4000000u
#define SIU_PGPDO_PGPDO5_SHIFT                   26u
#define SIU_PGPDO_PGPDO5_WIDTH                   1u
#define SIU_PGPDO_PGPDO5(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO5_SHIFT))&SIU_PGPDO_PGPDO5_MASK)
#define SIU_PGPDO_PGPDO4_MASK                    0x8000000u
#define SIU_PGPDO_PGPDO4_SHIFT                   27u
#define SIU_PGPDO_PGPDO4_WIDTH                   1u
#define SIU_PGPDO_PGPDO4(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO4_SHIFT))&SIU_PGPDO_PGPDO4_MASK)
#define SIU_PGPDO_PGPDO3_MASK                    0x10000000u
#define SIU_PGPDO_PGPDO3_SHIFT                   28u
#define SIU_PGPDO_PGPDO3_WIDTH                   1u
#define SIU_PGPDO_PGPDO3(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO3_SHIFT))&SIU_PGPDO_PGPDO3_MASK)
#define SIU_PGPDO_PGPDO2_MASK                    0x20000000u
#define SIU_PGPDO_PGPDO2_SHIFT                   29u
#define SIU_PGPDO_PGPDO2_WIDTH                   1u
#define SIU_PGPDO_PGPDO2(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO2_SHIFT))&SIU_PGPDO_PGPDO2_MASK)
#define SIU_PGPDO_PGPDO1_MASK                    0x40000000u
#define SIU_PGPDO_PGPDO1_SHIFT                   30u
#define SIU_PGPDO_PGPDO1_WIDTH                   1u
#define SIU_PGPDO_PGPDO1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO1_SHIFT))&SIU_PGPDO_PGPDO1_MASK)
#define SIU_PGPDO_PGPDO0_MASK                    0x80000000u
#define SIU_PGPDO_PGPDO0_SHIFT                   31u
#define SIU_PGPDO_PGPDO0_WIDTH                   1u
#define SIU_PGPDO_PGPDO0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDO_PGPDO0_SHIFT))&SIU_PGPDO_PGPDO0_MASK)
/* PGPDI Bit Fields */
#define SIU_PGPDI_PGPDI31_MASK                   0x1u
#define SIU_PGPDI_PGPDI31_SHIFT                  0u
#define SIU_PGPDI_PGPDI31_WIDTH                  1u
#define SIU_PGPDI_PGPDI31(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI31_SHIFT))&SIU_PGPDI_PGPDI31_MASK)
#define SIU_PGPDI_PGPDI30_MASK                   0x2u
#define SIU_PGPDI_PGPDI30_SHIFT                  1u
#define SIU_PGPDI_PGPDI30_WIDTH                  1u
#define SIU_PGPDI_PGPDI30(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI30_SHIFT))&SIU_PGPDI_PGPDI30_MASK)
#define SIU_PGPDI_PGPDI29_MASK                   0x4u
#define SIU_PGPDI_PGPDI29_SHIFT                  2u
#define SIU_PGPDI_PGPDI29_WIDTH                  1u
#define SIU_PGPDI_PGPDI29(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI29_SHIFT))&SIU_PGPDI_PGPDI29_MASK)
#define SIU_PGPDI_PGPDI28_MASK                   0x8u
#define SIU_PGPDI_PGPDI28_SHIFT                  3u
#define SIU_PGPDI_PGPDI28_WIDTH                  1u
#define SIU_PGPDI_PGPDI28(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI28_SHIFT))&SIU_PGPDI_PGPDI28_MASK)
#define SIU_PGPDI_PGPDI27_MASK                   0x10u
#define SIU_PGPDI_PGPDI27_SHIFT                  4u
#define SIU_PGPDI_PGPDI27_WIDTH                  1u
#define SIU_PGPDI_PGPDI27(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI27_SHIFT))&SIU_PGPDI_PGPDI27_MASK)
#define SIU_PGPDI_PGPDI26_MASK                   0x20u
#define SIU_PGPDI_PGPDI26_SHIFT                  5u
#define SIU_PGPDI_PGPDI26_WIDTH                  1u
#define SIU_PGPDI_PGPDI26(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI26_SHIFT))&SIU_PGPDI_PGPDI26_MASK)
#define SIU_PGPDI_PGPDI25_MASK                   0x40u
#define SIU_PGPDI_PGPDI25_SHIFT                  6u
#define SIU_PGPDI_PGPDI25_WIDTH                  1u
#define SIU_PGPDI_PGPDI25(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI25_SHIFT))&SIU_PGPDI_PGPDI25_MASK)
#define SIU_PGPDI_PGPDI24_MASK                   0x80u
#define SIU_PGPDI_PGPDI24_SHIFT                  7u
#define SIU_PGPDI_PGPDI24_WIDTH                  1u
#define SIU_PGPDI_PGPDI24(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI24_SHIFT))&SIU_PGPDI_PGPDI24_MASK)
#define SIU_PGPDI_PGPDI23_MASK                   0x100u
#define SIU_PGPDI_PGPDI23_SHIFT                  8u
#define SIU_PGPDI_PGPDI23_WIDTH                  1u
#define SIU_PGPDI_PGPDI23(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI23_SHIFT))&SIU_PGPDI_PGPDI23_MASK)
#define SIU_PGPDI_PGPDI22_MASK                   0x200u
#define SIU_PGPDI_PGPDI22_SHIFT                  9u
#define SIU_PGPDI_PGPDI22_WIDTH                  1u
#define SIU_PGPDI_PGPDI22(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI22_SHIFT))&SIU_PGPDI_PGPDI22_MASK)
#define SIU_PGPDI_PGPDI21_MASK                   0x400u
#define SIU_PGPDI_PGPDI21_SHIFT                  10u
#define SIU_PGPDI_PGPDI21_WIDTH                  1u
#define SIU_PGPDI_PGPDI21(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI21_SHIFT))&SIU_PGPDI_PGPDI21_MASK)
#define SIU_PGPDI_PGPDI20_MASK                   0x800u
#define SIU_PGPDI_PGPDI20_SHIFT                  11u
#define SIU_PGPDI_PGPDI20_WIDTH                  1u
#define SIU_PGPDI_PGPDI20(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI20_SHIFT))&SIU_PGPDI_PGPDI20_MASK)
#define SIU_PGPDI_PGPDI19_MASK                   0x1000u
#define SIU_PGPDI_PGPDI19_SHIFT                  12u
#define SIU_PGPDI_PGPDI19_WIDTH                  1u
#define SIU_PGPDI_PGPDI19(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI19_SHIFT))&SIU_PGPDI_PGPDI19_MASK)
#define SIU_PGPDI_PGPDI18_MASK                   0x2000u
#define SIU_PGPDI_PGPDI18_SHIFT                  13u
#define SIU_PGPDI_PGPDI18_WIDTH                  1u
#define SIU_PGPDI_PGPDI18(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI18_SHIFT))&SIU_PGPDI_PGPDI18_MASK)
#define SIU_PGPDI_PGPDI17_MASK                   0x4000u
#define SIU_PGPDI_PGPDI17_SHIFT                  14u
#define SIU_PGPDI_PGPDI17_WIDTH                  1u
#define SIU_PGPDI_PGPDI17(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI17_SHIFT))&SIU_PGPDI_PGPDI17_MASK)
#define SIU_PGPDI_PGPDI16_MASK                   0x8000u
#define SIU_PGPDI_PGPDI16_SHIFT                  15u
#define SIU_PGPDI_PGPDI16_WIDTH                  1u
#define SIU_PGPDI_PGPDI16(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI16_SHIFT))&SIU_PGPDI_PGPDI16_MASK)
#define SIU_PGPDI_PGPDI15_MASK                   0x10000u
#define SIU_PGPDI_PGPDI15_SHIFT                  16u
#define SIU_PGPDI_PGPDI15_WIDTH                  1u
#define SIU_PGPDI_PGPDI15(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI15_SHIFT))&SIU_PGPDI_PGPDI15_MASK)
#define SIU_PGPDI_PGPDI14_MASK                   0x20000u
#define SIU_PGPDI_PGPDI14_SHIFT                  17u
#define SIU_PGPDI_PGPDI14_WIDTH                  1u
#define SIU_PGPDI_PGPDI14(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI14_SHIFT))&SIU_PGPDI_PGPDI14_MASK)
#define SIU_PGPDI_PGPDI13_MASK                   0x40000u
#define SIU_PGPDI_PGPDI13_SHIFT                  18u
#define SIU_PGPDI_PGPDI13_WIDTH                  1u
#define SIU_PGPDI_PGPDI13(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI13_SHIFT))&SIU_PGPDI_PGPDI13_MASK)
#define SIU_PGPDI_PGPDI12_MASK                   0x80000u
#define SIU_PGPDI_PGPDI12_SHIFT                  19u
#define SIU_PGPDI_PGPDI12_WIDTH                  1u
#define SIU_PGPDI_PGPDI12(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI12_SHIFT))&SIU_PGPDI_PGPDI12_MASK)
#define SIU_PGPDI_PGPDI11_MASK                   0x100000u
#define SIU_PGPDI_PGPDI11_SHIFT                  20u
#define SIU_PGPDI_PGPDI11_WIDTH                  1u
#define SIU_PGPDI_PGPDI11(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI11_SHIFT))&SIU_PGPDI_PGPDI11_MASK)
#define SIU_PGPDI_PGPDI10_MASK                   0x200000u
#define SIU_PGPDI_PGPDI10_SHIFT                  21u
#define SIU_PGPDI_PGPDI10_WIDTH                  1u
#define SIU_PGPDI_PGPDI10(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI10_SHIFT))&SIU_PGPDI_PGPDI10_MASK)
#define SIU_PGPDI_PGPDI9_MASK                    0x400000u
#define SIU_PGPDI_PGPDI9_SHIFT                   22u
#define SIU_PGPDI_PGPDI9_WIDTH                   1u
#define SIU_PGPDI_PGPDI9(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI9_SHIFT))&SIU_PGPDI_PGPDI9_MASK)
#define SIU_PGPDI_PGPDI8_MASK                    0x800000u
#define SIU_PGPDI_PGPDI8_SHIFT                   23u
#define SIU_PGPDI_PGPDI8_WIDTH                   1u
#define SIU_PGPDI_PGPDI8(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI8_SHIFT))&SIU_PGPDI_PGPDI8_MASK)
#define SIU_PGPDI_PGPDI7_MASK                    0x1000000u
#define SIU_PGPDI_PGPDI7_SHIFT                   24u
#define SIU_PGPDI_PGPDI7_WIDTH                   1u
#define SIU_PGPDI_PGPDI7(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI7_SHIFT))&SIU_PGPDI_PGPDI7_MASK)
#define SIU_PGPDI_PGPDI6_MASK                    0x2000000u
#define SIU_PGPDI_PGPDI6_SHIFT                   25u
#define SIU_PGPDI_PGPDI6_WIDTH                   1u
#define SIU_PGPDI_PGPDI6(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI6_SHIFT))&SIU_PGPDI_PGPDI6_MASK)
#define SIU_PGPDI_PGPDI5_MASK                    0x4000000u
#define SIU_PGPDI_PGPDI5_SHIFT                   26u
#define SIU_PGPDI_PGPDI5_WIDTH                   1u
#define SIU_PGPDI_PGPDI5(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI5_SHIFT))&SIU_PGPDI_PGPDI5_MASK)
#define SIU_PGPDI_PGPDI4_MASK                    0x8000000u
#define SIU_PGPDI_PGPDI4_SHIFT                   27u
#define SIU_PGPDI_PGPDI4_WIDTH                   1u
#define SIU_PGPDI_PGPDI4(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI4_SHIFT))&SIU_PGPDI_PGPDI4_MASK)
#define SIU_PGPDI_PGPDI3_MASK                    0x10000000u
#define SIU_PGPDI_PGPDI3_SHIFT                   28u
#define SIU_PGPDI_PGPDI3_WIDTH                   1u
#define SIU_PGPDI_PGPDI3(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI3_SHIFT))&SIU_PGPDI_PGPDI3_MASK)
#define SIU_PGPDI_PGPDI2_MASK                    0x20000000u
#define SIU_PGPDI_PGPDI2_SHIFT                   29u
#define SIU_PGPDI_PGPDI2_WIDTH                   1u
#define SIU_PGPDI_PGPDI2(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI2_SHIFT))&SIU_PGPDI_PGPDI2_MASK)
#define SIU_PGPDI_PGPDI1_MASK                    0x40000000u
#define SIU_PGPDI_PGPDI1_SHIFT                   30u
#define SIU_PGPDI_PGPDI1_WIDTH                   1u
#define SIU_PGPDI_PGPDI1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI1_SHIFT))&SIU_PGPDI_PGPDI1_MASK)
#define SIU_PGPDI_PGPDI0_MASK                    0x80000000u
#define SIU_PGPDI_PGPDI0_SHIFT                   31u
#define SIU_PGPDI_PGPDI0_WIDTH                   1u
#define SIU_PGPDI_PGPDI0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_PGPDI_PGPDI0_SHIFT))&SIU_PGPDI_PGPDI0_MASK)
/* MPGPDO Bit Fields */
#define SIU_MPGPDO_DATA15_MASK                   0x1u
#define SIU_MPGPDO_DATA15_SHIFT                  0u
#define SIU_MPGPDO_DATA15_WIDTH                  1u
#define SIU_MPGPDO_DATA15(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA15_SHIFT))&SIU_MPGPDO_DATA15_MASK)
#define SIU_MPGPDO_DATA14_MASK                   0x2u
#define SIU_MPGPDO_DATA14_SHIFT                  1u
#define SIU_MPGPDO_DATA14_WIDTH                  1u
#define SIU_MPGPDO_DATA14(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA14_SHIFT))&SIU_MPGPDO_DATA14_MASK)
#define SIU_MPGPDO_DATA13_MASK                   0x4u
#define SIU_MPGPDO_DATA13_SHIFT                  2u
#define SIU_MPGPDO_DATA13_WIDTH                  1u
#define SIU_MPGPDO_DATA13(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA13_SHIFT))&SIU_MPGPDO_DATA13_MASK)
#define SIU_MPGPDO_DATA12_MASK                   0x8u
#define SIU_MPGPDO_DATA12_SHIFT                  3u
#define SIU_MPGPDO_DATA12_WIDTH                  1u
#define SIU_MPGPDO_DATA12(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA12_SHIFT))&SIU_MPGPDO_DATA12_MASK)
#define SIU_MPGPDO_DATA11_MASK                   0x10u
#define SIU_MPGPDO_DATA11_SHIFT                  4u
#define SIU_MPGPDO_DATA11_WIDTH                  1u
#define SIU_MPGPDO_DATA11(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA11_SHIFT))&SIU_MPGPDO_DATA11_MASK)
#define SIU_MPGPDO_DATA10_MASK                   0x20u
#define SIU_MPGPDO_DATA10_SHIFT                  5u
#define SIU_MPGPDO_DATA10_WIDTH                  1u
#define SIU_MPGPDO_DATA10(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA10_SHIFT))&SIU_MPGPDO_DATA10_MASK)
#define SIU_MPGPDO_DATA9_MASK                    0x40u
#define SIU_MPGPDO_DATA9_SHIFT                   6u
#define SIU_MPGPDO_DATA9_WIDTH                   1u
#define SIU_MPGPDO_DATA9(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA9_SHIFT))&SIU_MPGPDO_DATA9_MASK)
#define SIU_MPGPDO_DATA8_MASK                    0x80u
#define SIU_MPGPDO_DATA8_SHIFT                   7u
#define SIU_MPGPDO_DATA8_WIDTH                   1u
#define SIU_MPGPDO_DATA8(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA8_SHIFT))&SIU_MPGPDO_DATA8_MASK)
#define SIU_MPGPDO_DATA7_MASK                    0x100u
#define SIU_MPGPDO_DATA7_SHIFT                   8u
#define SIU_MPGPDO_DATA7_WIDTH                   1u
#define SIU_MPGPDO_DATA7(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA7_SHIFT))&SIU_MPGPDO_DATA7_MASK)
#define SIU_MPGPDO_DATA6_MASK                    0x200u
#define SIU_MPGPDO_DATA6_SHIFT                   9u
#define SIU_MPGPDO_DATA6_WIDTH                   1u
#define SIU_MPGPDO_DATA6(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA6_SHIFT))&SIU_MPGPDO_DATA6_MASK)
#define SIU_MPGPDO_DATA5_MASK                    0x400u
#define SIU_MPGPDO_DATA5_SHIFT                   10u
#define SIU_MPGPDO_DATA5_WIDTH                   1u
#define SIU_MPGPDO_DATA5(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA5_SHIFT))&SIU_MPGPDO_DATA5_MASK)
#define SIU_MPGPDO_DATA4_MASK                    0x800u
#define SIU_MPGPDO_DATA4_SHIFT                   11u
#define SIU_MPGPDO_DATA4_WIDTH                   1u
#define SIU_MPGPDO_DATA4(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA4_SHIFT))&SIU_MPGPDO_DATA4_MASK)
#define SIU_MPGPDO_DATA3_MASK                    0x1000u
#define SIU_MPGPDO_DATA3_SHIFT                   12u
#define SIU_MPGPDO_DATA3_WIDTH                   1u
#define SIU_MPGPDO_DATA3(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA3_SHIFT))&SIU_MPGPDO_DATA3_MASK)
#define SIU_MPGPDO_DATA2_MASK                    0x2000u
#define SIU_MPGPDO_DATA2_SHIFT                   13u
#define SIU_MPGPDO_DATA2_WIDTH                   1u
#define SIU_MPGPDO_DATA2(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA2_SHIFT))&SIU_MPGPDO_DATA2_MASK)
#define SIU_MPGPDO_DATA1_MASK                    0x4000u
#define SIU_MPGPDO_DATA1_SHIFT                   14u
#define SIU_MPGPDO_DATA1_WIDTH                   1u
#define SIU_MPGPDO_DATA1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA1_SHIFT))&SIU_MPGPDO_DATA1_MASK)
#define SIU_MPGPDO_DATA0_MASK                    0x8000u
#define SIU_MPGPDO_DATA0_SHIFT                   15u
#define SIU_MPGPDO_DATA0_WIDTH                   1u
#define SIU_MPGPDO_DATA0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_DATA0_SHIFT))&SIU_MPGPDO_DATA0_MASK)
#define SIU_MPGPDO_MASK15_MASK                   0x10000u
#define SIU_MPGPDO_MASK15_SHIFT                  16u
#define SIU_MPGPDO_MASK15_WIDTH                  1u
#define SIU_MPGPDO_MASK15(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK15_SHIFT))&SIU_MPGPDO_MASK15_MASK)
#define SIU_MPGPDO_MASK14_MASK                   0x20000u
#define SIU_MPGPDO_MASK14_SHIFT                  17u
#define SIU_MPGPDO_MASK14_WIDTH                  1u
#define SIU_MPGPDO_MASK14(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK14_SHIFT))&SIU_MPGPDO_MASK14_MASK)
#define SIU_MPGPDO_MASK13_MASK                   0x40000u
#define SIU_MPGPDO_MASK13_SHIFT                  18u
#define SIU_MPGPDO_MASK13_WIDTH                  1u
#define SIU_MPGPDO_MASK13(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK13_SHIFT))&SIU_MPGPDO_MASK13_MASK)
#define SIU_MPGPDO_MASK12_MASK                   0x80000u
#define SIU_MPGPDO_MASK12_SHIFT                  19u
#define SIU_MPGPDO_MASK12_WIDTH                  1u
#define SIU_MPGPDO_MASK12(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK12_SHIFT))&SIU_MPGPDO_MASK12_MASK)
#define SIU_MPGPDO_MASK11_MASK                   0x100000u
#define SIU_MPGPDO_MASK11_SHIFT                  20u
#define SIU_MPGPDO_MASK11_WIDTH                  1u
#define SIU_MPGPDO_MASK11(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK11_SHIFT))&SIU_MPGPDO_MASK11_MASK)
#define SIU_MPGPDO_MASK10_MASK                   0x200000u
#define SIU_MPGPDO_MASK10_SHIFT                  21u
#define SIU_MPGPDO_MASK10_WIDTH                  1u
#define SIU_MPGPDO_MASK10(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK10_SHIFT))&SIU_MPGPDO_MASK10_MASK)
#define SIU_MPGPDO_MASK9_MASK                    0x400000u
#define SIU_MPGPDO_MASK9_SHIFT                   22u
#define SIU_MPGPDO_MASK9_WIDTH                   1u
#define SIU_MPGPDO_MASK9(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK9_SHIFT))&SIU_MPGPDO_MASK9_MASK)
#define SIU_MPGPDO_MASK8_MASK                    0x800000u
#define SIU_MPGPDO_MASK8_SHIFT                   23u
#define SIU_MPGPDO_MASK8_WIDTH                   1u
#define SIU_MPGPDO_MASK8(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK8_SHIFT))&SIU_MPGPDO_MASK8_MASK)
#define SIU_MPGPDO_MASK7_MASK                    0x1000000u
#define SIU_MPGPDO_MASK7_SHIFT                   24u
#define SIU_MPGPDO_MASK7_WIDTH                   1u
#define SIU_MPGPDO_MASK7(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK7_SHIFT))&SIU_MPGPDO_MASK7_MASK)
#define SIU_MPGPDO_MASK6_MASK                    0x2000000u
#define SIU_MPGPDO_MASK6_SHIFT                   25u
#define SIU_MPGPDO_MASK6_WIDTH                   1u
#define SIU_MPGPDO_MASK6(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK6_SHIFT))&SIU_MPGPDO_MASK6_MASK)
#define SIU_MPGPDO_MASK5_MASK                    0x4000000u
#define SIU_MPGPDO_MASK5_SHIFT                   26u
#define SIU_MPGPDO_MASK5_WIDTH                   1u
#define SIU_MPGPDO_MASK5(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK5_SHIFT))&SIU_MPGPDO_MASK5_MASK)
#define SIU_MPGPDO_MASK4_MASK                    0x8000000u
#define SIU_MPGPDO_MASK4_SHIFT                   27u
#define SIU_MPGPDO_MASK4_WIDTH                   1u
#define SIU_MPGPDO_MASK4(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK4_SHIFT))&SIU_MPGPDO_MASK4_MASK)
#define SIU_MPGPDO_MASK3_MASK                    0x10000000u
#define SIU_MPGPDO_MASK3_SHIFT                   28u
#define SIU_MPGPDO_MASK3_WIDTH                   1u
#define SIU_MPGPDO_MASK3(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK3_SHIFT))&SIU_MPGPDO_MASK3_MASK)
#define SIU_MPGPDO_MASK2_MASK                    0x20000000u
#define SIU_MPGPDO_MASK2_SHIFT                   29u
#define SIU_MPGPDO_MASK2_WIDTH                   1u
#define SIU_MPGPDO_MASK2(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK2_SHIFT))&SIU_MPGPDO_MASK2_MASK)
#define SIU_MPGPDO_MASK1_MASK                    0x40000000u
#define SIU_MPGPDO_MASK1_SHIFT                   30u
#define SIU_MPGPDO_MASK1_WIDTH                   1u
#define SIU_MPGPDO_MASK1(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK1_SHIFT))&SIU_MPGPDO_MASK1_MASK)
#define SIU_MPGPDO_MASK0_MASK                    0x80000000u
#define SIU_MPGPDO_MASK0_SHIFT                   31u
#define SIU_MPGPDO_MASK0_WIDTH                   1u
#define SIU_MPGPDO_MASK0(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_MPGPDO_MASK0_SHIFT))&SIU_MPGPDO_MASK0_MASK)
/* DSPIH Bit Fields */
#define SIU_DSPIH_DATA15_MASK                    0x1u
#define SIU_DSPIH_DATA15_SHIFT                   0u
#define SIU_DSPIH_DATA15_WIDTH                   1u
#define SIU_DSPIH_DATA15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA15_SHIFT))&SIU_DSPIH_DATA15_MASK)
#define SIU_DSPIH_DATA14_MASK                    0x2u
#define SIU_DSPIH_DATA14_SHIFT                   1u
#define SIU_DSPIH_DATA14_WIDTH                   1u
#define SIU_DSPIH_DATA14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA14_SHIFT))&SIU_DSPIH_DATA14_MASK)
#define SIU_DSPIH_DATA13_MASK                    0x4u
#define SIU_DSPIH_DATA13_SHIFT                   2u
#define SIU_DSPIH_DATA13_WIDTH                   1u
#define SIU_DSPIH_DATA13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA13_SHIFT))&SIU_DSPIH_DATA13_MASK)
#define SIU_DSPIH_DATA12_MASK                    0x8u
#define SIU_DSPIH_DATA12_SHIFT                   3u
#define SIU_DSPIH_DATA12_WIDTH                   1u
#define SIU_DSPIH_DATA12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA12_SHIFT))&SIU_DSPIH_DATA12_MASK)
#define SIU_DSPIH_DATA11_MASK                    0x10u
#define SIU_DSPIH_DATA11_SHIFT                   4u
#define SIU_DSPIH_DATA11_WIDTH                   1u
#define SIU_DSPIH_DATA11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA11_SHIFT))&SIU_DSPIH_DATA11_MASK)
#define SIU_DSPIH_DATA10_MASK                    0x20u
#define SIU_DSPIH_DATA10_SHIFT                   5u
#define SIU_DSPIH_DATA10_WIDTH                   1u
#define SIU_DSPIH_DATA10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA10_SHIFT))&SIU_DSPIH_DATA10_MASK)
#define SIU_DSPIH_DATA9_MASK                     0x40u
#define SIU_DSPIH_DATA9_SHIFT                    6u
#define SIU_DSPIH_DATA9_WIDTH                    1u
#define SIU_DSPIH_DATA9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA9_SHIFT))&SIU_DSPIH_DATA9_MASK)
#define SIU_DSPIH_DATA8_MASK                     0x80u
#define SIU_DSPIH_DATA8_SHIFT                    7u
#define SIU_DSPIH_DATA8_WIDTH                    1u
#define SIU_DSPIH_DATA8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA8_SHIFT))&SIU_DSPIH_DATA8_MASK)
#define SIU_DSPIH_DATA7_MASK                     0x100u
#define SIU_DSPIH_DATA7_SHIFT                    8u
#define SIU_DSPIH_DATA7_WIDTH                    1u
#define SIU_DSPIH_DATA7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA7_SHIFT))&SIU_DSPIH_DATA7_MASK)
#define SIU_DSPIH_DATA6_MASK                     0x200u
#define SIU_DSPIH_DATA6_SHIFT                    9u
#define SIU_DSPIH_DATA6_WIDTH                    1u
#define SIU_DSPIH_DATA6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA6_SHIFT))&SIU_DSPIH_DATA6_MASK)
#define SIU_DSPIH_DATA5_MASK                     0x400u
#define SIU_DSPIH_DATA5_SHIFT                    10u
#define SIU_DSPIH_DATA5_WIDTH                    1u
#define SIU_DSPIH_DATA5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA5_SHIFT))&SIU_DSPIH_DATA5_MASK)
#define SIU_DSPIH_DATA4_MASK                     0x800u
#define SIU_DSPIH_DATA4_SHIFT                    11u
#define SIU_DSPIH_DATA4_WIDTH                    1u
#define SIU_DSPIH_DATA4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA4_SHIFT))&SIU_DSPIH_DATA4_MASK)
#define SIU_DSPIH_DATA3_MASK                     0x1000u
#define SIU_DSPIH_DATA3_SHIFT                    12u
#define SIU_DSPIH_DATA3_WIDTH                    1u
#define SIU_DSPIH_DATA3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA3_SHIFT))&SIU_DSPIH_DATA3_MASK)
#define SIU_DSPIH_DATA2_MASK                     0x2000u
#define SIU_DSPIH_DATA2_SHIFT                    13u
#define SIU_DSPIH_DATA2_WIDTH                    1u
#define SIU_DSPIH_DATA2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA2_SHIFT))&SIU_DSPIH_DATA2_MASK)
#define SIU_DSPIH_DATA1_MASK                     0x4000u
#define SIU_DSPIH_DATA1_SHIFT                    14u
#define SIU_DSPIH_DATA1_WIDTH                    1u
#define SIU_DSPIH_DATA1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA1_SHIFT))&SIU_DSPIH_DATA1_MASK)
#define SIU_DSPIH_DATA0_MASK                     0x8000u
#define SIU_DSPIH_DATA0_SHIFT                    15u
#define SIU_DSPIH_DATA0_WIDTH                    1u
#define SIU_DSPIH_DATA0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_DATA0_SHIFT))&SIU_DSPIH_DATA0_MASK)
#define SIU_DSPIH_MASK15_MASK                    0x10000u
#define SIU_DSPIH_MASK15_SHIFT                   16u
#define SIU_DSPIH_MASK15_WIDTH                   1u
#define SIU_DSPIH_MASK15(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK15_SHIFT))&SIU_DSPIH_MASK15_MASK)
#define SIU_DSPIH_MASK14_MASK                    0x20000u
#define SIU_DSPIH_MASK14_SHIFT                   17u
#define SIU_DSPIH_MASK14_WIDTH                   1u
#define SIU_DSPIH_MASK14(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK14_SHIFT))&SIU_DSPIH_MASK14_MASK)
#define SIU_DSPIH_MASK13_MASK                    0x40000u
#define SIU_DSPIH_MASK13_SHIFT                   18u
#define SIU_DSPIH_MASK13_WIDTH                   1u
#define SIU_DSPIH_MASK13(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK13_SHIFT))&SIU_DSPIH_MASK13_MASK)
#define SIU_DSPIH_MASK12_MASK                    0x80000u
#define SIU_DSPIH_MASK12_SHIFT                   19u
#define SIU_DSPIH_MASK12_WIDTH                   1u
#define SIU_DSPIH_MASK12(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK12_SHIFT))&SIU_DSPIH_MASK12_MASK)
#define SIU_DSPIH_MASK11_MASK                    0x100000u
#define SIU_DSPIH_MASK11_SHIFT                   20u
#define SIU_DSPIH_MASK11_WIDTH                   1u
#define SIU_DSPIH_MASK11(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK11_SHIFT))&SIU_DSPIH_MASK11_MASK)
#define SIU_DSPIH_MASK10_MASK                    0x200000u
#define SIU_DSPIH_MASK10_SHIFT                   21u
#define SIU_DSPIH_MASK10_WIDTH                   1u
#define SIU_DSPIH_MASK10(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK10_SHIFT))&SIU_DSPIH_MASK10_MASK)
#define SIU_DSPIH_MASK9_MASK                     0x400000u
#define SIU_DSPIH_MASK9_SHIFT                    22u
#define SIU_DSPIH_MASK9_WIDTH                    1u
#define SIU_DSPIH_MASK9(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK9_SHIFT))&SIU_DSPIH_MASK9_MASK)
#define SIU_DSPIH_MASK8_MASK                     0x800000u
#define SIU_DSPIH_MASK8_SHIFT                    23u
#define SIU_DSPIH_MASK8_WIDTH                    1u
#define SIU_DSPIH_MASK8(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK8_SHIFT))&SIU_DSPIH_MASK8_MASK)
#define SIU_DSPIH_MASK7_MASK                     0x1000000u
#define SIU_DSPIH_MASK7_SHIFT                    24u
#define SIU_DSPIH_MASK7_WIDTH                    1u
#define SIU_DSPIH_MASK7(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK7_SHIFT))&SIU_DSPIH_MASK7_MASK)
#define SIU_DSPIH_MASK6_MASK                     0x2000000u
#define SIU_DSPIH_MASK6_SHIFT                    25u
#define SIU_DSPIH_MASK6_WIDTH                    1u
#define SIU_DSPIH_MASK6(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK6_SHIFT))&SIU_DSPIH_MASK6_MASK)
#define SIU_DSPIH_MASK5_MASK                     0x4000000u
#define SIU_DSPIH_MASK5_SHIFT                    26u
#define SIU_DSPIH_MASK5_WIDTH                    1u
#define SIU_DSPIH_MASK5(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK5_SHIFT))&SIU_DSPIH_MASK5_MASK)
#define SIU_DSPIH_MASK4_MASK                     0x8000000u
#define SIU_DSPIH_MASK4_SHIFT                    27u
#define SIU_DSPIH_MASK4_WIDTH                    1u
#define SIU_DSPIH_MASK4(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK4_SHIFT))&SIU_DSPIH_MASK4_MASK)
#define SIU_DSPIH_MASK3_MASK                     0x10000000u
#define SIU_DSPIH_MASK3_SHIFT                    28u
#define SIU_DSPIH_MASK3_WIDTH                    1u
#define SIU_DSPIH_MASK3(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK3_SHIFT))&SIU_DSPIH_MASK3_MASK)
#define SIU_DSPIH_MASK2_MASK                     0x20000000u
#define SIU_DSPIH_MASK2_SHIFT                    29u
#define SIU_DSPIH_MASK2_WIDTH                    1u
#define SIU_DSPIH_MASK2(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK2_SHIFT))&SIU_DSPIH_MASK2_MASK)
#define SIU_DSPIH_MASK1_MASK                     0x40000000u
#define SIU_DSPIH_MASK1_SHIFT                    30u
#define SIU_DSPIH_MASK1_WIDTH                    1u
#define SIU_DSPIH_MASK1(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK1_SHIFT))&SIU_DSPIH_MASK1_MASK)
#define SIU_DSPIH_MASK0_MASK                     0x80000000u
#define SIU_DSPIH_MASK0_SHIFT                    31u
#define SIU_DSPIH_MASK0_WIDTH                    1u
#define SIU_DSPIH_MASK0(x)                       (((uint32_t)(((uint32_t)(x))<<SIU_DSPIH_MASK0_SHIFT))&SIU_DSPIH_MASK0_MASK)
/* DSPIL Bit Fields */
#define SIU_DSPIL_DATA31_MASK                    0x1u
#define SIU_DSPIL_DATA31_SHIFT                   0u
#define SIU_DSPIL_DATA31_WIDTH                   1u
#define SIU_DSPIL_DATA31(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA31_SHIFT))&SIU_DSPIL_DATA31_MASK)
#define SIU_DSPIL_DATA30_MASK                    0x2u
#define SIU_DSPIL_DATA30_SHIFT                   1u
#define SIU_DSPIL_DATA30_WIDTH                   1u
#define SIU_DSPIL_DATA30(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA30_SHIFT))&SIU_DSPIL_DATA30_MASK)
#define SIU_DSPIL_DATA29_MASK                    0x4u
#define SIU_DSPIL_DATA29_SHIFT                   2u
#define SIU_DSPIL_DATA29_WIDTH                   1u
#define SIU_DSPIL_DATA29(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA29_SHIFT))&SIU_DSPIL_DATA29_MASK)
#define SIU_DSPIL_DATA28_MASK                    0x8u
#define SIU_DSPIL_DATA28_SHIFT                   3u
#define SIU_DSPIL_DATA28_WIDTH                   1u
#define SIU_DSPIL_DATA28(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA28_SHIFT))&SIU_DSPIL_DATA28_MASK)
#define SIU_DSPIL_DATA27_MASK                    0x10u
#define SIU_DSPIL_DATA27_SHIFT                   4u
#define SIU_DSPIL_DATA27_WIDTH                   1u
#define SIU_DSPIL_DATA27(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA27_SHIFT))&SIU_DSPIL_DATA27_MASK)
#define SIU_DSPIL_DATA26_MASK                    0x20u
#define SIU_DSPIL_DATA26_SHIFT                   5u
#define SIU_DSPIL_DATA26_WIDTH                   1u
#define SIU_DSPIL_DATA26(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA26_SHIFT))&SIU_DSPIL_DATA26_MASK)
#define SIU_DSPIL_DATA25_MASK                    0x40u
#define SIU_DSPIL_DATA25_SHIFT                   6u
#define SIU_DSPIL_DATA25_WIDTH                   1u
#define SIU_DSPIL_DATA25(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA25_SHIFT))&SIU_DSPIL_DATA25_MASK)
#define SIU_DSPIL_DATA24_MASK                    0x80u
#define SIU_DSPIL_DATA24_SHIFT                   7u
#define SIU_DSPIL_DATA24_WIDTH                   1u
#define SIU_DSPIL_DATA24(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA24_SHIFT))&SIU_DSPIL_DATA24_MASK)
#define SIU_DSPIL_DATA23_MASK                    0x100u
#define SIU_DSPIL_DATA23_SHIFT                   8u
#define SIU_DSPIL_DATA23_WIDTH                   1u
#define SIU_DSPIL_DATA23(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA23_SHIFT))&SIU_DSPIL_DATA23_MASK)
#define SIU_DSPIL_DATA22_MASK                    0x200u
#define SIU_DSPIL_DATA22_SHIFT                   9u
#define SIU_DSPIL_DATA22_WIDTH                   1u
#define SIU_DSPIL_DATA22(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA22_SHIFT))&SIU_DSPIL_DATA22_MASK)
#define SIU_DSPIL_DATA21_MASK                    0x400u
#define SIU_DSPIL_DATA21_SHIFT                   10u
#define SIU_DSPIL_DATA21_WIDTH                   1u
#define SIU_DSPIL_DATA21(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA21_SHIFT))&SIU_DSPIL_DATA21_MASK)
#define SIU_DSPIL_DATA20_MASK                    0x800u
#define SIU_DSPIL_DATA20_SHIFT                   11u
#define SIU_DSPIL_DATA20_WIDTH                   1u
#define SIU_DSPIL_DATA20(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA20_SHIFT))&SIU_DSPIL_DATA20_MASK)
#define SIU_DSPIL_DATA19_MASK                    0x1000u
#define SIU_DSPIL_DATA19_SHIFT                   12u
#define SIU_DSPIL_DATA19_WIDTH                   1u
#define SIU_DSPIL_DATA19(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA19_SHIFT))&SIU_DSPIL_DATA19_MASK)
#define SIU_DSPIL_DATA18_MASK                    0x2000u
#define SIU_DSPIL_DATA18_SHIFT                   13u
#define SIU_DSPIL_DATA18_WIDTH                   1u
#define SIU_DSPIL_DATA18(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA18_SHIFT))&SIU_DSPIL_DATA18_MASK)
#define SIU_DSPIL_DATA17_MASK                    0x4000u
#define SIU_DSPIL_DATA17_SHIFT                   14u
#define SIU_DSPIL_DATA17_WIDTH                   1u
#define SIU_DSPIL_DATA17(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA17_SHIFT))&SIU_DSPIL_DATA17_MASK)
#define SIU_DSPIL_DATA16_MASK                    0x8000u
#define SIU_DSPIL_DATA16_SHIFT                   15u
#define SIU_DSPIL_DATA16_WIDTH                   1u
#define SIU_DSPIL_DATA16(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_DATA16_SHIFT))&SIU_DSPIL_DATA16_MASK)
#define SIU_DSPIL_MASK31_MASK                    0x10000u
#define SIU_DSPIL_MASK31_SHIFT                   16u
#define SIU_DSPIL_MASK31_WIDTH                   1u
#define SIU_DSPIL_MASK31(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK31_SHIFT))&SIU_DSPIL_MASK31_MASK)
#define SIU_DSPIL_MASK30_MASK                    0x20000u
#define SIU_DSPIL_MASK30_SHIFT                   17u
#define SIU_DSPIL_MASK30_WIDTH                   1u
#define SIU_DSPIL_MASK30(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK30_SHIFT))&SIU_DSPIL_MASK30_MASK)
#define SIU_DSPIL_MASK29_MASK                    0x40000u
#define SIU_DSPIL_MASK29_SHIFT                   18u
#define SIU_DSPIL_MASK29_WIDTH                   1u
#define SIU_DSPIL_MASK29(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK29_SHIFT))&SIU_DSPIL_MASK29_MASK)
#define SIU_DSPIL_MASK28_MASK                    0x80000u
#define SIU_DSPIL_MASK28_SHIFT                   19u
#define SIU_DSPIL_MASK28_WIDTH                   1u
#define SIU_DSPIL_MASK28(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK28_SHIFT))&SIU_DSPIL_MASK28_MASK)
#define SIU_DSPIL_MASK27_MASK                    0x100000u
#define SIU_DSPIL_MASK27_SHIFT                   20u
#define SIU_DSPIL_MASK27_WIDTH                   1u
#define SIU_DSPIL_MASK27(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK27_SHIFT))&SIU_DSPIL_MASK27_MASK)
#define SIU_DSPIL_MASK26_MASK                    0x200000u
#define SIU_DSPIL_MASK26_SHIFT                   21u
#define SIU_DSPIL_MASK26_WIDTH                   1u
#define SIU_DSPIL_MASK26(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK26_SHIFT))&SIU_DSPIL_MASK26_MASK)
#define SIU_DSPIL_MASK25_MASK                    0x400000u
#define SIU_DSPIL_MASK25_SHIFT                   22u
#define SIU_DSPIL_MASK25_WIDTH                   1u
#define SIU_DSPIL_MASK25(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK25_SHIFT))&SIU_DSPIL_MASK25_MASK)
#define SIU_DSPIL_MASK24_MASK                    0x800000u
#define SIU_DSPIL_MASK24_SHIFT                   23u
#define SIU_DSPIL_MASK24_WIDTH                   1u
#define SIU_DSPIL_MASK24(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK24_SHIFT))&SIU_DSPIL_MASK24_MASK)
#define SIU_DSPIL_MASK23_MASK                    0x1000000u
#define SIU_DSPIL_MASK23_SHIFT                   24u
#define SIU_DSPIL_MASK23_WIDTH                   1u
#define SIU_DSPIL_MASK23(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK23_SHIFT))&SIU_DSPIL_MASK23_MASK)
#define SIU_DSPIL_MASK22_MASK                    0x2000000u
#define SIU_DSPIL_MASK22_SHIFT                   25u
#define SIU_DSPIL_MASK22_WIDTH                   1u
#define SIU_DSPIL_MASK22(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK22_SHIFT))&SIU_DSPIL_MASK22_MASK)
#define SIU_DSPIL_MASK21_MASK                    0x4000000u
#define SIU_DSPIL_MASK21_SHIFT                   26u
#define SIU_DSPIL_MASK21_WIDTH                   1u
#define SIU_DSPIL_MASK21(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK21_SHIFT))&SIU_DSPIL_MASK21_MASK)
#define SIU_DSPIL_MASK20_MASK                    0x8000000u
#define SIU_DSPIL_MASK20_SHIFT                   27u
#define SIU_DSPIL_MASK20_WIDTH                   1u
#define SIU_DSPIL_MASK20(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK20_SHIFT))&SIU_DSPIL_MASK20_MASK)
#define SIU_DSPIL_MASK19_MASK                    0x10000000u
#define SIU_DSPIL_MASK19_SHIFT                   28u
#define SIU_DSPIL_MASK19_WIDTH                   1u
#define SIU_DSPIL_MASK19(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK19_SHIFT))&SIU_DSPIL_MASK19_MASK)
#define SIU_DSPIL_MASK18_MASK                    0x20000000u
#define SIU_DSPIL_MASK18_SHIFT                   29u
#define SIU_DSPIL_MASK18_WIDTH                   1u
#define SIU_DSPIL_MASK18(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK18_SHIFT))&SIU_DSPIL_MASK18_MASK)
#define SIU_DSPIL_MASK17_MASK                    0x40000000u
#define SIU_DSPIL_MASK17_SHIFT                   30u
#define SIU_DSPIL_MASK17_WIDTH                   1u
#define SIU_DSPIL_MASK17(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK17_SHIFT))&SIU_DSPIL_MASK17_MASK)
#define SIU_DSPIL_MASK16_MASK                    0x80000000u
#define SIU_DSPIL_MASK16_SHIFT                   31u
#define SIU_DSPIL_MASK16_WIDTH                   1u
#define SIU_DSPIL_MASK16(x)                      (((uint32_t)(((uint32_t)(x))<<SIU_DSPIL_MASK16_SHIFT))&SIU_DSPIL_MASK16_MASK)
/* ETPUBA Bit Fields */
#define SIU_ETPUBA_ETPUB16_MASK                  0x1u
#define SIU_ETPUBA_ETPUB16_SHIFT                 0u
#define SIU_ETPUBA_ETPUB16_WIDTH                 1u
#define SIU_ETPUBA_ETPUB16(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB16_SHIFT))&SIU_ETPUBA_ETPUB16_MASK)
#define SIU_ETPUBA_ETPUB17_MASK                  0x2u
#define SIU_ETPUBA_ETPUB17_SHIFT                 1u
#define SIU_ETPUBA_ETPUB17_WIDTH                 1u
#define SIU_ETPUBA_ETPUB17(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB17_SHIFT))&SIU_ETPUBA_ETPUB17_MASK)
#define SIU_ETPUBA_ETPUB18_MASK                  0x4u
#define SIU_ETPUBA_ETPUB18_SHIFT                 2u
#define SIU_ETPUBA_ETPUB18_WIDTH                 1u
#define SIU_ETPUBA_ETPUB18(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB18_SHIFT))&SIU_ETPUBA_ETPUB18_MASK)
#define SIU_ETPUBA_ETPUB19_MASK                  0x8u
#define SIU_ETPUBA_ETPUB19_SHIFT                 3u
#define SIU_ETPUBA_ETPUB19_WIDTH                 1u
#define SIU_ETPUBA_ETPUB19(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB19_SHIFT))&SIU_ETPUBA_ETPUB19_MASK)
#define SIU_ETPUBA_ETPUB20_MASK                  0x10u
#define SIU_ETPUBA_ETPUB20_SHIFT                 4u
#define SIU_ETPUBA_ETPUB20_WIDTH                 1u
#define SIU_ETPUBA_ETPUB20(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB20_SHIFT))&SIU_ETPUBA_ETPUB20_MASK)
#define SIU_ETPUBA_ETPUB21_MASK                  0x20u
#define SIU_ETPUBA_ETPUB21_SHIFT                 5u
#define SIU_ETPUBA_ETPUB21_WIDTH                 1u
#define SIU_ETPUBA_ETPUB21(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB21_SHIFT))&SIU_ETPUBA_ETPUB21_MASK)
#define SIU_ETPUBA_ETPUB22_MASK                  0x40u
#define SIU_ETPUBA_ETPUB22_SHIFT                 6u
#define SIU_ETPUBA_ETPUB22_WIDTH                 1u
#define SIU_ETPUBA_ETPUB22(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB22_SHIFT))&SIU_ETPUBA_ETPUB22_MASK)
#define SIU_ETPUBA_ETPUB23_MASK                  0x80u
#define SIU_ETPUBA_ETPUB23_SHIFT                 7u
#define SIU_ETPUBA_ETPUB23_WIDTH                 1u
#define SIU_ETPUBA_ETPUB23(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB23_SHIFT))&SIU_ETPUBA_ETPUB23_MASK)
#define SIU_ETPUBA_ETPUB24_MASK                  0x100u
#define SIU_ETPUBA_ETPUB24_SHIFT                 8u
#define SIU_ETPUBA_ETPUB24_WIDTH                 1u
#define SIU_ETPUBA_ETPUB24(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB24_SHIFT))&SIU_ETPUBA_ETPUB24_MASK)
#define SIU_ETPUBA_ETPUB25_MASK                  0x200u
#define SIU_ETPUBA_ETPUB25_SHIFT                 9u
#define SIU_ETPUBA_ETPUB25_WIDTH                 1u
#define SIU_ETPUBA_ETPUB25(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB25_SHIFT))&SIU_ETPUBA_ETPUB25_MASK)
#define SIU_ETPUBA_ETPUB26_MASK                  0x400u
#define SIU_ETPUBA_ETPUB26_SHIFT                 10u
#define SIU_ETPUBA_ETPUB26_WIDTH                 1u
#define SIU_ETPUBA_ETPUB26(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB26_SHIFT))&SIU_ETPUBA_ETPUB26_MASK)
#define SIU_ETPUBA_ETPUB27_MASK                  0x800u
#define SIU_ETPUBA_ETPUB27_SHIFT                 11u
#define SIU_ETPUBA_ETPUB27_WIDTH                 1u
#define SIU_ETPUBA_ETPUB27(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB27_SHIFT))&SIU_ETPUBA_ETPUB27_MASK)
#define SIU_ETPUBA_ETPUB28_MASK                  0x1000u
#define SIU_ETPUBA_ETPUB28_SHIFT                 12u
#define SIU_ETPUBA_ETPUB28_WIDTH                 1u
#define SIU_ETPUBA_ETPUB28(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB28_SHIFT))&SIU_ETPUBA_ETPUB28_MASK)
#define SIU_ETPUBA_ETPUB29_MASK                  0x2000u
#define SIU_ETPUBA_ETPUB29_SHIFT                 13u
#define SIU_ETPUBA_ETPUB29_WIDTH                 1u
#define SIU_ETPUBA_ETPUB29(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB29_SHIFT))&SIU_ETPUBA_ETPUB29_MASK)
#define SIU_ETPUBA_ETPUB30_MASK                  0x4000u
#define SIU_ETPUBA_ETPUB30_SHIFT                 14u
#define SIU_ETPUBA_ETPUB30_WIDTH                 1u
#define SIU_ETPUBA_ETPUB30(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB30_SHIFT))&SIU_ETPUBA_ETPUB30_MASK)
#define SIU_ETPUBA_ETPUB31_MASK                  0x8000u
#define SIU_ETPUBA_ETPUB31_SHIFT                 15u
#define SIU_ETPUBA_ETPUB31_WIDTH                 1u
#define SIU_ETPUBA_ETPUB31(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB31_SHIFT))&SIU_ETPUBA_ETPUB31_MASK)
#define SIU_ETPUBA_ETPUB0_MASK                   0x10000u
#define SIU_ETPUBA_ETPUB0_SHIFT                  16u
#define SIU_ETPUBA_ETPUB0_WIDTH                  1u
#define SIU_ETPUBA_ETPUB0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB0_SHIFT))&SIU_ETPUBA_ETPUB0_MASK)
#define SIU_ETPUBA_ETPUB1_MASK                   0x20000u
#define SIU_ETPUBA_ETPUB1_SHIFT                  17u
#define SIU_ETPUBA_ETPUB1_WIDTH                  1u
#define SIU_ETPUBA_ETPUB1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB1_SHIFT))&SIU_ETPUBA_ETPUB1_MASK)
#define SIU_ETPUBA_ETPUB2_MASK                   0x40000u
#define SIU_ETPUBA_ETPUB2_SHIFT                  18u
#define SIU_ETPUBA_ETPUB2_WIDTH                  1u
#define SIU_ETPUBA_ETPUB2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB2_SHIFT))&SIU_ETPUBA_ETPUB2_MASK)
#define SIU_ETPUBA_ETPUB3_MASK                   0x80000u
#define SIU_ETPUBA_ETPUB3_SHIFT                  19u
#define SIU_ETPUBA_ETPUB3_WIDTH                  1u
#define SIU_ETPUBA_ETPUB3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB3_SHIFT))&SIU_ETPUBA_ETPUB3_MASK)
#define SIU_ETPUBA_ETPUB4_MASK                   0x100000u
#define SIU_ETPUBA_ETPUB4_SHIFT                  20u
#define SIU_ETPUBA_ETPUB4_WIDTH                  1u
#define SIU_ETPUBA_ETPUB4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB4_SHIFT))&SIU_ETPUBA_ETPUB4_MASK)
#define SIU_ETPUBA_ETPUB5_MASK                   0x200000u
#define SIU_ETPUBA_ETPUB5_SHIFT                  21u
#define SIU_ETPUBA_ETPUB5_WIDTH                  1u
#define SIU_ETPUBA_ETPUB5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB5_SHIFT))&SIU_ETPUBA_ETPUB5_MASK)
#define SIU_ETPUBA_ETPUB6_MASK                   0x400000u
#define SIU_ETPUBA_ETPUB6_SHIFT                  22u
#define SIU_ETPUBA_ETPUB6_WIDTH                  1u
#define SIU_ETPUBA_ETPUB6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB6_SHIFT))&SIU_ETPUBA_ETPUB6_MASK)
#define SIU_ETPUBA_ETPUB7_MASK                   0x800000u
#define SIU_ETPUBA_ETPUB7_SHIFT                  23u
#define SIU_ETPUBA_ETPUB7_WIDTH                  1u
#define SIU_ETPUBA_ETPUB7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB7_SHIFT))&SIU_ETPUBA_ETPUB7_MASK)
#define SIU_ETPUBA_ETPUB8_MASK                   0x1000000u
#define SIU_ETPUBA_ETPUB8_SHIFT                  24u
#define SIU_ETPUBA_ETPUB8_WIDTH                  1u
#define SIU_ETPUBA_ETPUB8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB8_SHIFT))&SIU_ETPUBA_ETPUB8_MASK)
#define SIU_ETPUBA_ETPUB9_MASK                   0x2000000u
#define SIU_ETPUBA_ETPUB9_SHIFT                  25u
#define SIU_ETPUBA_ETPUB9_WIDTH                  1u
#define SIU_ETPUBA_ETPUB9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB9_SHIFT))&SIU_ETPUBA_ETPUB9_MASK)
#define SIU_ETPUBA_ETPUB10_MASK                  0x4000000u
#define SIU_ETPUBA_ETPUB10_SHIFT                 26u
#define SIU_ETPUBA_ETPUB10_WIDTH                 1u
#define SIU_ETPUBA_ETPUB10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB10_SHIFT))&SIU_ETPUBA_ETPUB10_MASK)
#define SIU_ETPUBA_ETPUB11_MASK                  0x8000000u
#define SIU_ETPUBA_ETPUB11_SHIFT                 27u
#define SIU_ETPUBA_ETPUB11_WIDTH                 1u
#define SIU_ETPUBA_ETPUB11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB11_SHIFT))&SIU_ETPUBA_ETPUB11_MASK)
#define SIU_ETPUBA_ETPUB12_MASK                  0x10000000u
#define SIU_ETPUBA_ETPUB12_SHIFT                 28u
#define SIU_ETPUBA_ETPUB12_WIDTH                 1u
#define SIU_ETPUBA_ETPUB12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB12_SHIFT))&SIU_ETPUBA_ETPUB12_MASK)
#define SIU_ETPUBA_ETPUB13_MASK                  0x20000000u
#define SIU_ETPUBA_ETPUB13_SHIFT                 29u
#define SIU_ETPUBA_ETPUB13_WIDTH                 1u
#define SIU_ETPUBA_ETPUB13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB13_SHIFT))&SIU_ETPUBA_ETPUB13_MASK)
#define SIU_ETPUBA_ETPUB14_MASK                  0x40000000u
#define SIU_ETPUBA_ETPUB14_SHIFT                 30u
#define SIU_ETPUBA_ETPUB14_WIDTH                 1u
#define SIU_ETPUBA_ETPUB14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB14_SHIFT))&SIU_ETPUBA_ETPUB14_MASK)
#define SIU_ETPUBA_ETPUB15_MASK                  0x80000000u
#define SIU_ETPUBA_ETPUB15_SHIFT                 31u
#define SIU_ETPUBA_ETPUB15_WIDTH                 1u
#define SIU_ETPUBA_ETPUB15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBA_ETPUB15_SHIFT))&SIU_ETPUBA_ETPUB15_MASK)
/* EMIOSA Bit Fields */
#define SIU_EMIOSA_EMIOS0_7_OUT31_MASK           0x1u
#define SIU_EMIOSA_EMIOS0_7_OUT31_SHIFT          0u
#define SIU_EMIOSA_EMIOS0_7_OUT31_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_7_OUT31(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_7_OUT31_SHIFT))&SIU_EMIOSA_EMIOS0_7_OUT31_MASK)
#define SIU_EMIOSA_EMIOS0_6_OUT30_MASK           0x2u
#define SIU_EMIOSA_EMIOS0_6_OUT30_SHIFT          1u
#define SIU_EMIOSA_EMIOS0_6_OUT30_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_6_OUT30(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_6_OUT30_SHIFT))&SIU_EMIOSA_EMIOS0_6_OUT30_MASK)
#define SIU_EMIOSA_EMIOS0_5_OUT29_MASK           0x4u
#define SIU_EMIOSA_EMIOS0_5_OUT29_SHIFT          2u
#define SIU_EMIOSA_EMIOS0_5_OUT29_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_5_OUT29(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_5_OUT29_SHIFT))&SIU_EMIOSA_EMIOS0_5_OUT29_MASK)
#define SIU_EMIOSA_EMIOS0_4_OUT28_MASK           0x8u
#define SIU_EMIOSA_EMIOS0_4_OUT28_SHIFT          3u
#define SIU_EMIOSA_EMIOS0_4_OUT28_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_4_OUT28(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_4_OUT28_SHIFT))&SIU_EMIOSA_EMIOS0_4_OUT28_MASK)
#define SIU_EMIOSA_EMIOS0_3_OUT27_MASK           0x10u
#define SIU_EMIOSA_EMIOS0_3_OUT27_SHIFT          4u
#define SIU_EMIOSA_EMIOS0_3_OUT27_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_3_OUT27(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_3_OUT27_SHIFT))&SIU_EMIOSA_EMIOS0_3_OUT27_MASK)
#define SIU_EMIOSA_EMIOS0_2_OUT26_MASK           0x20u
#define SIU_EMIOSA_EMIOS0_2_OUT26_SHIFT          5u
#define SIU_EMIOSA_EMIOS0_2_OUT26_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_2_OUT26(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_2_OUT26_SHIFT))&SIU_EMIOSA_EMIOS0_2_OUT26_MASK)
#define SIU_EMIOSA_EMIOS0_1_OUT25_MASK           0x40u
#define SIU_EMIOSA_EMIOS0_1_OUT25_SHIFT          6u
#define SIU_EMIOSA_EMIOS0_1_OUT25_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_1_OUT25(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_1_OUT25_SHIFT))&SIU_EMIOSA_EMIOS0_1_OUT25_MASK)
#define SIU_EMIOSA_EMIOS0_0_OUT24_MASK           0x80u
#define SIU_EMIOSA_EMIOS0_0_OUT24_SHIFT          7u
#define SIU_EMIOSA_EMIOS0_0_OUT24_WIDTH          1u
#define SIU_EMIOSA_EMIOS0_0_OUT24(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_0_OUT24_SHIFT))&SIU_EMIOSA_EMIOS0_0_OUT24_MASK)
#define SIU_EMIOSA_EMIOS0_23_OUT23_MASK          0x100u
#define SIU_EMIOSA_EMIOS0_23_OUT23_SHIFT         8u
#define SIU_EMIOSA_EMIOS0_23_OUT23_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_23_OUT23(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_23_OUT23_SHIFT))&SIU_EMIOSA_EMIOS0_23_OUT23_MASK)
#define SIU_EMIOSA_EMIOS0_22_OUT22_MASK          0x200u
#define SIU_EMIOSA_EMIOS0_22_OUT22_SHIFT         9u
#define SIU_EMIOSA_EMIOS0_22_OUT22_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_22_OUT22(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_22_OUT22_SHIFT))&SIU_EMIOSA_EMIOS0_22_OUT22_MASK)
#define SIU_EMIOSA_EMIOS0_21_OUT21_MASK          0x400u
#define SIU_EMIOSA_EMIOS0_21_OUT21_SHIFT         10u
#define SIU_EMIOSA_EMIOS0_21_OUT21_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_21_OUT21(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_21_OUT21_SHIFT))&SIU_EMIOSA_EMIOS0_21_OUT21_MASK)
#define SIU_EMIOSA_EMIOS0_20_OUT20_MASK          0x800u
#define SIU_EMIOSA_EMIOS0_20_OUT20_SHIFT         11u
#define SIU_EMIOSA_EMIOS0_20_OUT20_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_20_OUT20(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_20_OUT20_SHIFT))&SIU_EMIOSA_EMIOS0_20_OUT20_MASK)
#define SIU_EMIOSA_EMIOS0_19_OUT19_MASK          0x1000u
#define SIU_EMIOSA_EMIOS0_19_OUT19_SHIFT         12u
#define SIU_EMIOSA_EMIOS0_19_OUT19_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_19_OUT19(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_19_OUT19_SHIFT))&SIU_EMIOSA_EMIOS0_19_OUT19_MASK)
#define SIU_EMIOSA_EMIOS0_18_OUT18_MASK          0x2000u
#define SIU_EMIOSA_EMIOS0_18_OUT18_SHIFT         13u
#define SIU_EMIOSA_EMIOS0_18_OUT18_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_18_OUT18(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_18_OUT18_SHIFT))&SIU_EMIOSA_EMIOS0_18_OUT18_MASK)
#define SIU_EMIOSA_EMIOS0_17_OUT17_MASK          0x4000u
#define SIU_EMIOSA_EMIOS0_17_OUT17_SHIFT         14u
#define SIU_EMIOSA_EMIOS0_17_OUT17_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_17_OUT17(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_17_OUT17_SHIFT))&SIU_EMIOSA_EMIOS0_17_OUT17_MASK)
#define SIU_EMIOSA_EMIOS0_16_OUT16_MASK          0x8000u
#define SIU_EMIOSA_EMIOS0_16_OUT16_SHIFT         15u
#define SIU_EMIOSA_EMIOS0_16_OUT16_WIDTH         1u
#define SIU_EMIOSA_EMIOS0_16_OUT16(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_16_OUT16_SHIFT))&SIU_EMIOSA_EMIOS0_16_OUT16_MASK)
#define SIU_EMIOSA_EMIOS1_7_OUT15_MASK           0x10000u
#define SIU_EMIOSA_EMIOS1_7_OUT15_SHIFT          16u
#define SIU_EMIOSA_EMIOS1_7_OUT15_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_7_OUT15(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_7_OUT15_SHIFT))&SIU_EMIOSA_EMIOS1_7_OUT15_MASK)
#define SIU_EMIOSA_EMIOS1_6_OUT14_MASK           0x20000u
#define SIU_EMIOSA_EMIOS1_6_OUT14_SHIFT          17u
#define SIU_EMIOSA_EMIOS1_6_OUT14_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_6_OUT14(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_6_OUT14_SHIFT))&SIU_EMIOSA_EMIOS1_6_OUT14_MASK)
#define SIU_EMIOSA_EMIOS1_5_OUT13_MASK           0x40000u
#define SIU_EMIOSA_EMIOS1_5_OUT13_SHIFT          18u
#define SIU_EMIOSA_EMIOS1_5_OUT13_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_5_OUT13(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_5_OUT13_SHIFT))&SIU_EMIOSA_EMIOS1_5_OUT13_MASK)
#define SIU_EMIOSA_EMIOS1_4_OUT12_MASK           0x80000u
#define SIU_EMIOSA_EMIOS1_4_OUT12_SHIFT          19u
#define SIU_EMIOSA_EMIOS1_4_OUT12_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_4_OUT12(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_4_OUT12_SHIFT))&SIU_EMIOSA_EMIOS1_4_OUT12_MASK)
#define SIU_EMIOSA_EMIOS1_3_OUT11_MASK           0x100000u
#define SIU_EMIOSA_EMIOS1_3_OUT11_SHIFT          20u
#define SIU_EMIOSA_EMIOS1_3_OUT11_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_3_OUT11(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_3_OUT11_SHIFT))&SIU_EMIOSA_EMIOS1_3_OUT11_MASK)
#define SIU_EMIOSA_EMIOS1_2_OUT10_MASK           0x200000u
#define SIU_EMIOSA_EMIOS1_2_OUT10_SHIFT          21u
#define SIU_EMIOSA_EMIOS1_2_OUT10_WIDTH          1u
#define SIU_EMIOSA_EMIOS1_2_OUT10(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_2_OUT10_SHIFT))&SIU_EMIOSA_EMIOS1_2_OUT10_MASK)
#define SIU_EMIOSA_EMIOS1_1_OUT9_MASK            0x400000u
#define SIU_EMIOSA_EMIOS1_1_OUT9_SHIFT           22u
#define SIU_EMIOSA_EMIOS1_1_OUT9_WIDTH           1u
#define SIU_EMIOSA_EMIOS1_1_OUT9(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_1_OUT9_SHIFT))&SIU_EMIOSA_EMIOS1_1_OUT9_MASK)
#define SIU_EMIOSA_EMIOS1_0_OUT8_MASK            0x800000u
#define SIU_EMIOSA_EMIOS1_0_OUT8_SHIFT           23u
#define SIU_EMIOSA_EMIOS1_0_OUT8_WIDTH           1u
#define SIU_EMIOSA_EMIOS1_0_OUT8(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS1_0_OUT8_SHIFT))&SIU_EMIOSA_EMIOS1_0_OUT8_MASK)
#define SIU_EMIOSA_EMIOS0_0_OUT7_MASK            0x1000000u
#define SIU_EMIOSA_EMIOS0_0_OUT7_SHIFT           24u
#define SIU_EMIOSA_EMIOS0_0_OUT7_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_0_OUT7(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_0_OUT7_SHIFT))&SIU_EMIOSA_EMIOS0_0_OUT7_MASK)
#define SIU_EMIOSA_EMIOS0_1_OUT6_MASK            0x2000000u
#define SIU_EMIOSA_EMIOS0_1_OUT6_SHIFT           25u
#define SIU_EMIOSA_EMIOS0_1_OUT6_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_1_OUT6(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_1_OUT6_SHIFT))&SIU_EMIOSA_EMIOS0_1_OUT6_MASK)
#define SIU_EMIOSA_EMIOS0_2_OUT5_MASK            0x4000000u
#define SIU_EMIOSA_EMIOS0_2_OUT5_SHIFT           26u
#define SIU_EMIOSA_EMIOS0_2_OUT5_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_2_OUT5(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_2_OUT5_SHIFT))&SIU_EMIOSA_EMIOS0_2_OUT5_MASK)
#define SIU_EMIOSA_EMIOS0_3_OUT4_MASK            0x8000000u
#define SIU_EMIOSA_EMIOS0_3_OUT4_SHIFT           27u
#define SIU_EMIOSA_EMIOS0_3_OUT4_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_3_OUT4(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_3_OUT4_SHIFT))&SIU_EMIOSA_EMIOS0_3_OUT4_MASK)
#define SIU_EMIOSA_EMIOS0_4_OUT3_MASK            0x10000000u
#define SIU_EMIOSA_EMIOS0_4_OUT3_SHIFT           28u
#define SIU_EMIOSA_EMIOS0_4_OUT3_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_4_OUT3(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_4_OUT3_SHIFT))&SIU_EMIOSA_EMIOS0_4_OUT3_MASK)
#define SIU_EMIOSA_EMIOS0_5_OUT2_MASK            0x20000000u
#define SIU_EMIOSA_EMIOS0_5_OUT2_SHIFT           29u
#define SIU_EMIOSA_EMIOS0_5_OUT2_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_5_OUT2(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_5_OUT2_SHIFT))&SIU_EMIOSA_EMIOS0_5_OUT2_MASK)
#define SIU_EMIOSA_EMIOS0_6_OUT1_MASK            0x40000000u
#define SIU_EMIOSA_EMIOS0_6_OUT1_SHIFT           30u
#define SIU_EMIOSA_EMIOS0_6_OUT1_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_6_OUT1(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_6_OUT1_SHIFT))&SIU_EMIOSA_EMIOS0_6_OUT1_MASK)
#define SIU_EMIOSA_EMIOS0_7_OUT0_MASK            0x80000000u
#define SIU_EMIOSA_EMIOS0_7_OUT0_SHIFT           31u
#define SIU_EMIOSA_EMIOS0_7_OUT0_WIDTH           1u
#define SIU_EMIOSA_EMIOS0_7_OUT0(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSA_EMIOS0_7_OUT0_SHIFT))&SIU_EMIOSA_EMIOS0_7_OUT0_MASK)
/* DSPIAHLA Bit Fields */
#define SIU_DSPIAHLA_DSPIAL31_MASK               0x1u
#define SIU_DSPIAHLA_DSPIAL31_SHIFT              0u
#define SIU_DSPIAHLA_DSPIAL31_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL31(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL31_SHIFT))&SIU_DSPIAHLA_DSPIAL31_MASK)
#define SIU_DSPIAHLA_DSPIAL30_MASK               0x2u
#define SIU_DSPIAHLA_DSPIAL30_SHIFT              1u
#define SIU_DSPIAHLA_DSPIAL30_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL30(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL30_SHIFT))&SIU_DSPIAHLA_DSPIAL30_MASK)
#define SIU_DSPIAHLA_DSPIAL29_MASK               0x4u
#define SIU_DSPIAHLA_DSPIAL29_SHIFT              2u
#define SIU_DSPIAHLA_DSPIAL29_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL29(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL29_SHIFT))&SIU_DSPIAHLA_DSPIAL29_MASK)
#define SIU_DSPIAHLA_DSPIAL28_MASK               0x8u
#define SIU_DSPIAHLA_DSPIAL28_SHIFT              3u
#define SIU_DSPIAHLA_DSPIAL28_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL28(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL28_SHIFT))&SIU_DSPIAHLA_DSPIAL28_MASK)
#define SIU_DSPIAHLA_DSPIAL27_MASK               0x10u
#define SIU_DSPIAHLA_DSPIAL27_SHIFT              4u
#define SIU_DSPIAHLA_DSPIAL27_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL27(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL27_SHIFT))&SIU_DSPIAHLA_DSPIAL27_MASK)
#define SIU_DSPIAHLA_DSPIAL26_MASK               0x20u
#define SIU_DSPIAHLA_DSPIAL26_SHIFT              5u
#define SIU_DSPIAHLA_DSPIAL26_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL26(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL26_SHIFT))&SIU_DSPIAHLA_DSPIAL26_MASK)
#define SIU_DSPIAHLA_DSPIAL25_MASK               0x40u
#define SIU_DSPIAHLA_DSPIAL25_SHIFT              6u
#define SIU_DSPIAHLA_DSPIAL25_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL25(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL25_SHIFT))&SIU_DSPIAHLA_DSPIAL25_MASK)
#define SIU_DSPIAHLA_DSPIAL24_MASK               0x80u
#define SIU_DSPIAHLA_DSPIAL24_SHIFT              7u
#define SIU_DSPIAHLA_DSPIAL24_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL24(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL24_SHIFT))&SIU_DSPIAHLA_DSPIAL24_MASK)
#define SIU_DSPIAHLA_DSPIAL23_MASK               0x100u
#define SIU_DSPIAHLA_DSPIAL23_SHIFT              8u
#define SIU_DSPIAHLA_DSPIAL23_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL23(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL23_SHIFT))&SIU_DSPIAHLA_DSPIAL23_MASK)
#define SIU_DSPIAHLA_DSPIAL22_MASK               0x200u
#define SIU_DSPIAHLA_DSPIAL22_SHIFT              9u
#define SIU_DSPIAHLA_DSPIAL22_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL22(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL22_SHIFT))&SIU_DSPIAHLA_DSPIAL22_MASK)
#define SIU_DSPIAHLA_DSPIAL21_MASK               0x400u
#define SIU_DSPIAHLA_DSPIAL21_SHIFT              10u
#define SIU_DSPIAHLA_DSPIAL21_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL21(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL21_SHIFT))&SIU_DSPIAHLA_DSPIAL21_MASK)
#define SIU_DSPIAHLA_DSPIAL20_MASK               0x800u
#define SIU_DSPIAHLA_DSPIAL20_SHIFT              11u
#define SIU_DSPIAHLA_DSPIAL20_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL20(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL20_SHIFT))&SIU_DSPIAHLA_DSPIAL20_MASK)
#define SIU_DSPIAHLA_DSPIAL19_MASK               0x1000u
#define SIU_DSPIAHLA_DSPIAL19_SHIFT              12u
#define SIU_DSPIAHLA_DSPIAL19_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL19(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL19_SHIFT))&SIU_DSPIAHLA_DSPIAL19_MASK)
#define SIU_DSPIAHLA_DSPIAL18_MASK               0x2000u
#define SIU_DSPIAHLA_DSPIAL18_SHIFT              13u
#define SIU_DSPIAHLA_DSPIAL18_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL18(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL18_SHIFT))&SIU_DSPIAHLA_DSPIAL18_MASK)
#define SIU_DSPIAHLA_DSPIAL17_MASK               0x4000u
#define SIU_DSPIAHLA_DSPIAL17_SHIFT              14u
#define SIU_DSPIAHLA_DSPIAL17_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL17(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL17_SHIFT))&SIU_DSPIAHLA_DSPIAL17_MASK)
#define SIU_DSPIAHLA_DSPIAL16_MASK               0x8000u
#define SIU_DSPIAHLA_DSPIAL16_SHIFT              15u
#define SIU_DSPIAHLA_DSPIAL16_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAL16(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAL16_SHIFT))&SIU_DSPIAHLA_DSPIAL16_MASK)
#define SIU_DSPIAHLA_DSPIAH15_MASK               0x10000u
#define SIU_DSPIAHLA_DSPIAH15_SHIFT              16u
#define SIU_DSPIAHLA_DSPIAH15_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH15(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH15_SHIFT))&SIU_DSPIAHLA_DSPIAH15_MASK)
#define SIU_DSPIAHLA_DSPIAH14_MASK               0x20000u
#define SIU_DSPIAHLA_DSPIAH14_SHIFT              17u
#define SIU_DSPIAHLA_DSPIAH14_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH14(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH14_SHIFT))&SIU_DSPIAHLA_DSPIAH14_MASK)
#define SIU_DSPIAHLA_DSPIAH13_MASK               0x40000u
#define SIU_DSPIAHLA_DSPIAH13_SHIFT              18u
#define SIU_DSPIAHLA_DSPIAH13_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH13(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH13_SHIFT))&SIU_DSPIAHLA_DSPIAH13_MASK)
#define SIU_DSPIAHLA_DSPIAH12_MASK               0x80000u
#define SIU_DSPIAHLA_DSPIAH12_SHIFT              19u
#define SIU_DSPIAHLA_DSPIAH12_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH12(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH12_SHIFT))&SIU_DSPIAHLA_DSPIAH12_MASK)
#define SIU_DSPIAHLA_DSPIAH11_MASK               0x100000u
#define SIU_DSPIAHLA_DSPIAH11_SHIFT              20u
#define SIU_DSPIAHLA_DSPIAH11_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH11(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH11_SHIFT))&SIU_DSPIAHLA_DSPIAH11_MASK)
#define SIU_DSPIAHLA_DSPIAH10_MASK               0x200000u
#define SIU_DSPIAHLA_DSPIAH10_SHIFT              21u
#define SIU_DSPIAHLA_DSPIAH10_WIDTH              1u
#define SIU_DSPIAHLA_DSPIAH10(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH10_SHIFT))&SIU_DSPIAHLA_DSPIAH10_MASK)
#define SIU_DSPIAHLA_DSPIAH9_MASK                0x400000u
#define SIU_DSPIAHLA_DSPIAH9_SHIFT               22u
#define SIU_DSPIAHLA_DSPIAH9_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH9(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH9_SHIFT))&SIU_DSPIAHLA_DSPIAH9_MASK)
#define SIU_DSPIAHLA_DSPIAH8_MASK                0x800000u
#define SIU_DSPIAHLA_DSPIAH8_SHIFT               23u
#define SIU_DSPIAHLA_DSPIAH8_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH8(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH8_SHIFT))&SIU_DSPIAHLA_DSPIAH8_MASK)
#define SIU_DSPIAHLA_DSPIAH7_MASK                0x1000000u
#define SIU_DSPIAHLA_DSPIAH7_SHIFT               24u
#define SIU_DSPIAHLA_DSPIAH7_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH7(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH7_SHIFT))&SIU_DSPIAHLA_DSPIAH7_MASK)
#define SIU_DSPIAHLA_DSPIAH6_MASK                0x2000000u
#define SIU_DSPIAHLA_DSPIAH6_SHIFT               25u
#define SIU_DSPIAHLA_DSPIAH6_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH6(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH6_SHIFT))&SIU_DSPIAHLA_DSPIAH6_MASK)
#define SIU_DSPIAHLA_DSPIAH5_MASK                0x4000000u
#define SIU_DSPIAHLA_DSPIAH5_SHIFT               26u
#define SIU_DSPIAHLA_DSPIAH5_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH5(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH5_SHIFT))&SIU_DSPIAHLA_DSPIAH5_MASK)
#define SIU_DSPIAHLA_DSPIAH4_MASK                0x8000000u
#define SIU_DSPIAHLA_DSPIAH4_SHIFT               27u
#define SIU_DSPIAHLA_DSPIAH4_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH4(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH4_SHIFT))&SIU_DSPIAHLA_DSPIAH4_MASK)
#define SIU_DSPIAHLA_DSPIAH3_MASK                0x10000000u
#define SIU_DSPIAHLA_DSPIAH3_SHIFT               28u
#define SIU_DSPIAHLA_DSPIAH3_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH3(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH3_SHIFT))&SIU_DSPIAHLA_DSPIAH3_MASK)
#define SIU_DSPIAHLA_DSPIAH2_MASK                0x20000000u
#define SIU_DSPIAHLA_DSPIAH2_SHIFT               29u
#define SIU_DSPIAHLA_DSPIAH2_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH2(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH2_SHIFT))&SIU_DSPIAHLA_DSPIAH2_MASK)
#define SIU_DSPIAHLA_DSPIAH1_MASK                0x40000000u
#define SIU_DSPIAHLA_DSPIAH1_SHIFT               30u
#define SIU_DSPIAHLA_DSPIAH1_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH1(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH1_SHIFT))&SIU_DSPIAHLA_DSPIAH1_MASK)
#define SIU_DSPIAHLA_DSPIAH0_MASK                0x80000000u
#define SIU_DSPIAHLA_DSPIAH0_SHIFT               31u
#define SIU_DSPIAHLA_DSPIAH0_WIDTH               1u
#define SIU_DSPIAHLA_DSPIAH0(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIAHLA_DSPIAH0_SHIFT))&SIU_DSPIAHLA_DSPIAH0_MASK)
/* ETPUAB Bit Fields */
#define SIU_ETPUAB_ETPUA11_MASK                  0x1u
#define SIU_ETPUAB_ETPUA11_SHIFT                 0u
#define SIU_ETPUAB_ETPUA11_WIDTH                 1u
#define SIU_ETPUAB_ETPUA11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA11_SHIFT))&SIU_ETPUAB_ETPUA11_MASK)
#define SIU_ETPUAB_ETPUA10_MASK                  0x2u
#define SIU_ETPUAB_ETPUA10_SHIFT                 1u
#define SIU_ETPUAB_ETPUA10_WIDTH                 1u
#define SIU_ETPUAB_ETPUA10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA10_SHIFT))&SIU_ETPUAB_ETPUA10_MASK)
#define SIU_ETPUAB_ETPUA9_MASK                   0x4u
#define SIU_ETPUAB_ETPUA9_SHIFT                  2u
#define SIU_ETPUAB_ETPUA9_WIDTH                  1u
#define SIU_ETPUAB_ETPUA9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA9_SHIFT))&SIU_ETPUAB_ETPUA9_MASK)
#define SIU_ETPUAB_ETPUA8_MASK                   0x8u
#define SIU_ETPUAB_ETPUA8_SHIFT                  3u
#define SIU_ETPUAB_ETPUA8_WIDTH                  1u
#define SIU_ETPUAB_ETPUA8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA8_SHIFT))&SIU_ETPUAB_ETPUA8_MASK)
#define SIU_ETPUAB_ETPUA7_MASK                   0x10u
#define SIU_ETPUAB_ETPUA7_SHIFT                  4u
#define SIU_ETPUAB_ETPUA7_WIDTH                  1u
#define SIU_ETPUAB_ETPUA7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA7_SHIFT))&SIU_ETPUAB_ETPUA7_MASK)
#define SIU_ETPUAB_ETPUA6_MASK                   0x20u
#define SIU_ETPUAB_ETPUA6_SHIFT                  5u
#define SIU_ETPUAB_ETPUA6_WIDTH                  1u
#define SIU_ETPUAB_ETPUA6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA6_SHIFT))&SIU_ETPUAB_ETPUA6_MASK)
#define SIU_ETPUAB_ETPUA5_MASK                   0x40u
#define SIU_ETPUAB_ETPUA5_SHIFT                  6u
#define SIU_ETPUAB_ETPUA5_WIDTH                  1u
#define SIU_ETPUAB_ETPUA5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA5_SHIFT))&SIU_ETPUAB_ETPUA5_MASK)
#define SIU_ETPUAB_ETPUA4_MASK                   0x80u
#define SIU_ETPUAB_ETPUA4_SHIFT                  7u
#define SIU_ETPUAB_ETPUA4_WIDTH                  1u
#define SIU_ETPUAB_ETPUA4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA4_SHIFT))&SIU_ETPUAB_ETPUA4_MASK)
#define SIU_ETPUAB_ETPUA3_MASK                   0x100u
#define SIU_ETPUAB_ETPUA3_SHIFT                  8u
#define SIU_ETPUAB_ETPUA3_WIDTH                  1u
#define SIU_ETPUAB_ETPUA3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA3_SHIFT))&SIU_ETPUAB_ETPUA3_MASK)
#define SIU_ETPUAB_ETPUA2_MASK                   0x200u
#define SIU_ETPUAB_ETPUA2_SHIFT                  9u
#define SIU_ETPUAB_ETPUA2_WIDTH                  1u
#define SIU_ETPUAB_ETPUA2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA2_SHIFT))&SIU_ETPUAB_ETPUA2_MASK)
#define SIU_ETPUAB_ETPUA1_MASK                   0x400u
#define SIU_ETPUAB_ETPUA1_SHIFT                  10u
#define SIU_ETPUAB_ETPUA1_WIDTH                  1u
#define SIU_ETPUAB_ETPUA1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA1_SHIFT))&SIU_ETPUAB_ETPUA1_MASK)
#define SIU_ETPUAB_ETPUA0_MASK                   0x800u
#define SIU_ETPUAB_ETPUA0_SHIFT                  11u
#define SIU_ETPUAB_ETPUA0_WIDTH                  1u
#define SIU_ETPUAB_ETPUA0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA0_SHIFT))&SIU_ETPUAB_ETPUA0_MASK)
#define SIU_ETPUAB_ETPUA15_MASK                  0x1000u
#define SIU_ETPUAB_ETPUA15_SHIFT                 12u
#define SIU_ETPUAB_ETPUA15_WIDTH                 1u
#define SIU_ETPUAB_ETPUA15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA15_SHIFT))&SIU_ETPUAB_ETPUA15_MASK)
#define SIU_ETPUAB_ETPUA14_MASK                  0x2000u
#define SIU_ETPUAB_ETPUA14_SHIFT                 13u
#define SIU_ETPUAB_ETPUA14_WIDTH                 1u
#define SIU_ETPUAB_ETPUA14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA14_SHIFT))&SIU_ETPUAB_ETPUA14_MASK)
#define SIU_ETPUAB_ETPUA13_MASK                  0x4000u
#define SIU_ETPUAB_ETPUA13_SHIFT                 14u
#define SIU_ETPUAB_ETPUA13_WIDTH                 1u
#define SIU_ETPUAB_ETPUA13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA13_SHIFT))&SIU_ETPUAB_ETPUA13_MASK)
#define SIU_ETPUAB_ETPUA12_MASK                  0x8000u
#define SIU_ETPUAB_ETPUA12_SHIFT                 15u
#define SIU_ETPUAB_ETPUA12_WIDTH                 1u
#define SIU_ETPUAB_ETPUA12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA12_SHIFT))&SIU_ETPUAB_ETPUA12_MASK)
#define SIU_ETPUAB_ETPUA30_MASK                  0x10000u
#define SIU_ETPUAB_ETPUA30_SHIFT                 16u
#define SIU_ETPUAB_ETPUA30_WIDTH                 1u
#define SIU_ETPUAB_ETPUA30(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA30_SHIFT))&SIU_ETPUAB_ETPUA30_MASK)
#define SIU_ETPUAB_ETPUA31_MASK                  0x20000u
#define SIU_ETPUAB_ETPUA31_SHIFT                 17u
#define SIU_ETPUAB_ETPUA31_WIDTH                 1u
#define SIU_ETPUAB_ETPUA31(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA31_SHIFT))&SIU_ETPUAB_ETPUA31_MASK)
#define SIU_ETPUAB_ETPUA24_MASK                  0x40000u
#define SIU_ETPUAB_ETPUA24_SHIFT                 18u
#define SIU_ETPUAB_ETPUA24_WIDTH                 1u
#define SIU_ETPUAB_ETPUA24(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA24_SHIFT))&SIU_ETPUAB_ETPUA24_MASK)
#define SIU_ETPUAB_ETPUA25_MASK                  0x80000u
#define SIU_ETPUAB_ETPUA25_SHIFT                 19u
#define SIU_ETPUAB_ETPUA25_WIDTH                 1u
#define SIU_ETPUAB_ETPUA25(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA25_SHIFT))&SIU_ETPUAB_ETPUA25_MASK)
#define SIU_ETPUAB_ETPUA26_MASK                  0x100000u
#define SIU_ETPUAB_ETPUA26_SHIFT                 20u
#define SIU_ETPUAB_ETPUA26_WIDTH                 1u
#define SIU_ETPUAB_ETPUA26(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA26_SHIFT))&SIU_ETPUAB_ETPUA26_MASK)
#define SIU_ETPUAB_ETPUA27_MASK                  0x200000u
#define SIU_ETPUAB_ETPUA27_SHIFT                 21u
#define SIU_ETPUAB_ETPUA27_WIDTH                 1u
#define SIU_ETPUAB_ETPUA27(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA27_SHIFT))&SIU_ETPUAB_ETPUA27_MASK)
#define SIU_ETPUAB_ETPUA28_MASK                  0x400000u
#define SIU_ETPUAB_ETPUA28_SHIFT                 22u
#define SIU_ETPUAB_ETPUA28_WIDTH                 1u
#define SIU_ETPUAB_ETPUA28(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA28_SHIFT))&SIU_ETPUAB_ETPUA28_MASK)
#define SIU_ETPUAB_ETPUA29_MASK                  0x800000u
#define SIU_ETPUAB_ETPUA29_SHIFT                 23u
#define SIU_ETPUAB_ETPUA29_WIDTH                 1u
#define SIU_ETPUAB_ETPUA29(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA29_SHIFT))&SIU_ETPUAB_ETPUA29_MASK)
#define SIU_ETPUAB_ETPUA16_MASK                  0x1000000u
#define SIU_ETPUAB_ETPUA16_SHIFT                 24u
#define SIU_ETPUAB_ETPUA16_WIDTH                 1u
#define SIU_ETPUAB_ETPUA16(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA16_SHIFT))&SIU_ETPUAB_ETPUA16_MASK)
#define SIU_ETPUAB_ETPUA17_MASK                  0x2000000u
#define SIU_ETPUAB_ETPUA17_SHIFT                 25u
#define SIU_ETPUAB_ETPUA17_WIDTH                 1u
#define SIU_ETPUAB_ETPUA17(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA17_SHIFT))&SIU_ETPUAB_ETPUA17_MASK)
#define SIU_ETPUAB_ETPUA18_MASK                  0x4000000u
#define SIU_ETPUAB_ETPUA18_SHIFT                 26u
#define SIU_ETPUAB_ETPUA18_WIDTH                 1u
#define SIU_ETPUAB_ETPUA18(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA18_SHIFT))&SIU_ETPUAB_ETPUA18_MASK)
#define SIU_ETPUAB_ETPUA19_MASK                  0x8000000u
#define SIU_ETPUAB_ETPUA19_SHIFT                 27u
#define SIU_ETPUAB_ETPUA19_WIDTH                 1u
#define SIU_ETPUAB_ETPUA19(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA19_SHIFT))&SIU_ETPUAB_ETPUA19_MASK)
#define SIU_ETPUAB_ETPUA20_MASK                  0x10000000u
#define SIU_ETPUAB_ETPUA20_SHIFT                 28u
#define SIU_ETPUAB_ETPUA20_WIDTH                 1u
#define SIU_ETPUAB_ETPUA20(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA20_SHIFT))&SIU_ETPUAB_ETPUA20_MASK)
#define SIU_ETPUAB_ETPUA21_MASK                  0x20000000u
#define SIU_ETPUAB_ETPUA21_SHIFT                 29u
#define SIU_ETPUAB_ETPUA21_WIDTH                 1u
#define SIU_ETPUAB_ETPUA21(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA21_SHIFT))&SIU_ETPUAB_ETPUA21_MASK)
#define SIU_ETPUAB_ETPUA22_MASK                  0x40000000u
#define SIU_ETPUAB_ETPUA22_SHIFT                 30u
#define SIU_ETPUAB_ETPUA22_WIDTH                 1u
#define SIU_ETPUAB_ETPUA22(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA22_SHIFT))&SIU_ETPUAB_ETPUA22_MASK)
#define SIU_ETPUAB_ETPUA23_MASK                  0x80000000u
#define SIU_ETPUAB_ETPUA23_SHIFT                 31u
#define SIU_ETPUAB_ETPUA23_WIDTH                 1u
#define SIU_ETPUAB_ETPUA23(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAB_ETPUA23_SHIFT))&SIU_ETPUAB_ETPUA23_MASK)
/* EMIOSB Bit Fields */
#define SIU_EMIOSB_EMIOS0_0_OUT31_MASK           0x1u
#define SIU_EMIOSB_EMIOS0_0_OUT31_SHIFT          0u
#define SIU_EMIOSB_EMIOS0_0_OUT31_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_0_OUT31(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_0_OUT31_SHIFT))&SIU_EMIOSB_EMIOS0_0_OUT31_MASK)
#define SIU_EMIOSB_EMIOS0_1_OUT30_MASK           0x2u
#define SIU_EMIOSB_EMIOS0_1_OUT30_SHIFT          1u
#define SIU_EMIOSB_EMIOS0_1_OUT30_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_1_OUT30(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_1_OUT30_SHIFT))&SIU_EMIOSB_EMIOS0_1_OUT30_MASK)
#define SIU_EMIOSB_EMIOS0_2_OUT29_MASK           0x4u
#define SIU_EMIOSB_EMIOS0_2_OUT29_SHIFT          2u
#define SIU_EMIOSB_EMIOS0_2_OUT29_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_2_OUT29(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_2_OUT29_SHIFT))&SIU_EMIOSB_EMIOS0_2_OUT29_MASK)
#define SIU_EMIOSB_EMIOS0_3_OUT28_MASK           0x8u
#define SIU_EMIOSB_EMIOS0_3_OUT28_SHIFT          3u
#define SIU_EMIOSB_EMIOS0_3_OUT28_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_3_OUT28(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_3_OUT28_SHIFT))&SIU_EMIOSB_EMIOS0_3_OUT28_MASK)
#define SIU_EMIOSB_EMIOS0_4_OUT27_MASK           0x10u
#define SIU_EMIOSB_EMIOS0_4_OUT27_SHIFT          4u
#define SIU_EMIOSB_EMIOS0_4_OUT27_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_4_OUT27(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_4_OUT27_SHIFT))&SIU_EMIOSB_EMIOS0_4_OUT27_MASK)
#define SIU_EMIOSB_EMIOS0_5_OUT26_MASK           0x20u
#define SIU_EMIOSB_EMIOS0_5_OUT26_SHIFT          5u
#define SIU_EMIOSB_EMIOS0_5_OUT26_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_5_OUT26(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_5_OUT26_SHIFT))&SIU_EMIOSB_EMIOS0_5_OUT26_MASK)
#define SIU_EMIOSB_EMIOS0_6_OUT25_MASK           0x40u
#define SIU_EMIOSB_EMIOS0_6_OUT25_SHIFT          6u
#define SIU_EMIOSB_EMIOS0_6_OUT25_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_6_OUT25(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_6_OUT25_SHIFT))&SIU_EMIOSB_EMIOS0_6_OUT25_MASK)
#define SIU_EMIOSB_EMIOS1_0_OUT24_MASK           0x80u
#define SIU_EMIOSB_EMIOS1_0_OUT24_SHIFT          7u
#define SIU_EMIOSB_EMIOS1_0_OUT24_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_0_OUT24(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_0_OUT24_SHIFT))&SIU_EMIOSB_EMIOS1_0_OUT24_MASK)
#define SIU_EMIOSB_EMIOS1_1_OUT23_MASK           0x100u
#define SIU_EMIOSB_EMIOS1_1_OUT23_SHIFT          8u
#define SIU_EMIOSB_EMIOS1_1_OUT23_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_1_OUT23(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_1_OUT23_SHIFT))&SIU_EMIOSB_EMIOS1_1_OUT23_MASK)
#define SIU_EMIOSB_EMIOS1_2_OUT22_MASK           0x200u
#define SIU_EMIOSB_EMIOS1_2_OUT22_SHIFT          9u
#define SIU_EMIOSB_EMIOS1_2_OUT22_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_2_OUT22(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_2_OUT22_SHIFT))&SIU_EMIOSB_EMIOS1_2_OUT22_MASK)
#define SIU_EMIOSB_EMIOS1_3_OUT21_MASK           0x400u
#define SIU_EMIOSB_EMIOS1_3_OUT21_SHIFT          10u
#define SIU_EMIOSB_EMIOS1_3_OUT21_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_3_OUT21(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_3_OUT21_SHIFT))&SIU_EMIOSB_EMIOS1_3_OUT21_MASK)
#define SIU_EMIOSB_EMIOS1_4_OUT20_MASK           0x800u
#define SIU_EMIOSB_EMIOS1_4_OUT20_SHIFT          11u
#define SIU_EMIOSB_EMIOS1_4_OUT20_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_4_OUT20(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_4_OUT20_SHIFT))&SIU_EMIOSB_EMIOS1_4_OUT20_MASK)
#define SIU_EMIOSB_EMIOS1_5_OUT19_MASK           0x1000u
#define SIU_EMIOSB_EMIOS1_5_OUT19_SHIFT          12u
#define SIU_EMIOSB_EMIOS1_5_OUT19_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_5_OUT19(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_5_OUT19_SHIFT))&SIU_EMIOSB_EMIOS1_5_OUT19_MASK)
#define SIU_EMIOSB_EMIOS1_6_OUT18_MASK           0x2000u
#define SIU_EMIOSB_EMIOS1_6_OUT18_SHIFT          13u
#define SIU_EMIOSB_EMIOS1_6_OUT18_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_6_OUT18(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_6_OUT18_SHIFT))&SIU_EMIOSB_EMIOS1_6_OUT18_MASK)
#define SIU_EMIOSB_EMIOS1_7_OUT17_MASK           0x4000u
#define SIU_EMIOSB_EMIOS1_7_OUT17_SHIFT          14u
#define SIU_EMIOSB_EMIOS1_7_OUT17_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_7_OUT17(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_7_OUT17_SHIFT))&SIU_EMIOSB_EMIOS1_7_OUT17_MASK)
#define SIU_EMIOSB_EMIOS0_23_OUT16_MASK          0x8000u
#define SIU_EMIOSB_EMIOS0_23_OUT16_SHIFT         15u
#define SIU_EMIOSB_EMIOS0_23_OUT16_WIDTH         1u
#define SIU_EMIOSB_EMIOS0_23_OUT16(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_23_OUT16_SHIFT))&SIU_EMIOSB_EMIOS0_23_OUT16_MASK)
#define SIU_EMIOSB_EMIOS1_4_OUT15_MASK           0x10000u
#define SIU_EMIOSB_EMIOS1_4_OUT15_SHIFT          16u
#define SIU_EMIOSB_EMIOS1_4_OUT15_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_4_OUT15(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_4_OUT15_SHIFT))&SIU_EMIOSB_EMIOS1_4_OUT15_MASK)
#define SIU_EMIOSB_EMIOS1_5_OUT14_MASK           0x20000u
#define SIU_EMIOSB_EMIOS1_5_OUT14_SHIFT          17u
#define SIU_EMIOSB_EMIOS1_5_OUT14_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_5_OUT14(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_5_OUT14_SHIFT))&SIU_EMIOSB_EMIOS1_5_OUT14_MASK)
#define SIU_EMIOSB_EMIOS1_6_OUT13_MASK           0x40000u
#define SIU_EMIOSB_EMIOS1_6_OUT13_SHIFT          18u
#define SIU_EMIOSB_EMIOS1_6_OUT13_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_6_OUT13(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_6_OUT13_SHIFT))&SIU_EMIOSB_EMIOS1_6_OUT13_MASK)
#define SIU_EMIOSB_EMIOS1_7_OUT12_MASK           0x80000u
#define SIU_EMIOSB_EMIOS1_7_OUT12_SHIFT          19u
#define SIU_EMIOSB_EMIOS1_7_OUT12_WIDTH          1u
#define SIU_EMIOSB_EMIOS1_7_OUT12(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_7_OUT12_SHIFT))&SIU_EMIOSB_EMIOS1_7_OUT12_MASK)
#define SIU_EMIOSB_EMIOS0_23_OUT11_MASK          0x100000u
#define SIU_EMIOSB_EMIOS0_23_OUT11_SHIFT         20u
#define SIU_EMIOSB_EMIOS0_23_OUT11_WIDTH         1u
#define SIU_EMIOSB_EMIOS0_23_OUT11(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_23_OUT11_SHIFT))&SIU_EMIOSB_EMIOS0_23_OUT11_MASK)
#define SIU_EMIOSB_EMIOS0_0_OUT10_MASK           0x200000u
#define SIU_EMIOSB_EMIOS0_0_OUT10_SHIFT          21u
#define SIU_EMIOSB_EMIOS0_0_OUT10_WIDTH          1u
#define SIU_EMIOSB_EMIOS0_0_OUT10(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_0_OUT10_SHIFT))&SIU_EMIOSB_EMIOS0_0_OUT10_MASK)
#define SIU_EMIOSB_EMIOS0_1_OUT9_MASK            0x400000u
#define SIU_EMIOSB_EMIOS0_1_OUT9_SHIFT           22u
#define SIU_EMIOSB_EMIOS0_1_OUT9_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_1_OUT9(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_1_OUT9_SHIFT))&SIU_EMIOSB_EMIOS0_1_OUT9_MASK)
#define SIU_EMIOSB_EMIOS0_2_OUT8_MASK            0x800000u
#define SIU_EMIOSB_EMIOS0_2_OUT8_SHIFT           23u
#define SIU_EMIOSB_EMIOS0_2_OUT8_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_2_OUT8(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_2_OUT8_SHIFT))&SIU_EMIOSB_EMIOS0_2_OUT8_MASK)
#define SIU_EMIOSB_EMIOS0_3_OUT7_MASK            0x1000000u
#define SIU_EMIOSB_EMIOS0_3_OUT7_SHIFT           24u
#define SIU_EMIOSB_EMIOS0_3_OUT7_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_3_OUT7(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_3_OUT7_SHIFT))&SIU_EMIOSB_EMIOS0_3_OUT7_MASK)
#define SIU_EMIOSB_EMIOS0_4_OUT6_MASK            0x2000000u
#define SIU_EMIOSB_EMIOS0_4_OUT6_SHIFT           25u
#define SIU_EMIOSB_EMIOS0_4_OUT6_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_4_OUT6(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_4_OUT6_SHIFT))&SIU_EMIOSB_EMIOS0_4_OUT6_MASK)
#define SIU_EMIOSB_EMIOS0_5_OUT5_MASK            0x4000000u
#define SIU_EMIOSB_EMIOS0_5_OUT5_SHIFT           26u
#define SIU_EMIOSB_EMIOS0_5_OUT5_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_5_OUT5(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_5_OUT5_SHIFT))&SIU_EMIOSB_EMIOS0_5_OUT5_MASK)
#define SIU_EMIOSB_EMIOS0_6_OUT4_MASK            0x8000000u
#define SIU_EMIOSB_EMIOS0_6_OUT4_SHIFT           27u
#define SIU_EMIOSB_EMIOS0_6_OUT4_WIDTH           1u
#define SIU_EMIOSB_EMIOS0_6_OUT4(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS0_6_OUT4_SHIFT))&SIU_EMIOSB_EMIOS0_6_OUT4_MASK)
#define SIU_EMIOSB_EMIOS1_0_OUT3_MASK            0x10000000u
#define SIU_EMIOSB_EMIOS1_0_OUT3_SHIFT           28u
#define SIU_EMIOSB_EMIOS1_0_OUT3_WIDTH           1u
#define SIU_EMIOSB_EMIOS1_0_OUT3(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_0_OUT3_SHIFT))&SIU_EMIOSB_EMIOS1_0_OUT3_MASK)
#define SIU_EMIOSB_EMIOS1_1_OUT2_MASK            0x20000000u
#define SIU_EMIOSB_EMIOS1_1_OUT2_SHIFT           29u
#define SIU_EMIOSB_EMIOS1_1_OUT2_WIDTH           1u
#define SIU_EMIOSB_EMIOS1_1_OUT2(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_1_OUT2_SHIFT))&SIU_EMIOSB_EMIOS1_1_OUT2_MASK)
#define SIU_EMIOSB_EMIOS1_2_OUT1_MASK            0x40000000u
#define SIU_EMIOSB_EMIOS1_2_OUT1_SHIFT           30u
#define SIU_EMIOSB_EMIOS1_2_OUT1_WIDTH           1u
#define SIU_EMIOSB_EMIOS1_2_OUT1(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_2_OUT1_SHIFT))&SIU_EMIOSB_EMIOS1_2_OUT1_MASK)
#define SIU_EMIOSB_EMIOS1_3_OUT0_MASK            0x80000000u
#define SIU_EMIOSB_EMIOS1_3_OUT0_SHIFT           31u
#define SIU_EMIOSB_EMIOS1_3_OUT0_WIDTH           1u
#define SIU_EMIOSB_EMIOS1_3_OUT0(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSB_EMIOS1_3_OUT0_SHIFT))&SIU_EMIOSB_EMIOS1_3_OUT0_MASK)
/* DSPIBHLB Bit Fields */
#define SIU_DSPIBHLB_DSPIBL31_MASK               0x1u
#define SIU_DSPIBHLB_DSPIBL31_SHIFT              0u
#define SIU_DSPIBHLB_DSPIBL31_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL31(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL31_SHIFT))&SIU_DSPIBHLB_DSPIBL31_MASK)
#define SIU_DSPIBHLB_DSPIBL30_MASK               0x2u
#define SIU_DSPIBHLB_DSPIBL30_SHIFT              1u
#define SIU_DSPIBHLB_DSPIBL30_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL30(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL30_SHIFT))&SIU_DSPIBHLB_DSPIBL30_MASK)
#define SIU_DSPIBHLB_DSPIBL29_MASK               0x4u
#define SIU_DSPIBHLB_DSPIBL29_SHIFT              2u
#define SIU_DSPIBHLB_DSPIBL29_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL29(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL29_SHIFT))&SIU_DSPIBHLB_DSPIBL29_MASK)
#define SIU_DSPIBHLB_DSPIBL28_MASK               0x8u
#define SIU_DSPIBHLB_DSPIBL28_SHIFT              3u
#define SIU_DSPIBHLB_DSPIBL28_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL28(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL28_SHIFT))&SIU_DSPIBHLB_DSPIBL28_MASK)
#define SIU_DSPIBHLB_DSPIBL27_MASK               0x10u
#define SIU_DSPIBHLB_DSPIBL27_SHIFT              4u
#define SIU_DSPIBHLB_DSPIBL27_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL27(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL27_SHIFT))&SIU_DSPIBHLB_DSPIBL27_MASK)
#define SIU_DSPIBHLB_DSPIBL26_MASK               0x20u
#define SIU_DSPIBHLB_DSPIBL26_SHIFT              5u
#define SIU_DSPIBHLB_DSPIBL26_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL26(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL26_SHIFT))&SIU_DSPIBHLB_DSPIBL26_MASK)
#define SIU_DSPIBHLB_DSPIBL25_MASK               0x40u
#define SIU_DSPIBHLB_DSPIBL25_SHIFT              6u
#define SIU_DSPIBHLB_DSPIBL25_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL25(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL25_SHIFT))&SIU_DSPIBHLB_DSPIBL25_MASK)
#define SIU_DSPIBHLB_DSPIBL24_MASK               0x80u
#define SIU_DSPIBHLB_DSPIBL24_SHIFT              7u
#define SIU_DSPIBHLB_DSPIBL24_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL24(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL24_SHIFT))&SIU_DSPIBHLB_DSPIBL24_MASK)
#define SIU_DSPIBHLB_DSPIBL23_MASK               0x100u
#define SIU_DSPIBHLB_DSPIBL23_SHIFT              8u
#define SIU_DSPIBHLB_DSPIBL23_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL23(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL23_SHIFT))&SIU_DSPIBHLB_DSPIBL23_MASK)
#define SIU_DSPIBHLB_DSPIBL22_MASK               0x200u
#define SIU_DSPIBHLB_DSPIBL22_SHIFT              9u
#define SIU_DSPIBHLB_DSPIBL22_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL22(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL22_SHIFT))&SIU_DSPIBHLB_DSPIBL22_MASK)
#define SIU_DSPIBHLB_DSPIBL21_MASK               0x400u
#define SIU_DSPIBHLB_DSPIBL21_SHIFT              10u
#define SIU_DSPIBHLB_DSPIBL21_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL21(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL21_SHIFT))&SIU_DSPIBHLB_DSPIBL21_MASK)
#define SIU_DSPIBHLB_DSPIBL20_MASK               0x800u
#define SIU_DSPIBHLB_DSPIBL20_SHIFT              11u
#define SIU_DSPIBHLB_DSPIBL20_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL20(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL20_SHIFT))&SIU_DSPIBHLB_DSPIBL20_MASK)
#define SIU_DSPIBHLB_DSPIBL19_MASK               0x1000u
#define SIU_DSPIBHLB_DSPIBL19_SHIFT              12u
#define SIU_DSPIBHLB_DSPIBL19_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL19(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL19_SHIFT))&SIU_DSPIBHLB_DSPIBL19_MASK)
#define SIU_DSPIBHLB_DSPIBL18_MASK               0x2000u
#define SIU_DSPIBHLB_DSPIBL18_SHIFT              13u
#define SIU_DSPIBHLB_DSPIBL18_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL18(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL18_SHIFT))&SIU_DSPIBHLB_DSPIBL18_MASK)
#define SIU_DSPIBHLB_DSPIBL17_MASK               0x4000u
#define SIU_DSPIBHLB_DSPIBL17_SHIFT              14u
#define SIU_DSPIBHLB_DSPIBL17_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL17(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL17_SHIFT))&SIU_DSPIBHLB_DSPIBL17_MASK)
#define SIU_DSPIBHLB_DSPIBL16_MASK               0x8000u
#define SIU_DSPIBHLB_DSPIBL16_SHIFT              15u
#define SIU_DSPIBHLB_DSPIBL16_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBL16(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBL16_SHIFT))&SIU_DSPIBHLB_DSPIBL16_MASK)
#define SIU_DSPIBHLB_DSPIBH15_MASK               0x10000u
#define SIU_DSPIBHLB_DSPIBH15_SHIFT              16u
#define SIU_DSPIBHLB_DSPIBH15_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH15(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH15_SHIFT))&SIU_DSPIBHLB_DSPIBH15_MASK)
#define SIU_DSPIBHLB_DSPIBH14_MASK               0x20000u
#define SIU_DSPIBHLB_DSPIBH14_SHIFT              17u
#define SIU_DSPIBHLB_DSPIBH14_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH14(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH14_SHIFT))&SIU_DSPIBHLB_DSPIBH14_MASK)
#define SIU_DSPIBHLB_DSPIBH13_MASK               0x40000u
#define SIU_DSPIBHLB_DSPIBH13_SHIFT              18u
#define SIU_DSPIBHLB_DSPIBH13_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH13(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH13_SHIFT))&SIU_DSPIBHLB_DSPIBH13_MASK)
#define SIU_DSPIBHLB_DSPIBH12_MASK               0x80000u
#define SIU_DSPIBHLB_DSPIBH12_SHIFT              19u
#define SIU_DSPIBHLB_DSPIBH12_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH12(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH12_SHIFT))&SIU_DSPIBHLB_DSPIBH12_MASK)
#define SIU_DSPIBHLB_DSPIBH11_MASK               0x100000u
#define SIU_DSPIBHLB_DSPIBH11_SHIFT              20u
#define SIU_DSPIBHLB_DSPIBH11_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH11(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH11_SHIFT))&SIU_DSPIBHLB_DSPIBH11_MASK)
#define SIU_DSPIBHLB_DSPIBH10_MASK               0x200000u
#define SIU_DSPIBHLB_DSPIBH10_SHIFT              21u
#define SIU_DSPIBHLB_DSPIBH10_WIDTH              1u
#define SIU_DSPIBHLB_DSPIBH10(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH10_SHIFT))&SIU_DSPIBHLB_DSPIBH10_MASK)
#define SIU_DSPIBHLB_DSPIBH9_MASK                0x400000u
#define SIU_DSPIBHLB_DSPIBH9_SHIFT               22u
#define SIU_DSPIBHLB_DSPIBH9_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH9(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH9_SHIFT))&SIU_DSPIBHLB_DSPIBH9_MASK)
#define SIU_DSPIBHLB_DSPIBH8_MASK                0x800000u
#define SIU_DSPIBHLB_DSPIBH8_SHIFT               23u
#define SIU_DSPIBHLB_DSPIBH8_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH8(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH8_SHIFT))&SIU_DSPIBHLB_DSPIBH8_MASK)
#define SIU_DSPIBHLB_DSPIBH7_MASK                0x1000000u
#define SIU_DSPIBHLB_DSPIBH7_SHIFT               24u
#define SIU_DSPIBHLB_DSPIBH7_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH7(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH7_SHIFT))&SIU_DSPIBHLB_DSPIBH7_MASK)
#define SIU_DSPIBHLB_DSPIBH6_MASK                0x2000000u
#define SIU_DSPIBHLB_DSPIBH6_SHIFT               25u
#define SIU_DSPIBHLB_DSPIBH6_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH6(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH6_SHIFT))&SIU_DSPIBHLB_DSPIBH6_MASK)
#define SIU_DSPIBHLB_DSPIBH5_MASK                0x4000000u
#define SIU_DSPIBHLB_DSPIBH5_SHIFT               26u
#define SIU_DSPIBHLB_DSPIBH5_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH5(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH5_SHIFT))&SIU_DSPIBHLB_DSPIBH5_MASK)
#define SIU_DSPIBHLB_DSPIBH4_MASK                0x8000000u
#define SIU_DSPIBHLB_DSPIBH4_SHIFT               27u
#define SIU_DSPIBHLB_DSPIBH4_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH4(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH4_SHIFT))&SIU_DSPIBHLB_DSPIBH4_MASK)
#define SIU_DSPIBHLB_DSPIBH3_MASK                0x10000000u
#define SIU_DSPIBHLB_DSPIBH3_SHIFT               28u
#define SIU_DSPIBHLB_DSPIBH3_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH3(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH3_SHIFT))&SIU_DSPIBHLB_DSPIBH3_MASK)
#define SIU_DSPIBHLB_DSPIBH2_MASK                0x20000000u
#define SIU_DSPIBHLB_DSPIBH2_SHIFT               29u
#define SIU_DSPIBHLB_DSPIBH2_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH2(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH2_SHIFT))&SIU_DSPIBHLB_DSPIBH2_MASK)
#define SIU_DSPIBHLB_DSPIBH1_MASK                0x40000000u
#define SIU_DSPIBHLB_DSPIBH1_SHIFT               30u
#define SIU_DSPIBHLB_DSPIBH1_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH1(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH1_SHIFT))&SIU_DSPIBHLB_DSPIBH1_MASK)
#define SIU_DSPIBHLB_DSPIBH0_MASK                0x80000000u
#define SIU_DSPIBHLB_DSPIBH0_SHIFT               31u
#define SIU_DSPIBHLB_DSPIBH0_WIDTH               1u
#define SIU_DSPIBHLB_DSPIBH0(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIBHLB_DSPIBH0_SHIFT))&SIU_DSPIBHLB_DSPIBH0_MASK)
/* ETPUAC Bit Fields */
#define SIU_ETPUAC_ETPUA30_MASK                  0x1u
#define SIU_ETPUAC_ETPUA30_SHIFT                 0u
#define SIU_ETPUAC_ETPUA30_WIDTH                 1u
#define SIU_ETPUAC_ETPUA30(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA30_SHIFT))&SIU_ETPUAC_ETPUA30_MASK)
#define SIU_ETPUAC_ETPUA31_MASK                  0x2u
#define SIU_ETPUAC_ETPUA31_SHIFT                 1u
#define SIU_ETPUAC_ETPUA31_WIDTH                 1u
#define SIU_ETPUAC_ETPUA31(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA31_SHIFT))&SIU_ETPUAC_ETPUA31_MASK)
#define SIU_ETPUAC_ETPUA24_MASK                  0x4u
#define SIU_ETPUAC_ETPUA24_SHIFT                 2u
#define SIU_ETPUAC_ETPUA24_WIDTH                 1u
#define SIU_ETPUAC_ETPUA24(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA24_SHIFT))&SIU_ETPUAC_ETPUA24_MASK)
#define SIU_ETPUAC_ETPUA25_MASK                  0x8u
#define SIU_ETPUAC_ETPUA25_SHIFT                 3u
#define SIU_ETPUAC_ETPUA25_WIDTH                 1u
#define SIU_ETPUAC_ETPUA25(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA25_SHIFT))&SIU_ETPUAC_ETPUA25_MASK)
#define SIU_ETPUAC_ETPUA26_MASK                  0x10u
#define SIU_ETPUAC_ETPUA26_SHIFT                 4u
#define SIU_ETPUAC_ETPUA26_WIDTH                 1u
#define SIU_ETPUAC_ETPUA26(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA26_SHIFT))&SIU_ETPUAC_ETPUA26_MASK)
#define SIU_ETPUAC_ETPUA27_MASK                  0x20u
#define SIU_ETPUAC_ETPUA27_SHIFT                 5u
#define SIU_ETPUAC_ETPUA27_WIDTH                 1u
#define SIU_ETPUAC_ETPUA27(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA27_SHIFT))&SIU_ETPUAC_ETPUA27_MASK)
#define SIU_ETPUAC_ETPUA28_MASK                  0x40u
#define SIU_ETPUAC_ETPUA28_SHIFT                 6u
#define SIU_ETPUAC_ETPUA28_WIDTH                 1u
#define SIU_ETPUAC_ETPUA28(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA28_SHIFT))&SIU_ETPUAC_ETPUA28_MASK)
#define SIU_ETPUAC_ETPUA29_MASK                  0x80u
#define SIU_ETPUAC_ETPUA29_SHIFT                 7u
#define SIU_ETPUAC_ETPUA29_WIDTH                 1u
#define SIU_ETPUAC_ETPUA29(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA29_SHIFT))&SIU_ETPUAC_ETPUA29_MASK)
#define SIU_ETPUAC_ETPUA16_MASK                  0x100u
#define SIU_ETPUAC_ETPUA16_SHIFT                 8u
#define SIU_ETPUAC_ETPUA16_WIDTH                 1u
#define SIU_ETPUAC_ETPUA16(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA16_SHIFT))&SIU_ETPUAC_ETPUA16_MASK)
#define SIU_ETPUAC_ETPUA17_MASK                  0x200u
#define SIU_ETPUAC_ETPUA17_SHIFT                 9u
#define SIU_ETPUAC_ETPUA17_WIDTH                 1u
#define SIU_ETPUAC_ETPUA17(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA17_SHIFT))&SIU_ETPUAC_ETPUA17_MASK)
#define SIU_ETPUAC_ETPUA18_MASK                  0x400u
#define SIU_ETPUAC_ETPUA18_SHIFT                 10u
#define SIU_ETPUAC_ETPUA18_WIDTH                 1u
#define SIU_ETPUAC_ETPUA18(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA18_SHIFT))&SIU_ETPUAC_ETPUA18_MASK)
#define SIU_ETPUAC_ETPUA19_MASK                  0x800u
#define SIU_ETPUAC_ETPUA19_SHIFT                 11u
#define SIU_ETPUAC_ETPUA19_WIDTH                 1u
#define SIU_ETPUAC_ETPUA19(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA19_SHIFT))&SIU_ETPUAC_ETPUA19_MASK)
#define SIU_ETPUAC_ETPUA20_MASK                  0x1000u
#define SIU_ETPUAC_ETPUA20_SHIFT                 12u
#define SIU_ETPUAC_ETPUA20_WIDTH                 1u
#define SIU_ETPUAC_ETPUA20(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA20_SHIFT))&SIU_ETPUAC_ETPUA20_MASK)
#define SIU_ETPUAC_ETPUA21_MASK                  0x2000u
#define SIU_ETPUAC_ETPUA21_SHIFT                 13u
#define SIU_ETPUAC_ETPUA21_WIDTH                 1u
#define SIU_ETPUAC_ETPUA21(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA21_SHIFT))&SIU_ETPUAC_ETPUA21_MASK)
#define SIU_ETPUAC_ETPUA22_MASK                  0x4000u
#define SIU_ETPUAC_ETPUA22_SHIFT                 14u
#define SIU_ETPUAC_ETPUA22_WIDTH                 1u
#define SIU_ETPUAC_ETPUA22(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA22_SHIFT))&SIU_ETPUAC_ETPUA22_MASK)
#define SIU_ETPUAC_ETPUA23_MASK                  0x8000u
#define SIU_ETPUAC_ETPUA23_SHIFT                 15u
#define SIU_ETPUAC_ETPUA23_WIDTH                 1u
#define SIU_ETPUAC_ETPUA23(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA23_SHIFT))&SIU_ETPUAC_ETPUA23_MASK)
#define SIU_ETPUAC_ETPUA11_MASK                  0x10000u
#define SIU_ETPUAC_ETPUA11_SHIFT                 16u
#define SIU_ETPUAC_ETPUA11_WIDTH                 1u
#define SIU_ETPUAC_ETPUA11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA11_SHIFT))&SIU_ETPUAC_ETPUA11_MASK)
#define SIU_ETPUAC_ETPUA10_MASK                  0x20000u
#define SIU_ETPUAC_ETPUA10_SHIFT                 17u
#define SIU_ETPUAC_ETPUA10_WIDTH                 1u
#define SIU_ETPUAC_ETPUA10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA10_SHIFT))&SIU_ETPUAC_ETPUA10_MASK)
#define SIU_ETPUAC_ETPUA9_MASK                   0x40000u
#define SIU_ETPUAC_ETPUA9_SHIFT                  18u
#define SIU_ETPUAC_ETPUA9_WIDTH                  1u
#define SIU_ETPUAC_ETPUA9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA9_SHIFT))&SIU_ETPUAC_ETPUA9_MASK)
#define SIU_ETPUAC_ETPUA8_MASK                   0x80000u
#define SIU_ETPUAC_ETPUA8_SHIFT                  19u
#define SIU_ETPUAC_ETPUA8_WIDTH                  1u
#define SIU_ETPUAC_ETPUA8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA8_SHIFT))&SIU_ETPUAC_ETPUA8_MASK)
#define SIU_ETPUAC_ETPUA7_MASK                   0x100000u
#define SIU_ETPUAC_ETPUA7_SHIFT                  20u
#define SIU_ETPUAC_ETPUA7_WIDTH                  1u
#define SIU_ETPUAC_ETPUA7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA7_SHIFT))&SIU_ETPUAC_ETPUA7_MASK)
#define SIU_ETPUAC_ETPUA6_MASK                   0x200000u
#define SIU_ETPUAC_ETPUA6_SHIFT                  21u
#define SIU_ETPUAC_ETPUA6_WIDTH                  1u
#define SIU_ETPUAC_ETPUA6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA6_SHIFT))&SIU_ETPUAC_ETPUA6_MASK)
#define SIU_ETPUAC_ETPUA5_MASK                   0x400000u
#define SIU_ETPUAC_ETPUA5_SHIFT                  22u
#define SIU_ETPUAC_ETPUA5_WIDTH                  1u
#define SIU_ETPUAC_ETPUA5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA5_SHIFT))&SIU_ETPUAC_ETPUA5_MASK)
#define SIU_ETPUAC_ETPUA4_MASK                   0x800000u
#define SIU_ETPUAC_ETPUA4_SHIFT                  23u
#define SIU_ETPUAC_ETPUA4_WIDTH                  1u
#define SIU_ETPUAC_ETPUA4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA4_SHIFT))&SIU_ETPUAC_ETPUA4_MASK)
#define SIU_ETPUAC_ETPUA3_MASK                   0x1000000u
#define SIU_ETPUAC_ETPUA3_SHIFT                  24u
#define SIU_ETPUAC_ETPUA3_WIDTH                  1u
#define SIU_ETPUAC_ETPUA3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA3_SHIFT))&SIU_ETPUAC_ETPUA3_MASK)
#define SIU_ETPUAC_ETPUA2_MASK                   0x2000000u
#define SIU_ETPUAC_ETPUA2_SHIFT                  25u
#define SIU_ETPUAC_ETPUA2_WIDTH                  1u
#define SIU_ETPUAC_ETPUA2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA2_SHIFT))&SIU_ETPUAC_ETPUA2_MASK)
#define SIU_ETPUAC_ETPUA1_MASK                   0x4000000u
#define SIU_ETPUAC_ETPUA1_SHIFT                  26u
#define SIU_ETPUAC_ETPUA1_WIDTH                  1u
#define SIU_ETPUAC_ETPUA1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA1_SHIFT))&SIU_ETPUAC_ETPUA1_MASK)
#define SIU_ETPUAC_ETPUA0_MASK                   0x8000000u
#define SIU_ETPUAC_ETPUA0_SHIFT                  27u
#define SIU_ETPUAC_ETPUA0_WIDTH                  1u
#define SIU_ETPUAC_ETPUA0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA0_SHIFT))&SIU_ETPUAC_ETPUA0_MASK)
#define SIU_ETPUAC_ETPUA15_MASK                  0x10000000u
#define SIU_ETPUAC_ETPUA15_SHIFT                 28u
#define SIU_ETPUAC_ETPUA15_WIDTH                 1u
#define SIU_ETPUAC_ETPUA15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA15_SHIFT))&SIU_ETPUAC_ETPUA15_MASK)
#define SIU_ETPUAC_ETPUA14_MASK                  0x20000000u
#define SIU_ETPUAC_ETPUA14_SHIFT                 29u
#define SIU_ETPUAC_ETPUA14_WIDTH                 1u
#define SIU_ETPUAC_ETPUA14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA14_SHIFT))&SIU_ETPUAC_ETPUA14_MASK)
#define SIU_ETPUAC_ETPUA13_MASK                  0x40000000u
#define SIU_ETPUAC_ETPUA13_SHIFT                 30u
#define SIU_ETPUAC_ETPUA13_WIDTH                 1u
#define SIU_ETPUAC_ETPUA13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA13_SHIFT))&SIU_ETPUAC_ETPUA13_MASK)
#define SIU_ETPUAC_ETPUA12_MASK                  0x80000000u
#define SIU_ETPUAC_ETPUA12_SHIFT                 31u
#define SIU_ETPUAC_ETPUA12_WIDTH                 1u
#define SIU_ETPUAC_ETPUA12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUAC_ETPUA12_SHIFT))&SIU_ETPUAC_ETPUA12_MASK)
/* EMIOSC Bit Fields */
#define SIU_EMIOSC_EMIOS0_23_OUT31_MASK          0x1u
#define SIU_EMIOSC_EMIOS0_23_OUT31_SHIFT         0u
#define SIU_EMIOSC_EMIOS0_23_OUT31_WIDTH         1u
#define SIU_EMIOSC_EMIOS0_23_OUT31(x)            (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_23_OUT31_SHIFT))&SIU_EMIOSC_EMIOS0_23_OUT31_MASK)
#define SIU_EMIOSC_EMIOS1_7_OUT30_MASK           0x2u
#define SIU_EMIOSC_EMIOS1_7_OUT30_SHIFT          1u
#define SIU_EMIOSC_EMIOS1_7_OUT30_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_7_OUT30(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_7_OUT30_SHIFT))&SIU_EMIOSC_EMIOS1_7_OUT30_MASK)
#define SIU_EMIOSC_EMIOS1_6_OUT29_MASK           0x4u
#define SIU_EMIOSC_EMIOS1_6_OUT29_SHIFT          2u
#define SIU_EMIOSC_EMIOS1_6_OUT29_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_6_OUT29(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_6_OUT29_SHIFT))&SIU_EMIOSC_EMIOS1_6_OUT29_MASK)
#define SIU_EMIOSC_EMIOS1_5_OUT28_MASK           0x8u
#define SIU_EMIOSC_EMIOS1_5_OUT28_SHIFT          3u
#define SIU_EMIOSC_EMIOS1_5_OUT28_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_5_OUT28(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_5_OUT28_SHIFT))&SIU_EMIOSC_EMIOS1_5_OUT28_MASK)
#define SIU_EMIOSC_EMIOS1_4_OUT27_MASK           0x10u
#define SIU_EMIOSC_EMIOS1_4_OUT27_SHIFT          4u
#define SIU_EMIOSC_EMIOS1_4_OUT27_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_4_OUT27(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_4_OUT27_SHIFT))&SIU_EMIOSC_EMIOS1_4_OUT27_MASK)
#define SIU_EMIOSC_EMIOS1_3_OUT26_MASK           0x20u
#define SIU_EMIOSC_EMIOS1_3_OUT26_SHIFT          5u
#define SIU_EMIOSC_EMIOS1_3_OUT26_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_3_OUT26(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_3_OUT26_SHIFT))&SIU_EMIOSC_EMIOS1_3_OUT26_MASK)
#define SIU_EMIOSC_EMIOS1_2_OUT25_MASK           0x40u
#define SIU_EMIOSC_EMIOS1_2_OUT25_SHIFT          6u
#define SIU_EMIOSC_EMIOS1_2_OUT25_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_2_OUT25(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_2_OUT25_SHIFT))&SIU_EMIOSC_EMIOS1_2_OUT25_MASK)
#define SIU_EMIOSC_EMIOS1_1_OUT24_MASK           0x80u
#define SIU_EMIOSC_EMIOS1_1_OUT24_SHIFT          7u
#define SIU_EMIOSC_EMIOS1_1_OUT24_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_1_OUT24(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_1_OUT24_SHIFT))&SIU_EMIOSC_EMIOS1_1_OUT24_MASK)
#define SIU_EMIOSC_EMIOS1_0_OUT23_MASK           0x100u
#define SIU_EMIOSC_EMIOS1_0_OUT23_SHIFT          8u
#define SIU_EMIOSC_EMIOS1_0_OUT23_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_0_OUT23(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_0_OUT23_SHIFT))&SIU_EMIOSC_EMIOS1_0_OUT23_MASK)
#define SIU_EMIOSC_EMIOS0_6_OUT22_MASK           0x200u
#define SIU_EMIOSC_EMIOS0_6_OUT22_SHIFT          9u
#define SIU_EMIOSC_EMIOS0_6_OUT22_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_6_OUT22(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_6_OUT22_SHIFT))&SIU_EMIOSC_EMIOS0_6_OUT22_MASK)
#define SIU_EMIOSC_EMIOS0_5_OUT21_MASK           0x400u
#define SIU_EMIOSC_EMIOS0_5_OUT21_SHIFT          10u
#define SIU_EMIOSC_EMIOS0_5_OUT21_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_5_OUT21(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_5_OUT21_SHIFT))&SIU_EMIOSC_EMIOS0_5_OUT21_MASK)
#define SIU_EMIOSC_EMIOS0_4_OUT20_MASK           0x800u
#define SIU_EMIOSC_EMIOS0_4_OUT20_SHIFT          11u
#define SIU_EMIOSC_EMIOS0_4_OUT20_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_4_OUT20(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_4_OUT20_SHIFT))&SIU_EMIOSC_EMIOS0_4_OUT20_MASK)
#define SIU_EMIOSC_EMIOS0_3_OUT19_MASK           0x1000u
#define SIU_EMIOSC_EMIOS0_3_OUT19_SHIFT          12u
#define SIU_EMIOSC_EMIOS0_3_OUT19_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_3_OUT19(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_3_OUT19_SHIFT))&SIU_EMIOSC_EMIOS0_3_OUT19_MASK)
#define SIU_EMIOSC_EMIOS0_2_OUT18_MASK           0x2000u
#define SIU_EMIOSC_EMIOS0_2_OUT18_SHIFT          13u
#define SIU_EMIOSC_EMIOS0_2_OUT18_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_2_OUT18(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_2_OUT18_SHIFT))&SIU_EMIOSC_EMIOS0_2_OUT18_MASK)
#define SIU_EMIOSC_EMIOS0_1_OUT17_MASK           0x4000u
#define SIU_EMIOSC_EMIOS0_1_OUT17_SHIFT          14u
#define SIU_EMIOSC_EMIOS0_1_OUT17_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_1_OUT17(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_1_OUT17_SHIFT))&SIU_EMIOSC_EMIOS0_1_OUT17_MASK)
#define SIU_EMIOSC_EMIOS0_0_OUT16_MASK           0x8000u
#define SIU_EMIOSC_EMIOS0_0_OUT16_SHIFT          15u
#define SIU_EMIOSC_EMIOS0_0_OUT16_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_0_OUT16(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_0_OUT16_SHIFT))&SIU_EMIOSC_EMIOS0_0_OUT16_MASK)
#define SIU_EMIOSC_EMIOS1_3_OUT15_MASK           0x10000u
#define SIU_EMIOSC_EMIOS1_3_OUT15_SHIFT          16u
#define SIU_EMIOSC_EMIOS1_3_OUT15_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_3_OUT15(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_3_OUT15_SHIFT))&SIU_EMIOSC_EMIOS1_3_OUT15_MASK)
#define SIU_EMIOSC_EMIOS1_2_OUT14_MASK           0x20000u
#define SIU_EMIOSC_EMIOS1_2_OUT14_SHIFT          17u
#define SIU_EMIOSC_EMIOS1_2_OUT14_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_2_OUT14(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_2_OUT14_SHIFT))&SIU_EMIOSC_EMIOS1_2_OUT14_MASK)
#define SIU_EMIOSC_EMIOS1_1_OUT13_MASK           0x40000u
#define SIU_EMIOSC_EMIOS1_1_OUT13_SHIFT          18u
#define SIU_EMIOSC_EMIOS1_1_OUT13_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_1_OUT13(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_1_OUT13_SHIFT))&SIU_EMIOSC_EMIOS1_1_OUT13_MASK)
#define SIU_EMIOSC_EMIOS1_0_OUT12_MASK           0x80000u
#define SIU_EMIOSC_EMIOS1_0_OUT12_SHIFT          19u
#define SIU_EMIOSC_EMIOS1_0_OUT12_WIDTH          1u
#define SIU_EMIOSC_EMIOS1_0_OUT12(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_0_OUT12_SHIFT))&SIU_EMIOSC_EMIOS1_0_OUT12_MASK)
#define SIU_EMIOSC_EMIOS0_6_OUT11_MASK           0x100000u
#define SIU_EMIOSC_EMIOS0_6_OUT11_SHIFT          20u
#define SIU_EMIOSC_EMIOS0_6_OUT11_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_6_OUT11(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_6_OUT11_SHIFT))&SIU_EMIOSC_EMIOS0_6_OUT11_MASK)
#define SIU_EMIOSC_EMIOS0_5_OUT10_MASK           0x200000u
#define SIU_EMIOSC_EMIOS0_5_OUT10_SHIFT          21u
#define SIU_EMIOSC_EMIOS0_5_OUT10_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_5_OUT10(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_5_OUT10_SHIFT))&SIU_EMIOSC_EMIOS0_5_OUT10_MASK)
#define SIU_EMIOSC_EMIOS0_4_OUT9_MASK            0x400000u
#define SIU_EMIOSC_EMIOS0_4_OUT9_SHIFT           22u
#define SIU_EMIOSC_EMIOS0_4_OUT9_WIDTH           1u
#define SIU_EMIOSC_EMIOS0_4_OUT9(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_4_OUT9_SHIFT))&SIU_EMIOSC_EMIOS0_4_OUT9_MASK)
#define SIU_EMIOSC_EMIOS0_3_OUT8_MASK            0x800000u
#define SIU_EMIOSC_EMIOS0_3_OUT8_SHIFT           23u
#define SIU_EMIOSC_EMIOS0_3_OUT8_WIDTH           1u
#define SIU_EMIOSC_EMIOS0_3_OUT8(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_3_OUT8_SHIFT))&SIU_EMIOSC_EMIOS0_3_OUT8_MASK)
#define SIU_EMIOSC_EMIOS0_2_OUT7_MASK            0x1000000u
#define SIU_EMIOSC_EMIOS0_2_OUT7_SHIFT           24u
#define SIU_EMIOSC_EMIOS0_2_OUT7_WIDTH           1u
#define SIU_EMIOSC_EMIOS0_2_OUT7(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_2_OUT7_SHIFT))&SIU_EMIOSC_EMIOS0_2_OUT7_MASK)
#define SIU_EMIOSC_EMIOS0_1_OUT6_MASK            0x2000000u
#define SIU_EMIOSC_EMIOS0_1_OUT6_SHIFT           25u
#define SIU_EMIOSC_EMIOS0_1_OUT6_WIDTH           1u
#define SIU_EMIOSC_EMIOS0_1_OUT6(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_1_OUT6_SHIFT))&SIU_EMIOSC_EMIOS0_1_OUT6_MASK)
#define SIU_EMIOSC_EMIOS0_0_OUT5_MASK            0x4000000u
#define SIU_EMIOSC_EMIOS0_0_OUT5_SHIFT           26u
#define SIU_EMIOSC_EMIOS0_0_OUT5_WIDTH           1u
#define SIU_EMIOSC_EMIOS0_0_OUT5(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_0_OUT5_SHIFT))&SIU_EMIOSC_EMIOS0_0_OUT5_MASK)
#define SIU_EMIOSC_EMIOS0_23_OUT4_MASK           0x8000000u
#define SIU_EMIOSC_EMIOS0_23_OUT4_SHIFT          27u
#define SIU_EMIOSC_EMIOS0_23_OUT4_WIDTH          1u
#define SIU_EMIOSC_EMIOS0_23_OUT4(x)             (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS0_23_OUT4_SHIFT))&SIU_EMIOSC_EMIOS0_23_OUT4_MASK)
#define SIU_EMIOSC_EMIOS1_7_OUT3_MASK            0x10000000u
#define SIU_EMIOSC_EMIOS1_7_OUT3_SHIFT           28u
#define SIU_EMIOSC_EMIOS1_7_OUT3_WIDTH           1u
#define SIU_EMIOSC_EMIOS1_7_OUT3(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_7_OUT3_SHIFT))&SIU_EMIOSC_EMIOS1_7_OUT3_MASK)
#define SIU_EMIOSC_EMIOS1_6_OUT2_MASK            0x20000000u
#define SIU_EMIOSC_EMIOS1_6_OUT2_SHIFT           29u
#define SIU_EMIOSC_EMIOS1_6_OUT2_WIDTH           1u
#define SIU_EMIOSC_EMIOS1_6_OUT2(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_6_OUT2_SHIFT))&SIU_EMIOSC_EMIOS1_6_OUT2_MASK)
#define SIU_EMIOSC_EMIOS1_5_OUT1_MASK            0x40000000u
#define SIU_EMIOSC_EMIOS1_5_OUT1_SHIFT           30u
#define SIU_EMIOSC_EMIOS1_5_OUT1_WIDTH           1u
#define SIU_EMIOSC_EMIOS1_5_OUT1(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_5_OUT1_SHIFT))&SIU_EMIOSC_EMIOS1_5_OUT1_MASK)
#define SIU_EMIOSC_EMIOS1_4_OUT0_MASK            0x80000000u
#define SIU_EMIOSC_EMIOS1_4_OUT0_SHIFT           31u
#define SIU_EMIOSC_EMIOS1_4_OUT0_WIDTH           1u
#define SIU_EMIOSC_EMIOS1_4_OUT0(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSC_EMIOS1_4_OUT0_SHIFT))&SIU_EMIOSC_EMIOS1_4_OUT0_MASK)
/* DSPICHLC Bit Fields */
#define SIU_DSPICHLC_DSPICL31_MASK               0x1u
#define SIU_DSPICHLC_DSPICL31_SHIFT              0u
#define SIU_DSPICHLC_DSPICL31_WIDTH              1u
#define SIU_DSPICHLC_DSPICL31(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL31_SHIFT))&SIU_DSPICHLC_DSPICL31_MASK)
#define SIU_DSPICHLC_DSPICL30_MASK               0x2u
#define SIU_DSPICHLC_DSPICL30_SHIFT              1u
#define SIU_DSPICHLC_DSPICL30_WIDTH              1u
#define SIU_DSPICHLC_DSPICL30(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL30_SHIFT))&SIU_DSPICHLC_DSPICL30_MASK)
#define SIU_DSPICHLC_DSPICL29_MASK               0x4u
#define SIU_DSPICHLC_DSPICL29_SHIFT              2u
#define SIU_DSPICHLC_DSPICL29_WIDTH              1u
#define SIU_DSPICHLC_DSPICL29(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL29_SHIFT))&SIU_DSPICHLC_DSPICL29_MASK)
#define SIU_DSPICHLC_DSPICL28_MASK               0x8u
#define SIU_DSPICHLC_DSPICL28_SHIFT              3u
#define SIU_DSPICHLC_DSPICL28_WIDTH              1u
#define SIU_DSPICHLC_DSPICL28(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL28_SHIFT))&SIU_DSPICHLC_DSPICL28_MASK)
#define SIU_DSPICHLC_DSPICL27_MASK               0x10u
#define SIU_DSPICHLC_DSPICL27_SHIFT              4u
#define SIU_DSPICHLC_DSPICL27_WIDTH              1u
#define SIU_DSPICHLC_DSPICL27(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL27_SHIFT))&SIU_DSPICHLC_DSPICL27_MASK)
#define SIU_DSPICHLC_DSPICL26_MASK               0x20u
#define SIU_DSPICHLC_DSPICL26_SHIFT              5u
#define SIU_DSPICHLC_DSPICL26_WIDTH              1u
#define SIU_DSPICHLC_DSPICL26(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL26_SHIFT))&SIU_DSPICHLC_DSPICL26_MASK)
#define SIU_DSPICHLC_DSPICL25_MASK               0x40u
#define SIU_DSPICHLC_DSPICL25_SHIFT              6u
#define SIU_DSPICHLC_DSPICL25_WIDTH              1u
#define SIU_DSPICHLC_DSPICL25(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL25_SHIFT))&SIU_DSPICHLC_DSPICL25_MASK)
#define SIU_DSPICHLC_DSPICL24_MASK               0x80u
#define SIU_DSPICHLC_DSPICL24_SHIFT              7u
#define SIU_DSPICHLC_DSPICL24_WIDTH              1u
#define SIU_DSPICHLC_DSPICL24(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL24_SHIFT))&SIU_DSPICHLC_DSPICL24_MASK)
#define SIU_DSPICHLC_DSPICL23_MASK               0x100u
#define SIU_DSPICHLC_DSPICL23_SHIFT              8u
#define SIU_DSPICHLC_DSPICL23_WIDTH              1u
#define SIU_DSPICHLC_DSPICL23(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL23_SHIFT))&SIU_DSPICHLC_DSPICL23_MASK)
#define SIU_DSPICHLC_DSPICL22_MASK               0x200u
#define SIU_DSPICHLC_DSPICL22_SHIFT              9u
#define SIU_DSPICHLC_DSPICL22_WIDTH              1u
#define SIU_DSPICHLC_DSPICL22(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL22_SHIFT))&SIU_DSPICHLC_DSPICL22_MASK)
#define SIU_DSPICHLC_DSPICL21_MASK               0x400u
#define SIU_DSPICHLC_DSPICL21_SHIFT              10u
#define SIU_DSPICHLC_DSPICL21_WIDTH              1u
#define SIU_DSPICHLC_DSPICL21(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL21_SHIFT))&SIU_DSPICHLC_DSPICL21_MASK)
#define SIU_DSPICHLC_DSPICL20_MASK               0x800u
#define SIU_DSPICHLC_DSPICL20_SHIFT              11u
#define SIU_DSPICHLC_DSPICL20_WIDTH              1u
#define SIU_DSPICHLC_DSPICL20(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL20_SHIFT))&SIU_DSPICHLC_DSPICL20_MASK)
#define SIU_DSPICHLC_DSPICL19_MASK               0x1000u
#define SIU_DSPICHLC_DSPICL19_SHIFT              12u
#define SIU_DSPICHLC_DSPICL19_WIDTH              1u
#define SIU_DSPICHLC_DSPICL19(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL19_SHIFT))&SIU_DSPICHLC_DSPICL19_MASK)
#define SIU_DSPICHLC_DSPICL18_MASK               0x2000u
#define SIU_DSPICHLC_DSPICL18_SHIFT              13u
#define SIU_DSPICHLC_DSPICL18_WIDTH              1u
#define SIU_DSPICHLC_DSPICL18(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL18_SHIFT))&SIU_DSPICHLC_DSPICL18_MASK)
#define SIU_DSPICHLC_DSPICL17_MASK               0x4000u
#define SIU_DSPICHLC_DSPICL17_SHIFT              14u
#define SIU_DSPICHLC_DSPICL17_WIDTH              1u
#define SIU_DSPICHLC_DSPICL17(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL17_SHIFT))&SIU_DSPICHLC_DSPICL17_MASK)
#define SIU_DSPICHLC_DSPICL16_MASK               0x8000u
#define SIU_DSPICHLC_DSPICL16_SHIFT              15u
#define SIU_DSPICHLC_DSPICL16_WIDTH              1u
#define SIU_DSPICHLC_DSPICL16(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICL16_SHIFT))&SIU_DSPICHLC_DSPICL16_MASK)
#define SIU_DSPICHLC_DSPICH15_MASK               0x10000u
#define SIU_DSPICHLC_DSPICH15_SHIFT              16u
#define SIU_DSPICHLC_DSPICH15_WIDTH              1u
#define SIU_DSPICHLC_DSPICH15(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH15_SHIFT))&SIU_DSPICHLC_DSPICH15_MASK)
#define SIU_DSPICHLC_DSPICH14_MASK               0x20000u
#define SIU_DSPICHLC_DSPICH14_SHIFT              17u
#define SIU_DSPICHLC_DSPICH14_WIDTH              1u
#define SIU_DSPICHLC_DSPICH14(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH14_SHIFT))&SIU_DSPICHLC_DSPICH14_MASK)
#define SIU_DSPICHLC_DSPICH13_MASK               0x40000u
#define SIU_DSPICHLC_DSPICH13_SHIFT              18u
#define SIU_DSPICHLC_DSPICH13_WIDTH              1u
#define SIU_DSPICHLC_DSPICH13(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH13_SHIFT))&SIU_DSPICHLC_DSPICH13_MASK)
#define SIU_DSPICHLC_DSPICH12_MASK               0x80000u
#define SIU_DSPICHLC_DSPICH12_SHIFT              19u
#define SIU_DSPICHLC_DSPICH12_WIDTH              1u
#define SIU_DSPICHLC_DSPICH12(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH12_SHIFT))&SIU_DSPICHLC_DSPICH12_MASK)
#define SIU_DSPICHLC_DSPICH11_MASK               0x100000u
#define SIU_DSPICHLC_DSPICH11_SHIFT              20u
#define SIU_DSPICHLC_DSPICH11_WIDTH              1u
#define SIU_DSPICHLC_DSPICH11(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH11_SHIFT))&SIU_DSPICHLC_DSPICH11_MASK)
#define SIU_DSPICHLC_DSPICH10_MASK               0x200000u
#define SIU_DSPICHLC_DSPICH10_SHIFT              21u
#define SIU_DSPICHLC_DSPICH10_WIDTH              1u
#define SIU_DSPICHLC_DSPICH10(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH10_SHIFT))&SIU_DSPICHLC_DSPICH10_MASK)
#define SIU_DSPICHLC_DSPICH9_MASK                0x400000u
#define SIU_DSPICHLC_DSPICH9_SHIFT               22u
#define SIU_DSPICHLC_DSPICH9_WIDTH               1u
#define SIU_DSPICHLC_DSPICH9(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH9_SHIFT))&SIU_DSPICHLC_DSPICH9_MASK)
#define SIU_DSPICHLC_DSPICH8_MASK                0x800000u
#define SIU_DSPICHLC_DSPICH8_SHIFT               23u
#define SIU_DSPICHLC_DSPICH8_WIDTH               1u
#define SIU_DSPICHLC_DSPICH8(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH8_SHIFT))&SIU_DSPICHLC_DSPICH8_MASK)
#define SIU_DSPICHLC_DSPICH7_MASK                0x1000000u
#define SIU_DSPICHLC_DSPICH7_SHIFT               24u
#define SIU_DSPICHLC_DSPICH7_WIDTH               1u
#define SIU_DSPICHLC_DSPICH7(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH7_SHIFT))&SIU_DSPICHLC_DSPICH7_MASK)
#define SIU_DSPICHLC_DSPICH6_MASK                0x2000000u
#define SIU_DSPICHLC_DSPICH6_SHIFT               25u
#define SIU_DSPICHLC_DSPICH6_WIDTH               1u
#define SIU_DSPICHLC_DSPICH6(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH6_SHIFT))&SIU_DSPICHLC_DSPICH6_MASK)
#define SIU_DSPICHLC_DSPICH5_MASK                0x4000000u
#define SIU_DSPICHLC_DSPICH5_SHIFT               26u
#define SIU_DSPICHLC_DSPICH5_WIDTH               1u
#define SIU_DSPICHLC_DSPICH5(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH5_SHIFT))&SIU_DSPICHLC_DSPICH5_MASK)
#define SIU_DSPICHLC_DSPICH4_MASK                0x8000000u
#define SIU_DSPICHLC_DSPICH4_SHIFT               27u
#define SIU_DSPICHLC_DSPICH4_WIDTH               1u
#define SIU_DSPICHLC_DSPICH4(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH4_SHIFT))&SIU_DSPICHLC_DSPICH4_MASK)
#define SIU_DSPICHLC_DSPICH3_MASK                0x10000000u
#define SIU_DSPICHLC_DSPICH3_SHIFT               28u
#define SIU_DSPICHLC_DSPICH3_WIDTH               1u
#define SIU_DSPICHLC_DSPICH3(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH3_SHIFT))&SIU_DSPICHLC_DSPICH3_MASK)
#define SIU_DSPICHLC_DSPICH2_MASK                0x20000000u
#define SIU_DSPICHLC_DSPICH2_SHIFT               29u
#define SIU_DSPICHLC_DSPICH2_WIDTH               1u
#define SIU_DSPICHLC_DSPICH2(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH2_SHIFT))&SIU_DSPICHLC_DSPICH2_MASK)
#define SIU_DSPICHLC_DSPICH1_MASK                0x40000000u
#define SIU_DSPICHLC_DSPICH1_SHIFT               30u
#define SIU_DSPICHLC_DSPICH1_WIDTH               1u
#define SIU_DSPICHLC_DSPICH1(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH1_SHIFT))&SIU_DSPICHLC_DSPICH1_MASK)
#define SIU_DSPICHLC_DSPICH0_MASK                0x80000000u
#define SIU_DSPICHLC_DSPICH0_SHIFT               31u
#define SIU_DSPICHLC_DSPICH0_WIDTH               1u
#define SIU_DSPICHLC_DSPICH0(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPICHLC_DSPICH0_SHIFT))&SIU_DSPICHLC_DSPICH0_MASK)
/* ETPUBC Bit Fields */
#define SIU_ETPUBC_ETPUB16_MASK                  0x1u
#define SIU_ETPUBC_ETPUB16_SHIFT                 0u
#define SIU_ETPUBC_ETPUB16_WIDTH                 1u
#define SIU_ETPUBC_ETPUB16(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB16_SHIFT))&SIU_ETPUBC_ETPUB16_MASK)
#define SIU_ETPUBC_ETPUB17_MASK                  0x2u
#define SIU_ETPUBC_ETPUB17_SHIFT                 1u
#define SIU_ETPUBC_ETPUB17_WIDTH                 1u
#define SIU_ETPUBC_ETPUB17(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB17_SHIFT))&SIU_ETPUBC_ETPUB17_MASK)
#define SIU_ETPUBC_ETPUB18_MASK                  0x4u
#define SIU_ETPUBC_ETPUB18_SHIFT                 2u
#define SIU_ETPUBC_ETPUB18_WIDTH                 1u
#define SIU_ETPUBC_ETPUB18(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB18_SHIFT))&SIU_ETPUBC_ETPUB18_MASK)
#define SIU_ETPUBC_ETPUB19_MASK                  0x8u
#define SIU_ETPUBC_ETPUB19_SHIFT                 3u
#define SIU_ETPUBC_ETPUB19_WIDTH                 1u
#define SIU_ETPUBC_ETPUB19(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB19_SHIFT))&SIU_ETPUBC_ETPUB19_MASK)
#define SIU_ETPUBC_ETPUB20_MASK                  0x10u
#define SIU_ETPUBC_ETPUB20_SHIFT                 4u
#define SIU_ETPUBC_ETPUB20_WIDTH                 1u
#define SIU_ETPUBC_ETPUB20(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB20_SHIFT))&SIU_ETPUBC_ETPUB20_MASK)
#define SIU_ETPUBC_ETPUB21_MASK                  0x20u
#define SIU_ETPUBC_ETPUB21_SHIFT                 5u
#define SIU_ETPUBC_ETPUB21_WIDTH                 1u
#define SIU_ETPUBC_ETPUB21(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB21_SHIFT))&SIU_ETPUBC_ETPUB21_MASK)
#define SIU_ETPUBC_ETPUB22_MASK                  0x40u
#define SIU_ETPUBC_ETPUB22_SHIFT                 6u
#define SIU_ETPUBC_ETPUB22_WIDTH                 1u
#define SIU_ETPUBC_ETPUB22(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB22_SHIFT))&SIU_ETPUBC_ETPUB22_MASK)
#define SIU_ETPUBC_ETPUB23_MASK                  0x80u
#define SIU_ETPUBC_ETPUB23_SHIFT                 7u
#define SIU_ETPUBC_ETPUB23_WIDTH                 1u
#define SIU_ETPUBC_ETPUB23(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB23_SHIFT))&SIU_ETPUBC_ETPUB23_MASK)
#define SIU_ETPUBC_ETPUB24_MASK                  0x100u
#define SIU_ETPUBC_ETPUB24_SHIFT                 8u
#define SIU_ETPUBC_ETPUB24_WIDTH                 1u
#define SIU_ETPUBC_ETPUB24(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB24_SHIFT))&SIU_ETPUBC_ETPUB24_MASK)
#define SIU_ETPUBC_ETPUB25_MASK                  0x200u
#define SIU_ETPUBC_ETPUB25_SHIFT                 9u
#define SIU_ETPUBC_ETPUB25_WIDTH                 1u
#define SIU_ETPUBC_ETPUB25(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB25_SHIFT))&SIU_ETPUBC_ETPUB25_MASK)
#define SIU_ETPUBC_ETPUB26_MASK                  0x400u
#define SIU_ETPUBC_ETPUB26_SHIFT                 10u
#define SIU_ETPUBC_ETPUB26_WIDTH                 1u
#define SIU_ETPUBC_ETPUB26(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB26_SHIFT))&SIU_ETPUBC_ETPUB26_MASK)
#define SIU_ETPUBC_ETPUB27_MASK                  0x800u
#define SIU_ETPUBC_ETPUB27_SHIFT                 11u
#define SIU_ETPUBC_ETPUB27_WIDTH                 1u
#define SIU_ETPUBC_ETPUB27(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB27_SHIFT))&SIU_ETPUBC_ETPUB27_MASK)
#define SIU_ETPUBC_ETPUB28_MASK                  0x1000u
#define SIU_ETPUBC_ETPUB28_SHIFT                 12u
#define SIU_ETPUBC_ETPUB28_WIDTH                 1u
#define SIU_ETPUBC_ETPUB28(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB28_SHIFT))&SIU_ETPUBC_ETPUB28_MASK)
#define SIU_ETPUBC_ETPUB29_MASK                  0x2000u
#define SIU_ETPUBC_ETPUB29_SHIFT                 13u
#define SIU_ETPUBC_ETPUB29_WIDTH                 1u
#define SIU_ETPUBC_ETPUB29(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB29_SHIFT))&SIU_ETPUBC_ETPUB29_MASK)
#define SIU_ETPUBC_ETPUB30_MASK                  0x4000u
#define SIU_ETPUBC_ETPUB30_SHIFT                 14u
#define SIU_ETPUBC_ETPUB30_WIDTH                 1u
#define SIU_ETPUBC_ETPUB30(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB30_SHIFT))&SIU_ETPUBC_ETPUB30_MASK)
#define SIU_ETPUBC_ETPUB31_MASK                  0x8000u
#define SIU_ETPUBC_ETPUB31_SHIFT                 15u
#define SIU_ETPUBC_ETPUB31_WIDTH                 1u
#define SIU_ETPUBC_ETPUB31(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB31_SHIFT))&SIU_ETPUBC_ETPUB31_MASK)
#define SIU_ETPUBC_ETPUB0_MASK                   0x10000u
#define SIU_ETPUBC_ETPUB0_SHIFT                  16u
#define SIU_ETPUBC_ETPUB0_WIDTH                  1u
#define SIU_ETPUBC_ETPUB0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB0_SHIFT))&SIU_ETPUBC_ETPUB0_MASK)
#define SIU_ETPUBC_ETPUB1_MASK                   0x20000u
#define SIU_ETPUBC_ETPUB1_SHIFT                  17u
#define SIU_ETPUBC_ETPUB1_WIDTH                  1u
#define SIU_ETPUBC_ETPUB1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB1_SHIFT))&SIU_ETPUBC_ETPUB1_MASK)
#define SIU_ETPUBC_ETPUB2_MASK                   0x40000u
#define SIU_ETPUBC_ETPUB2_SHIFT                  18u
#define SIU_ETPUBC_ETPUB2_WIDTH                  1u
#define SIU_ETPUBC_ETPUB2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB2_SHIFT))&SIU_ETPUBC_ETPUB2_MASK)
#define SIU_ETPUBC_ETPUB3_MASK                   0x80000u
#define SIU_ETPUBC_ETPUB3_SHIFT                  19u
#define SIU_ETPUBC_ETPUB3_WIDTH                  1u
#define SIU_ETPUBC_ETPUB3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB3_SHIFT))&SIU_ETPUBC_ETPUB3_MASK)
#define SIU_ETPUBC_ETPUB4_MASK                   0x100000u
#define SIU_ETPUBC_ETPUB4_SHIFT                  20u
#define SIU_ETPUBC_ETPUB4_WIDTH                  1u
#define SIU_ETPUBC_ETPUB4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB4_SHIFT))&SIU_ETPUBC_ETPUB4_MASK)
#define SIU_ETPUBC_ETPUB5_MASK                   0x200000u
#define SIU_ETPUBC_ETPUB5_SHIFT                  21u
#define SIU_ETPUBC_ETPUB5_WIDTH                  1u
#define SIU_ETPUBC_ETPUB5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB5_SHIFT))&SIU_ETPUBC_ETPUB5_MASK)
#define SIU_ETPUBC_ETPUB6_MASK                   0x400000u
#define SIU_ETPUBC_ETPUB6_SHIFT                  22u
#define SIU_ETPUBC_ETPUB6_WIDTH                  1u
#define SIU_ETPUBC_ETPUB6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB6_SHIFT))&SIU_ETPUBC_ETPUB6_MASK)
#define SIU_ETPUBC_ETPUB7_MASK                   0x800000u
#define SIU_ETPUBC_ETPUB7_SHIFT                  23u
#define SIU_ETPUBC_ETPUB7_WIDTH                  1u
#define SIU_ETPUBC_ETPUB7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB7_SHIFT))&SIU_ETPUBC_ETPUB7_MASK)
#define SIU_ETPUBC_ETPUB8_MASK                   0x1000000u
#define SIU_ETPUBC_ETPUB8_SHIFT                  24u
#define SIU_ETPUBC_ETPUB8_WIDTH                  1u
#define SIU_ETPUBC_ETPUB8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB8_SHIFT))&SIU_ETPUBC_ETPUB8_MASK)
#define SIU_ETPUBC_ETPUB9_MASK                   0x2000000u
#define SIU_ETPUBC_ETPUB9_SHIFT                  25u
#define SIU_ETPUBC_ETPUB9_WIDTH                  1u
#define SIU_ETPUBC_ETPUB9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB9_SHIFT))&SIU_ETPUBC_ETPUB9_MASK)
#define SIU_ETPUBC_ETPUB10_MASK                  0x4000000u
#define SIU_ETPUBC_ETPUB10_SHIFT                 26u
#define SIU_ETPUBC_ETPUB10_WIDTH                 1u
#define SIU_ETPUBC_ETPUB10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB10_SHIFT))&SIU_ETPUBC_ETPUB10_MASK)
#define SIU_ETPUBC_ETPUB11_MASK                  0x8000000u
#define SIU_ETPUBC_ETPUB11_SHIFT                 27u
#define SIU_ETPUBC_ETPUB11_WIDTH                 1u
#define SIU_ETPUBC_ETPUB11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB11_SHIFT))&SIU_ETPUBC_ETPUB11_MASK)
#define SIU_ETPUBC_ETPUB12_MASK                  0x10000000u
#define SIU_ETPUBC_ETPUB12_SHIFT                 28u
#define SIU_ETPUBC_ETPUB12_WIDTH                 1u
#define SIU_ETPUBC_ETPUB12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB12_SHIFT))&SIU_ETPUBC_ETPUB12_MASK)
#define SIU_ETPUBC_ETPUB13_MASK                  0x20000000u
#define SIU_ETPUBC_ETPUB13_SHIFT                 29u
#define SIU_ETPUBC_ETPUB13_WIDTH                 1u
#define SIU_ETPUBC_ETPUB13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB13_SHIFT))&SIU_ETPUBC_ETPUB13_MASK)
#define SIU_ETPUBC_ETPUB14_MASK                  0x40000000u
#define SIU_ETPUBC_ETPUB14_SHIFT                 30u
#define SIU_ETPUBC_ETPUB14_WIDTH                 1u
#define SIU_ETPUBC_ETPUB14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB14_SHIFT))&SIU_ETPUBC_ETPUB14_MASK)
#define SIU_ETPUBC_ETPUB15_MASK                  0x80000000u
#define SIU_ETPUBC_ETPUB15_SHIFT                 31u
#define SIU_ETPUBC_ETPUB15_WIDTH                 1u
#define SIU_ETPUBC_ETPUB15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBC_ETPUB15_SHIFT))&SIU_ETPUBC_ETPUB15_MASK)
/* ETPUBD Bit Fields */
#define SIU_ETPUBD_ETPUB24_MASK                  0x10000u
#define SIU_ETPUBD_ETPUB24_SHIFT                 16u
#define SIU_ETPUBD_ETPUB24_WIDTH                 1u
#define SIU_ETPUBD_ETPUB24(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB24_SHIFT))&SIU_ETPUBD_ETPUB24_MASK)
#define SIU_ETPUBD_ETPUB25_MASK                  0x20000u
#define SIU_ETPUBD_ETPUB25_SHIFT                 17u
#define SIU_ETPUBD_ETPUB25_WIDTH                 1u
#define SIU_ETPUBD_ETPUB25(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB25_SHIFT))&SIU_ETPUBD_ETPUB25_MASK)
#define SIU_ETPUBD_ETPUB26_MASK                  0x40000u
#define SIU_ETPUBD_ETPUB26_SHIFT                 18u
#define SIU_ETPUBD_ETPUB26_WIDTH                 1u
#define SIU_ETPUBD_ETPUB26(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB26_SHIFT))&SIU_ETPUBD_ETPUB26_MASK)
#define SIU_ETPUBD_ETPUB27_MASK                  0x80000u
#define SIU_ETPUBD_ETPUB27_SHIFT                 19u
#define SIU_ETPUBD_ETPUB27_WIDTH                 1u
#define SIU_ETPUBD_ETPUB27(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB27_SHIFT))&SIU_ETPUBD_ETPUB27_MASK)
#define SIU_ETPUBD_ETPUB28_MASK                  0x100000u
#define SIU_ETPUBD_ETPUB28_SHIFT                 20u
#define SIU_ETPUBD_ETPUB28_WIDTH                 1u
#define SIU_ETPUBD_ETPUB28(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB28_SHIFT))&SIU_ETPUBD_ETPUB28_MASK)
#define SIU_ETPUBD_ETPUB29_MASK                  0x200000u
#define SIU_ETPUBD_ETPUB29_SHIFT                 21u
#define SIU_ETPUBD_ETPUB29_WIDTH                 1u
#define SIU_ETPUBD_ETPUB29(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB29_SHIFT))&SIU_ETPUBD_ETPUB29_MASK)
#define SIU_ETPUBD_ETPUB16_MASK                  0x4000000u
#define SIU_ETPUBD_ETPUB16_SHIFT                 26u
#define SIU_ETPUBD_ETPUB16_WIDTH                 1u
#define SIU_ETPUBD_ETPUB16(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB16_SHIFT))&SIU_ETPUBD_ETPUB16_MASK)
#define SIU_ETPUBD_ETPUB17_MASK                  0x8000000u
#define SIU_ETPUBD_ETPUB17_SHIFT                 27u
#define SIU_ETPUBD_ETPUB17_WIDTH                 1u
#define SIU_ETPUBD_ETPUB17(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB17_SHIFT))&SIU_ETPUBD_ETPUB17_MASK)
#define SIU_ETPUBD_ETPUB18_MASK                  0x10000000u
#define SIU_ETPUBD_ETPUB18_SHIFT                 28u
#define SIU_ETPUBD_ETPUB18_WIDTH                 1u
#define SIU_ETPUBD_ETPUB18(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB18_SHIFT))&SIU_ETPUBD_ETPUB18_MASK)
#define SIU_ETPUBD_ETPUB19_MASK                  0x20000000u
#define SIU_ETPUBD_ETPUB19_SHIFT                 29u
#define SIU_ETPUBD_ETPUB19_WIDTH                 1u
#define SIU_ETPUBD_ETPUB19(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB19_SHIFT))&SIU_ETPUBD_ETPUB19_MASK)
#define SIU_ETPUBD_ETPUB20_MASK                  0x40000000u
#define SIU_ETPUBD_ETPUB20_SHIFT                 30u
#define SIU_ETPUBD_ETPUB20_WIDTH                 1u
#define SIU_ETPUBD_ETPUB20(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB20_SHIFT))&SIU_ETPUBD_ETPUB20_MASK)
#define SIU_ETPUBD_ETPUB21_MASK                  0x80000000u
#define SIU_ETPUBD_ETPUB21_SHIFT                 31u
#define SIU_ETPUBD_ETPUB21_WIDTH                 1u
#define SIU_ETPUBD_ETPUB21(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_ETPUBD_ETPUB21_SHIFT))&SIU_ETPUBD_ETPUB21_MASK)
/* EMIOSD Bit Fields */
#define SIU_EMIOSD_EMIOS1_4_OUT9_MASK            0x400000u
#define SIU_EMIOSD_EMIOS1_4_OUT9_SHIFT           22u
#define SIU_EMIOSD_EMIOS1_4_OUT9_WIDTH           1u
#define SIU_EMIOSD_EMIOS1_4_OUT9(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSD_EMIOS1_4_OUT9_SHIFT))&SIU_EMIOSD_EMIOS1_4_OUT9_MASK)
#define SIU_EMIOSD_EMIOS1_5_OUT8_MASK            0x800000u
#define SIU_EMIOSD_EMIOS1_5_OUT8_SHIFT           23u
#define SIU_EMIOSD_EMIOS1_5_OUT8_WIDTH           1u
#define SIU_EMIOSD_EMIOS1_5_OUT8(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSD_EMIOS1_5_OUT8_SHIFT))&SIU_EMIOSD_EMIOS1_5_OUT8_MASK)
#define SIU_EMIOSD_EMIOS1_2_OUT7_MASK            0x1000000u
#define SIU_EMIOSD_EMIOS1_2_OUT7_SHIFT           24u
#define SIU_EMIOSD_EMIOS1_2_OUT7_WIDTH           1u
#define SIU_EMIOSD_EMIOS1_2_OUT7(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSD_EMIOS1_2_OUT7_SHIFT))&SIU_EMIOSD_EMIOS1_2_OUT7_MASK)
#define SIU_EMIOSD_EMIOS1_3_OUT6_MASK            0x2000000u
#define SIU_EMIOSD_EMIOS1_3_OUT6_SHIFT           25u
#define SIU_EMIOSD_EMIOS1_3_OUT6_WIDTH           1u
#define SIU_EMIOSD_EMIOS1_3_OUT6(x)              (((uint32_t)(((uint32_t)(x))<<SIU_EMIOSD_EMIOS1_3_OUT6_SHIFT))&SIU_EMIOSD_EMIOS1_3_OUT6_MASK)
/* DSPIDHLD Bit Fields */
#define SIU_DSPIDHLD_DSPIDL31_MASK               0x1u
#define SIU_DSPIDHLD_DSPIDL31_SHIFT              0u
#define SIU_DSPIDHLD_DSPIDL31_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL31(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL31_SHIFT))&SIU_DSPIDHLD_DSPIDL31_MASK)
#define SIU_DSPIDHLD_DSPIDL30_MASK               0x2u
#define SIU_DSPIDHLD_DSPIDL30_SHIFT              1u
#define SIU_DSPIDHLD_DSPIDL30_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL30(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL30_SHIFT))&SIU_DSPIDHLD_DSPIDL30_MASK)
#define SIU_DSPIDHLD_DSPIDL29_MASK               0x4u
#define SIU_DSPIDHLD_DSPIDL29_SHIFT              2u
#define SIU_DSPIDHLD_DSPIDL29_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL29(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL29_SHIFT))&SIU_DSPIDHLD_DSPIDL29_MASK)
#define SIU_DSPIDHLD_DSPIDL28_MASK               0x8u
#define SIU_DSPIDHLD_DSPIDL28_SHIFT              3u
#define SIU_DSPIDHLD_DSPIDL28_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL28(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL28_SHIFT))&SIU_DSPIDHLD_DSPIDL28_MASK)
#define SIU_DSPIDHLD_DSPIDL27_MASK               0x10u
#define SIU_DSPIDHLD_DSPIDL27_SHIFT              4u
#define SIU_DSPIDHLD_DSPIDL27_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL27(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL27_SHIFT))&SIU_DSPIDHLD_DSPIDL27_MASK)
#define SIU_DSPIDHLD_DSPIDL26_MASK               0x20u
#define SIU_DSPIDHLD_DSPIDL26_SHIFT              5u
#define SIU_DSPIDHLD_DSPIDL26_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL26(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL26_SHIFT))&SIU_DSPIDHLD_DSPIDL26_MASK)
#define SIU_DSPIDHLD_DSPIDL25_MASK               0x40u
#define SIU_DSPIDHLD_DSPIDL25_SHIFT              6u
#define SIU_DSPIDHLD_DSPIDL25_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL25(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL25_SHIFT))&SIU_DSPIDHLD_DSPIDL25_MASK)
#define SIU_DSPIDHLD_DSPIDL24_MASK               0x80u
#define SIU_DSPIDHLD_DSPIDL24_SHIFT              7u
#define SIU_DSPIDHLD_DSPIDL24_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL24(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL24_SHIFT))&SIU_DSPIDHLD_DSPIDL24_MASK)
#define SIU_DSPIDHLD_DSPIDL23_MASK               0x100u
#define SIU_DSPIDHLD_DSPIDL23_SHIFT              8u
#define SIU_DSPIDHLD_DSPIDL23_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL23(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL23_SHIFT))&SIU_DSPIDHLD_DSPIDL23_MASK)
#define SIU_DSPIDHLD_DSPIDL22_MASK               0x200u
#define SIU_DSPIDHLD_DSPIDL22_SHIFT              9u
#define SIU_DSPIDHLD_DSPIDL22_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL22(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL22_SHIFT))&SIU_DSPIDHLD_DSPIDL22_MASK)
#define SIU_DSPIDHLD_DSPIDL21_MASK               0x400u
#define SIU_DSPIDHLD_DSPIDL21_SHIFT              10u
#define SIU_DSPIDHLD_DSPIDL21_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL21(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL21_SHIFT))&SIU_DSPIDHLD_DSPIDL21_MASK)
#define SIU_DSPIDHLD_DSPIDL20_MASK               0x800u
#define SIU_DSPIDHLD_DSPIDL20_SHIFT              11u
#define SIU_DSPIDHLD_DSPIDL20_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL20(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL20_SHIFT))&SIU_DSPIDHLD_DSPIDL20_MASK)
#define SIU_DSPIDHLD_DSPIDL19_MASK               0x1000u
#define SIU_DSPIDHLD_DSPIDL19_SHIFT              12u
#define SIU_DSPIDHLD_DSPIDL19_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL19(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL19_SHIFT))&SIU_DSPIDHLD_DSPIDL19_MASK)
#define SIU_DSPIDHLD_DSPIDL18_MASK               0x2000u
#define SIU_DSPIDHLD_DSPIDL18_SHIFT              13u
#define SIU_DSPIDHLD_DSPIDL18_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL18(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL18_SHIFT))&SIU_DSPIDHLD_DSPIDL18_MASK)
#define SIU_DSPIDHLD_DSPIDL17_MASK               0x4000u
#define SIU_DSPIDHLD_DSPIDL17_SHIFT              14u
#define SIU_DSPIDHLD_DSPIDL17_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL17(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL17_SHIFT))&SIU_DSPIDHLD_DSPIDL17_MASK)
#define SIU_DSPIDHLD_DSPIDL16_MASK               0x8000u
#define SIU_DSPIDHLD_DSPIDL16_SHIFT              15u
#define SIU_DSPIDHLD_DSPIDL16_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDL16(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDL16_SHIFT))&SIU_DSPIDHLD_DSPIDL16_MASK)
#define SIU_DSPIDHLD_DSPIDH15_MASK               0x10000u
#define SIU_DSPIDHLD_DSPIDH15_SHIFT              16u
#define SIU_DSPIDHLD_DSPIDH15_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH15(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH15_SHIFT))&SIU_DSPIDHLD_DSPIDH15_MASK)
#define SIU_DSPIDHLD_DSPIDH14_MASK               0x20000u
#define SIU_DSPIDHLD_DSPIDH14_SHIFT              17u
#define SIU_DSPIDHLD_DSPIDH14_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH14(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH14_SHIFT))&SIU_DSPIDHLD_DSPIDH14_MASK)
#define SIU_DSPIDHLD_DSPIDH13_MASK               0x40000u
#define SIU_DSPIDHLD_DSPIDH13_SHIFT              18u
#define SIU_DSPIDHLD_DSPIDH13_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH13(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH13_SHIFT))&SIU_DSPIDHLD_DSPIDH13_MASK)
#define SIU_DSPIDHLD_DSPIDH12_MASK               0x80000u
#define SIU_DSPIDHLD_DSPIDH12_SHIFT              19u
#define SIU_DSPIDHLD_DSPIDH12_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH12(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH12_SHIFT))&SIU_DSPIDHLD_DSPIDH12_MASK)
#define SIU_DSPIDHLD_DSPIDH11_MASK               0x100000u
#define SIU_DSPIDHLD_DSPIDH11_SHIFT              20u
#define SIU_DSPIDHLD_DSPIDH11_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH11(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH11_SHIFT))&SIU_DSPIDHLD_DSPIDH11_MASK)
#define SIU_DSPIDHLD_DSPIDH10_MASK               0x200000u
#define SIU_DSPIDHLD_DSPIDH10_SHIFT              21u
#define SIU_DSPIDHLD_DSPIDH10_WIDTH              1u
#define SIU_DSPIDHLD_DSPIDH10(x)                 (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH10_SHIFT))&SIU_DSPIDHLD_DSPIDH10_MASK)
#define SIU_DSPIDHLD_DSPIDH9_MASK                0x400000u
#define SIU_DSPIDHLD_DSPIDH9_SHIFT               22u
#define SIU_DSPIDHLD_DSPIDH9_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH9(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH9_SHIFT))&SIU_DSPIDHLD_DSPIDH9_MASK)
#define SIU_DSPIDHLD_DSPIDH8_MASK                0x800000u
#define SIU_DSPIDHLD_DSPIDH8_SHIFT               23u
#define SIU_DSPIDHLD_DSPIDH8_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH8(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH8_SHIFT))&SIU_DSPIDHLD_DSPIDH8_MASK)
#define SIU_DSPIDHLD_DSPIDH7_MASK                0x1000000u
#define SIU_DSPIDHLD_DSPIDH7_SHIFT               24u
#define SIU_DSPIDHLD_DSPIDH7_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH7(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH7_SHIFT))&SIU_DSPIDHLD_DSPIDH7_MASK)
#define SIU_DSPIDHLD_DSPIDH6_MASK                0x2000000u
#define SIU_DSPIDHLD_DSPIDH6_SHIFT               25u
#define SIU_DSPIDHLD_DSPIDH6_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH6(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH6_SHIFT))&SIU_DSPIDHLD_DSPIDH6_MASK)
#define SIU_DSPIDHLD_DSPIDH5_MASK                0x4000000u
#define SIU_DSPIDHLD_DSPIDH5_SHIFT               26u
#define SIU_DSPIDHLD_DSPIDH5_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH5(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH5_SHIFT))&SIU_DSPIDHLD_DSPIDH5_MASK)
#define SIU_DSPIDHLD_DSPIDH4_MASK                0x8000000u
#define SIU_DSPIDHLD_DSPIDH4_SHIFT               27u
#define SIU_DSPIDHLD_DSPIDH4_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH4(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH4_SHIFT))&SIU_DSPIDHLD_DSPIDH4_MASK)
#define SIU_DSPIDHLD_DSPIDH3_MASK                0x10000000u
#define SIU_DSPIDHLD_DSPIDH3_SHIFT               28u
#define SIU_DSPIDHLD_DSPIDH3_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH3(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH3_SHIFT))&SIU_DSPIDHLD_DSPIDH3_MASK)
#define SIU_DSPIDHLD_DSPIDH2_MASK                0x20000000u
#define SIU_DSPIDHLD_DSPIDH2_SHIFT               29u
#define SIU_DSPIDHLD_DSPIDH2_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH2(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH2_SHIFT))&SIU_DSPIDHLD_DSPIDH2_MASK)
#define SIU_DSPIDHLD_DSPIDH1_MASK                0x40000000u
#define SIU_DSPIDHLD_DSPIDH1_SHIFT               30u
#define SIU_DSPIDHLD_DSPIDH1_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH1(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH1_SHIFT))&SIU_DSPIDHLD_DSPIDH1_MASK)
#define SIU_DSPIDHLD_DSPIDH0_MASK                0x80000000u
#define SIU_DSPIDHLD_DSPIDH0_SHIFT               31u
#define SIU_DSPIDHLD_DSPIDH0_WIDTH               1u
#define SIU_DSPIDHLD_DSPIDH0(x)                  (((uint32_t)(((uint32_t)(x))<<SIU_DSPIDHLD_DSPIDH0_SHIFT))&SIU_DSPIDHLD_DSPIDH0_MASK)
/* GPDI Bit Fields */
#define SIU_GPDI_PDIn_MASK                       0x1u
#define SIU_GPDI_PDIn_SHIFT                      0u
#define SIU_GPDI_PDIn_WIDTH                      1u
#define SIU_GPDI_PDIn(x)                         (((uint8_t)(((uint8_t)(x))<<SIU_GPDI_PDIn_SHIFT))&SIU_GPDI_PDIn_MASK)
/* IMUX0 Bit Fields */
#define SIU_IMUX0_MUXSEL0_MASK                   0x3u
#define SIU_IMUX0_MUXSEL0_SHIFT                  0u
#define SIU_IMUX0_MUXSEL0_WIDTH                  2u
#define SIU_IMUX0_MUXSEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL0_SHIFT))&SIU_IMUX0_MUXSEL0_MASK)
#define SIU_IMUX0_MUXSEL1_MASK                   0xCu
#define SIU_IMUX0_MUXSEL1_SHIFT                  2u
#define SIU_IMUX0_MUXSEL1_WIDTH                  2u
#define SIU_IMUX0_MUXSEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL1_SHIFT))&SIU_IMUX0_MUXSEL1_MASK)
#define SIU_IMUX0_MUXSEL2_MASK                   0x30u
#define SIU_IMUX0_MUXSEL2_SHIFT                  4u
#define SIU_IMUX0_MUXSEL2_WIDTH                  2u
#define SIU_IMUX0_MUXSEL2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL2_SHIFT))&SIU_IMUX0_MUXSEL2_MASK)
#define SIU_IMUX0_MUXSEL3_MASK                   0xC0u
#define SIU_IMUX0_MUXSEL3_SHIFT                  6u
#define SIU_IMUX0_MUXSEL3_WIDTH                  2u
#define SIU_IMUX0_MUXSEL3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL3_SHIFT))&SIU_IMUX0_MUXSEL3_MASK)
#define SIU_IMUX0_MUXSEL4_MASK                   0x300u
#define SIU_IMUX0_MUXSEL4_SHIFT                  8u
#define SIU_IMUX0_MUXSEL4_WIDTH                  2u
#define SIU_IMUX0_MUXSEL4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL4_SHIFT))&SIU_IMUX0_MUXSEL4_MASK)
#define SIU_IMUX0_MUXSEL5_MASK                   0xC00u
#define SIU_IMUX0_MUXSEL5_SHIFT                  10u
#define SIU_IMUX0_MUXSEL5_WIDTH                  2u
#define SIU_IMUX0_MUXSEL5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL5_SHIFT))&SIU_IMUX0_MUXSEL5_MASK)
#define SIU_IMUX0_MUXSEL6_MASK                   0x3000u
#define SIU_IMUX0_MUXSEL6_SHIFT                  12u
#define SIU_IMUX0_MUXSEL6_WIDTH                  2u
#define SIU_IMUX0_MUXSEL6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL6_SHIFT))&SIU_IMUX0_MUXSEL6_MASK)
#define SIU_IMUX0_MUXSEL7_MASK                   0xC000u
#define SIU_IMUX0_MUXSEL7_SHIFT                  14u
#define SIU_IMUX0_MUXSEL7_WIDTH                  2u
#define SIU_IMUX0_MUXSEL7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL7_SHIFT))&SIU_IMUX0_MUXSEL7_MASK)
#define SIU_IMUX0_MUXSEL8_MASK                   0x30000u
#define SIU_IMUX0_MUXSEL8_SHIFT                  16u
#define SIU_IMUX0_MUXSEL8_WIDTH                  2u
#define SIU_IMUX0_MUXSEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL8_SHIFT))&SIU_IMUX0_MUXSEL8_MASK)
#define SIU_IMUX0_MUXSEL9_MASK                   0xC0000u
#define SIU_IMUX0_MUXSEL9_SHIFT                  18u
#define SIU_IMUX0_MUXSEL9_WIDTH                  2u
#define SIU_IMUX0_MUXSEL9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL9_SHIFT))&SIU_IMUX0_MUXSEL9_MASK)
#define SIU_IMUX0_MUXSEL10_MASK                  0x300000u
#define SIU_IMUX0_MUXSEL10_SHIFT                 20u
#define SIU_IMUX0_MUXSEL10_WIDTH                 2u
#define SIU_IMUX0_MUXSEL10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL10_SHIFT))&SIU_IMUX0_MUXSEL10_MASK)
#define SIU_IMUX0_MUXSEL11_MASK                  0xC00000u
#define SIU_IMUX0_MUXSEL11_SHIFT                 22u
#define SIU_IMUX0_MUXSEL11_WIDTH                 2u
#define SIU_IMUX0_MUXSEL11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX0_MUXSEL11_SHIFT))&SIU_IMUX0_MUXSEL11_MASK)
/* IMUX1 Bit Fields */
#define SIU_IMUX1_MUXSEL0_MASK                   0x3u
#define SIU_IMUX1_MUXSEL0_SHIFT                  0u
#define SIU_IMUX1_MUXSEL0_WIDTH                  2u
#define SIU_IMUX1_MUXSEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX1_MUXSEL0_SHIFT))&SIU_IMUX1_MUXSEL0_MASK)
#define SIU_IMUX1_MUXSEL1_MASK                   0xCu
#define SIU_IMUX1_MUXSEL1_SHIFT                  2u
#define SIU_IMUX1_MUXSEL1_WIDTH                  2u
#define SIU_IMUX1_MUXSEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX1_MUXSEL1_SHIFT))&SIU_IMUX1_MUXSEL1_MASK)
#define SIU_IMUX1_MUXSEL5_MASK                   0xC00u
#define SIU_IMUX1_MUXSEL5_SHIFT                  10u
#define SIU_IMUX1_MUXSEL5_WIDTH                  2u
#define SIU_IMUX1_MUXSEL5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX1_MUXSEL5_SHIFT))&SIU_IMUX1_MUXSEL5_MASK)
/* IMUX2 Bit Fields */
#define SIU_IMUX2_MUXSEL5_MASK                   0xC00u
#define SIU_IMUX2_MUXSEL5_SHIFT                  10u
#define SIU_IMUX2_MUXSEL5_WIDTH                  2u
#define SIU_IMUX2_MUXSEL5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL5_SHIFT))&SIU_IMUX2_MUXSEL5_MASK)
#define SIU_IMUX2_MUXSEL6_MASK                   0x3000u
#define SIU_IMUX2_MUXSEL6_SHIFT                  12u
#define SIU_IMUX2_MUXSEL6_WIDTH                  2u
#define SIU_IMUX2_MUXSEL6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL6_SHIFT))&SIU_IMUX2_MUXSEL6_MASK)
#define SIU_IMUX2_MUXSEL7_MASK                   0xC000u
#define SIU_IMUX2_MUXSEL7_SHIFT                  14u
#define SIU_IMUX2_MUXSEL7_WIDTH                  2u
#define SIU_IMUX2_MUXSEL7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL7_SHIFT))&SIU_IMUX2_MUXSEL7_MASK)
#define SIU_IMUX2_MUXSEL8_MASK                   0x30000u
#define SIU_IMUX2_MUXSEL8_SHIFT                  16u
#define SIU_IMUX2_MUXSEL8_WIDTH                  2u
#define SIU_IMUX2_MUXSEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL8_SHIFT))&SIU_IMUX2_MUXSEL8_MASK)
#define SIU_IMUX2_MUXSEL9_MASK                   0xC0000u
#define SIU_IMUX2_MUXSEL9_SHIFT                  18u
#define SIU_IMUX2_MUXSEL9_WIDTH                  2u
#define SIU_IMUX2_MUXSEL9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL9_SHIFT))&SIU_IMUX2_MUXSEL9_MASK)
#define SIU_IMUX2_MUXSEL10_MASK                  0x300000u
#define SIU_IMUX2_MUXSEL10_SHIFT                 20u
#define SIU_IMUX2_MUXSEL10_WIDTH                 2u
#define SIU_IMUX2_MUXSEL10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL10_SHIFT))&SIU_IMUX2_MUXSEL10_MASK)
#define SIU_IMUX2_MUXSEL11_MASK                  0xC00000u
#define SIU_IMUX2_MUXSEL11_SHIFT                 22u
#define SIU_IMUX2_MUXSEL11_WIDTH                 2u
#define SIU_IMUX2_MUXSEL11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX2_MUXSEL11_SHIFT))&SIU_IMUX2_MUXSEL11_MASK)
/* IMUX3 Bit Fields */
#define SIU_IMUX3_MUXSEL0_MASK                   0x3u
#define SIU_IMUX3_MUXSEL0_SHIFT                  0u
#define SIU_IMUX3_MUXSEL0_WIDTH                  2u
#define SIU_IMUX3_MUXSEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL0_SHIFT))&SIU_IMUX3_MUXSEL0_MASK)
#define SIU_IMUX3_MUXSEL1_MASK                   0xCu
#define SIU_IMUX3_MUXSEL1_SHIFT                  2u
#define SIU_IMUX3_MUXSEL1_WIDTH                  2u
#define SIU_IMUX3_MUXSEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL1_SHIFT))&SIU_IMUX3_MUXSEL1_MASK)
#define SIU_IMUX3_MUXSEL2_MASK                   0x30u
#define SIU_IMUX3_MUXSEL2_SHIFT                  4u
#define SIU_IMUX3_MUXSEL2_WIDTH                  2u
#define SIU_IMUX3_MUXSEL2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL2_SHIFT))&SIU_IMUX3_MUXSEL2_MASK)
#define SIU_IMUX3_MUXSEL3_MASK                   0xC0u
#define SIU_IMUX3_MUXSEL3_SHIFT                  6u
#define SIU_IMUX3_MUXSEL3_WIDTH                  2u
#define SIU_IMUX3_MUXSEL3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL3_SHIFT))&SIU_IMUX3_MUXSEL3_MASK)
#define SIU_IMUX3_MUXSEL4_MASK                   0x300u
#define SIU_IMUX3_MUXSEL4_SHIFT                  8u
#define SIU_IMUX3_MUXSEL4_WIDTH                  2u
#define SIU_IMUX3_MUXSEL4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL4_SHIFT))&SIU_IMUX3_MUXSEL4_MASK)
#define SIU_IMUX3_MUXSEL5_MASK                   0xC00u
#define SIU_IMUX3_MUXSEL5_SHIFT                  10u
#define SIU_IMUX3_MUXSEL5_WIDTH                  2u
#define SIU_IMUX3_MUXSEL5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL5_SHIFT))&SIU_IMUX3_MUXSEL5_MASK)
#define SIU_IMUX3_MUXSEL6_MASK                   0x3000u
#define SIU_IMUX3_MUXSEL6_SHIFT                  12u
#define SIU_IMUX3_MUXSEL6_WIDTH                  2u
#define SIU_IMUX3_MUXSEL6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX3_MUXSEL6_SHIFT))&SIU_IMUX3_MUXSEL6_MASK)
/* IMUX4 Bit Fields */
#define SIU_IMUX4_MUXSEL0_MASK                   0x3u
#define SIU_IMUX4_MUXSEL0_SHIFT                  0u
#define SIU_IMUX4_MUXSEL0_WIDTH                  2u
#define SIU_IMUX4_MUXSEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX4_MUXSEL0_SHIFT))&SIU_IMUX4_MUXSEL0_MASK)
#define SIU_IMUX4_MUXSEL1_MASK                   0xCu
#define SIU_IMUX4_MUXSEL1_SHIFT                  2u
#define SIU_IMUX4_MUXSEL1_WIDTH                  2u
#define SIU_IMUX4_MUXSEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX4_MUXSEL1_SHIFT))&SIU_IMUX4_MUXSEL1_MASK)
#define SIU_IMUX4_MUXSEL2_MASK                   0x30u
#define SIU_IMUX4_MUXSEL2_SHIFT                  4u
#define SIU_IMUX4_MUXSEL2_WIDTH                  2u
#define SIU_IMUX4_MUXSEL2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX4_MUXSEL2_SHIFT))&SIU_IMUX4_MUXSEL2_MASK)
#define SIU_IMUX4_MUXSEL3_MASK                   0xC0u
#define SIU_IMUX4_MUXSEL3_SHIFT                  6u
#define SIU_IMUX4_MUXSEL3_WIDTH                  2u
#define SIU_IMUX4_MUXSEL3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX4_MUXSEL3_SHIFT))&SIU_IMUX4_MUXSEL3_MASK)
#define SIU_IMUX4_MUXSEL8_MASK                   0x30000u
#define SIU_IMUX4_MUXSEL8_SHIFT                  16u
#define SIU_IMUX4_MUXSEL8_WIDTH                  2u
#define SIU_IMUX4_MUXSEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX4_MUXSEL8_SHIFT))&SIU_IMUX4_MUXSEL8_MASK)
/* IMUX5 Bit Fields */
#define SIU_IMUX5_MUXSEL0_MASK                   0x3u
#define SIU_IMUX5_MUXSEL0_SHIFT                  0u
#define SIU_IMUX5_MUXSEL0_WIDTH                  2u
#define SIU_IMUX5_MUXSEL0(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL0_SHIFT))&SIU_IMUX5_MUXSEL0_MASK)
#define SIU_IMUX5_MUXSEL1_MASK                   0xCu
#define SIU_IMUX5_MUXSEL1_SHIFT                  2u
#define SIU_IMUX5_MUXSEL1_WIDTH                  2u
#define SIU_IMUX5_MUXSEL1(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL1_SHIFT))&SIU_IMUX5_MUXSEL1_MASK)
#define SIU_IMUX5_MUXSEL2_MASK                   0x30u
#define SIU_IMUX5_MUXSEL2_SHIFT                  4u
#define SIU_IMUX5_MUXSEL2_WIDTH                  2u
#define SIU_IMUX5_MUXSEL2(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL2_SHIFT))&SIU_IMUX5_MUXSEL2_MASK)
#define SIU_IMUX5_MUXSEL3_MASK                   0xC0u
#define SIU_IMUX5_MUXSEL3_SHIFT                  6u
#define SIU_IMUX5_MUXSEL3_WIDTH                  2u
#define SIU_IMUX5_MUXSEL3(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL3_SHIFT))&SIU_IMUX5_MUXSEL3_MASK)
#define SIU_IMUX5_MUXSEL4_MASK                   0x300u
#define SIU_IMUX5_MUXSEL4_SHIFT                  8u
#define SIU_IMUX5_MUXSEL4_WIDTH                  2u
#define SIU_IMUX5_MUXSEL4(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL4_SHIFT))&SIU_IMUX5_MUXSEL4_MASK)
#define SIU_IMUX5_MUXSEL5_MASK                   0xC00u
#define SIU_IMUX5_MUXSEL5_SHIFT                  10u
#define SIU_IMUX5_MUXSEL5_WIDTH                  2u
#define SIU_IMUX5_MUXSEL5(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL5_SHIFT))&SIU_IMUX5_MUXSEL5_MASK)
#define SIU_IMUX5_MUXSEL6_MASK                   0x3000u
#define SIU_IMUX5_MUXSEL6_SHIFT                  12u
#define SIU_IMUX5_MUXSEL6_WIDTH                  2u
#define SIU_IMUX5_MUXSEL6(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL6_SHIFT))&SIU_IMUX5_MUXSEL6_MASK)
#define SIU_IMUX5_MUXSEL7_MASK                   0xC000u
#define SIU_IMUX5_MUXSEL7_SHIFT                  14u
#define SIU_IMUX5_MUXSEL7_WIDTH                  2u
#define SIU_IMUX5_MUXSEL7(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL7_SHIFT))&SIU_IMUX5_MUXSEL7_MASK)
#define SIU_IMUX5_MUXSEL8_MASK                   0x30000u
#define SIU_IMUX5_MUXSEL8_SHIFT                  16u
#define SIU_IMUX5_MUXSEL8_WIDTH                  2u
#define SIU_IMUX5_MUXSEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL8_SHIFT))&SIU_IMUX5_MUXSEL8_MASK)
#define SIU_IMUX5_MUXSEL9_MASK                   0xC0000u
#define SIU_IMUX5_MUXSEL9_SHIFT                  18u
#define SIU_IMUX5_MUXSEL9_WIDTH                  2u
#define SIU_IMUX5_MUXSEL9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL9_SHIFT))&SIU_IMUX5_MUXSEL9_MASK)
#define SIU_IMUX5_MUXSEL10_MASK                  0x300000u
#define SIU_IMUX5_MUXSEL10_SHIFT                 20u
#define SIU_IMUX5_MUXSEL10_WIDTH                 2u
#define SIU_IMUX5_MUXSEL10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL10_SHIFT))&SIU_IMUX5_MUXSEL10_MASK)
#define SIU_IMUX5_MUXSEL11_MASK                  0xC00000u
#define SIU_IMUX5_MUXSEL11_SHIFT                 22u
#define SIU_IMUX5_MUXSEL11_WIDTH                 2u
#define SIU_IMUX5_MUXSEL11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL11_SHIFT))&SIU_IMUX5_MUXSEL11_MASK)
#define SIU_IMUX5_MUXSEL12_MASK                  0x3000000u
#define SIU_IMUX5_MUXSEL12_SHIFT                 24u
#define SIU_IMUX5_MUXSEL12_WIDTH                 2u
#define SIU_IMUX5_MUXSEL12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL12_SHIFT))&SIU_IMUX5_MUXSEL12_MASK)
#define SIU_IMUX5_MUXSEL13_MASK                  0xC000000u
#define SIU_IMUX5_MUXSEL13_SHIFT                 26u
#define SIU_IMUX5_MUXSEL13_WIDTH                 2u
#define SIU_IMUX5_MUXSEL13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL13_SHIFT))&SIU_IMUX5_MUXSEL13_MASK)
#define SIU_IMUX5_MUXSEL14_MASK                  0x30000000u
#define SIU_IMUX5_MUXSEL14_SHIFT                 28u
#define SIU_IMUX5_MUXSEL14_WIDTH                 2u
#define SIU_IMUX5_MUXSEL14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL14_SHIFT))&SIU_IMUX5_MUXSEL14_MASK)
#define SIU_IMUX5_MUXSEL15_MASK                  0xC0000000u
#define SIU_IMUX5_MUXSEL15_SHIFT                 30u
#define SIU_IMUX5_MUXSEL15_WIDTH                 2u
#define SIU_IMUX5_MUXSEL15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX5_MUXSEL15_SHIFT))&SIU_IMUX5_MUXSEL15_MASK)
/* IMUX7 Bit Fields */
#define SIU_IMUX7_MUXSEL8_MASK                   0x30000u
#define SIU_IMUX7_MUXSEL8_SHIFT                  16u
#define SIU_IMUX7_MUXSEL8_WIDTH                  2u
#define SIU_IMUX7_MUXSEL8(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL8_SHIFT))&SIU_IMUX7_MUXSEL8_MASK)
#define SIU_IMUX7_MUXSEL9_MASK                   0xC0000u
#define SIU_IMUX7_MUXSEL9_SHIFT                  18u
#define SIU_IMUX7_MUXSEL9_WIDTH                  2u
#define SIU_IMUX7_MUXSEL9(x)                     (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL9_SHIFT))&SIU_IMUX7_MUXSEL9_MASK)
#define SIU_IMUX7_MUXSEL10_MASK                  0x300000u
#define SIU_IMUX7_MUXSEL10_SHIFT                 20u
#define SIU_IMUX7_MUXSEL10_WIDTH                 2u
#define SIU_IMUX7_MUXSEL10(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL10_SHIFT))&SIU_IMUX7_MUXSEL10_MASK)
#define SIU_IMUX7_MUXSEL11_MASK                  0xC00000u
#define SIU_IMUX7_MUXSEL11_SHIFT                 22u
#define SIU_IMUX7_MUXSEL11_WIDTH                 2u
#define SIU_IMUX7_MUXSEL11(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL11_SHIFT))&SIU_IMUX7_MUXSEL11_MASK)
#define SIU_IMUX7_MUXSEL12_MASK                  0x3000000u
#define SIU_IMUX7_MUXSEL12_SHIFT                 24u
#define SIU_IMUX7_MUXSEL12_WIDTH                 2u
#define SIU_IMUX7_MUXSEL12(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL12_SHIFT))&SIU_IMUX7_MUXSEL12_MASK)
#define SIU_IMUX7_MUXSEL13_MASK                  0xC000000u
#define SIU_IMUX7_MUXSEL13_SHIFT                 26u
#define SIU_IMUX7_MUXSEL13_WIDTH                 2u
#define SIU_IMUX7_MUXSEL13(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL13_SHIFT))&SIU_IMUX7_MUXSEL13_MASK)
#define SIU_IMUX7_MUXSEL14_MASK                  0x30000000u
#define SIU_IMUX7_MUXSEL14_SHIFT                 28u
#define SIU_IMUX7_MUXSEL14_WIDTH                 2u
#define SIU_IMUX7_MUXSEL14(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL14_SHIFT))&SIU_IMUX7_MUXSEL14_MASK)
#define SIU_IMUX7_MUXSEL15_MASK                  0xC0000000u
#define SIU_IMUX7_MUXSEL15_SHIFT                 30u
#define SIU_IMUX7_MUXSEL15_WIDTH                 2u
#define SIU_IMUX7_MUXSEL15(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX7_MUXSEL15_SHIFT))&SIU_IMUX7_MUXSEL15_MASK)
/* IMUX10 Bit Fields */
#define SIU_IMUX10_MUXSEL0_MASK                  0x3u
#define SIU_IMUX10_MUXSEL0_SHIFT                 0u
#define SIU_IMUX10_MUXSEL0_WIDTH                 2u
#define SIU_IMUX10_MUXSEL0(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL0_SHIFT))&SIU_IMUX10_MUXSEL0_MASK)
#define SIU_IMUX10_MUXSEL1_MASK                  0xCu
#define SIU_IMUX10_MUXSEL1_SHIFT                 2u
#define SIU_IMUX10_MUXSEL1_WIDTH                 2u
#define SIU_IMUX10_MUXSEL1(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL1_SHIFT))&SIU_IMUX10_MUXSEL1_MASK)
#define SIU_IMUX10_MUXSEL3_MASK                  0xC0u
#define SIU_IMUX10_MUXSEL3_SHIFT                 6u
#define SIU_IMUX10_MUXSEL3_WIDTH                 2u
#define SIU_IMUX10_MUXSEL3(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL3_SHIFT))&SIU_IMUX10_MUXSEL3_MASK)
#define SIU_IMUX10_MUXSEL8_MASK                  0x30000u
#define SIU_IMUX10_MUXSEL8_SHIFT                 16u
#define SIU_IMUX10_MUXSEL8_WIDTH                 2u
#define SIU_IMUX10_MUXSEL8(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL8_SHIFT))&SIU_IMUX10_MUXSEL8_MASK)
#define SIU_IMUX10_MUXSEL9_MASK                  0xC0000u
#define SIU_IMUX10_MUXSEL9_SHIFT                 18u
#define SIU_IMUX10_MUXSEL9_WIDTH                 2u
#define SIU_IMUX10_MUXSEL9(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL9_SHIFT))&SIU_IMUX10_MUXSEL9_MASK)
#define SIU_IMUX10_MUXSEL10_MASK                 0x300000u
#define SIU_IMUX10_MUXSEL10_SHIFT                20u
#define SIU_IMUX10_MUXSEL10_WIDTH                2u
#define SIU_IMUX10_MUXSEL10(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL10_SHIFT))&SIU_IMUX10_MUXSEL10_MASK)
#define SIU_IMUX10_MUXSEL11_MASK                 0xC00000u
#define SIU_IMUX10_MUXSEL11_SHIFT                22u
#define SIU_IMUX10_MUXSEL11_WIDTH                2u
#define SIU_IMUX10_MUXSEL11(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL11_SHIFT))&SIU_IMUX10_MUXSEL11_MASK)
#define SIU_IMUX10_MUXSEL12_MASK                 0x3000000u
#define SIU_IMUX10_MUXSEL12_SHIFT                24u
#define SIU_IMUX10_MUXSEL12_WIDTH                2u
#define SIU_IMUX10_MUXSEL12(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL12_SHIFT))&SIU_IMUX10_MUXSEL12_MASK)
#define SIU_IMUX10_MUXSEL13_MASK                 0xC000000u
#define SIU_IMUX10_MUXSEL13_SHIFT                26u
#define SIU_IMUX10_MUXSEL13_WIDTH                2u
#define SIU_IMUX10_MUXSEL13(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL13_SHIFT))&SIU_IMUX10_MUXSEL13_MASK)
#define SIU_IMUX10_MUXSEL14_MASK                 0x30000000u
#define SIU_IMUX10_MUXSEL14_SHIFT                28u
#define SIU_IMUX10_MUXSEL14_WIDTH                2u
#define SIU_IMUX10_MUXSEL14(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL14_SHIFT))&SIU_IMUX10_MUXSEL14_MASK)
#define SIU_IMUX10_MUXSEL15_MASK                 0xC0000000u
#define SIU_IMUX10_MUXSEL15_SHIFT                30u
#define SIU_IMUX10_MUXSEL15_WIDTH                2u
#define SIU_IMUX10_MUXSEL15(x)                   (((uint32_t)(((uint32_t)(x))<<SIU_IMUX10_MUXSEL15_SHIFT))&SIU_IMUX10_MUXSEL15_MASK)
/* IMUX12 Bit Fields */
#define SIU_IMUX12_MUXSEL2_MASK                  0x30u
#define SIU_IMUX12_MUXSEL2_SHIFT                 4u
#define SIU_IMUX12_MUXSEL2_WIDTH                 2u
#define SIU_IMUX12_MUXSEL2(x)                    (((uint32_t)(((uint32_t)(x))<<SIU_IMUX12_MUXSEL2_SHIFT))&SIU_IMUX12_MUXSEL2_MASK)

/*!
 * @}
 */ /* end of group SIU_Register_Masks */


/*!
 * @}
 */ /* end of group SIU_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SIU_B Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIU_B_Peripheral_Access_Layer SIU_B Peripheral Access Layer
 * @{
 */


/** SIU_B - Size of Registers Arrays */
#define SIU_B_PCRM_COUNT                         4u
#define SIU_B_GPDOM_COUNT                        4u
#define SIU_B_GPDIM_COUNT                        4u

/** SIU_B - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[544];
  __IO uint16_t PCRM[SIU_B_PCRM_COUNT];            /**< Pad Configuration Register Mirrored, array offset: 0x220, array step: 0x2 */
       uint8_t RESERVED_1[1224];
  __IO uint8_t GPDOM[SIU_B_GPDOM_COUNT];           /**< GPIO Pin Data Output Register Mirrored, array offset: 0x6F0, array step: 0x1 */
       uint8_t RESERVED_2[508];
  __I  uint8_t GPDIM[SIU_B_GPDIM_COUNT];           /**< GPIO Pin Data Input Register Mirrored, array offset: 0x8F0, array step: 0x1 */
} SIU_B_Type, *SIU_B_MemMapPtr;

 /** Number of instances of the SIU_B module. */
#define SIU_B_INSTANCE_COUNT                     (1u)


/* SIU_B - Peripheral instance base addresses */
/** Peripheral SIU_B base address */
#define SIU_B_BASE                               (0xC3F98000u)
/** Peripheral SIU_B base pointer */
#define SIU_B                                    ((SIU_B_Type *)SIU_B_BASE)
/** Array initializer of SIU_B peripheral base addresses */
#define SIU_B_BASE_ADDRS                         { SIU_B_BASE }
/** Array initializer of SIU_B peripheral base pointers */
#define SIU_B_BASE_PTRS                          { SIU_B }

/* ----------------------------------------------------------------------------
   -- SIU_B Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SIU_B_Register_Masks SIU_B Register Masks
 * @{
 */

/* PCRM Bit Fields */
#define SIU_B_PCRM_WPS_MASK                      0x1u
#define SIU_B_PCRM_WPS_SHIFT                     0u
#define SIU_B_PCRM_WPS_WIDTH                     1u
#define SIU_B_PCRM_WPS(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_WPS_SHIFT))&SIU_B_PCRM_WPS_MASK)
#define SIU_B_PCRM_WPE_MASK                      0x2u
#define SIU_B_PCRM_WPE_SHIFT                     1u
#define SIU_B_PCRM_WPE_WIDTH                     1u
#define SIU_B_PCRM_WPE(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_WPE_SHIFT))&SIU_B_PCRM_WPE_MASK)
#define SIU_B_PCRM_SRC_MASK                      0xCu
#define SIU_B_PCRM_SRC_SHIFT                     2u
#define SIU_B_PCRM_SRC_WIDTH                     2u
#define SIU_B_PCRM_SRC(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_SRC_SHIFT))&SIU_B_PCRM_SRC_MASK)
#define SIU_B_PCRM_HYS_MASK                      0x10u
#define SIU_B_PCRM_HYS_SHIFT                     4u
#define SIU_B_PCRM_HYS_WIDTH                     1u
#define SIU_B_PCRM_HYS(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_HYS_SHIFT))&SIU_B_PCRM_HYS_MASK)
#define SIU_B_PCRM_ODE_MASK                      0x20u
#define SIU_B_PCRM_ODE_SHIFT                     5u
#define SIU_B_PCRM_ODE_WIDTH                     1u
#define SIU_B_PCRM_ODE(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_ODE_SHIFT))&SIU_B_PCRM_ODE_MASK)
#define SIU_B_PCRM_DSC_MASK                      0xC0u
#define SIU_B_PCRM_DSC_SHIFT                     6u
#define SIU_B_PCRM_DSC_WIDTH                     2u
#define SIU_B_PCRM_DSC(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_DSC_SHIFT))&SIU_B_PCRM_DSC_MASK)
#define SIU_B_PCRM_IBE_MASK                      0x100u
#define SIU_B_PCRM_IBE_SHIFT                     8u
#define SIU_B_PCRM_IBE_WIDTH                     1u
#define SIU_B_PCRM_IBE(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_IBE_SHIFT))&SIU_B_PCRM_IBE_MASK)
#define SIU_B_PCRM_OBE_MASK                      0x200u
#define SIU_B_PCRM_OBE_SHIFT                     9u
#define SIU_B_PCRM_OBE_WIDTH                     1u
#define SIU_B_PCRM_OBE(x)                        (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_OBE_SHIFT))&SIU_B_PCRM_OBE_MASK)
#define SIU_B_PCRM_PA_MASK                       0x1C00u
#define SIU_B_PCRM_PA_SHIFT                      10u
#define SIU_B_PCRM_PA_WIDTH                      3u
#define SIU_B_PCRM_PA(x)                         (((uint16_t)(((uint16_t)(x))<<SIU_B_PCRM_PA_SHIFT))&SIU_B_PCRM_PA_MASK)
/* GPDOM Bit Fields */
#define SIU_B_GPDOM_PDOn_MASK                    0x1u
#define SIU_B_GPDOM_PDOn_SHIFT                   0u
#define SIU_B_GPDOM_PDOn_WIDTH                   1u
#define SIU_B_GPDOM_PDOn(x)                      (((uint8_t)(((uint8_t)(x))<<SIU_B_GPDOM_PDOn_SHIFT))&SIU_B_GPDOM_PDOn_MASK)
/* GPDIM Bit Fields */
#define SIU_B_GPDIM_PDIn_MASK                    0x1u
#define SIU_B_GPDIM_PDIn_SHIFT                   0u
#define SIU_B_GPDIM_PDIn_WIDTH                   1u
#define SIU_B_GPDIM_PDIn(x)                      (((uint8_t)(((uint8_t)(x))<<SIU_B_GPDIM_PDIn_SHIFT))&SIU_B_GPDIM_PDIn_MASK)

/*!
 * @}
 */ /* end of group SIU_B_Register_Masks */


/*!
 * @}
 */ /* end of group SIU_B_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SRX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRX_Peripheral_Access_Layer SRX Peripheral Access Layer
 * @{
 */


/** SRX - Size of Registers Arrays */
#define SRX_CH_COUNT                             6u
#define SRX_CHANNEL_COUNT                        6u

/** SRX - Register Layout Typedef */
typedef struct {
  __IO uint32_t GBL_CTRL;                          /**< Global Control Register, offset: 0x0 */
  __IO uint32_t CHNL_EN;                           /**< Channel Enable Register, offset: 0x4 */
  __IO uint32_t GBL_STATUS;                        /**< Global Status Register, offset: 0x8 */
  __IO uint32_t FMSG_RDY;                          /**< Fast Message Ready Status Register, offset: 0xC */
  __IO uint32_t SMSG_RDY;                          /**< Slow Serial Message Ready Status Register, offset: 0x10 */
       uint8_t RESERVED_0[4];
  __IO uint32_t DATA_CTRL1;                        /**< Data Control Register 1, offset: 0x18 */
       uint8_t RESERVED_1[12];
  __IO uint32_t FDMA_CTRL;                         /**< Fast Message DMA Control Register, offset: 0x28 */
  __IO uint32_t SDMA_CTRL;                         /**< Slow Serial Message DMA Control Register, offset: 0x2C */
       uint8_t RESERVED_2[4];
  __IO uint32_t FRDY_IE;                           /**< Fast Message Ready Interrupt Control Register, offset: 0x34 */
  __IO uint32_t SRDY_IE;                           /**< Slow Serial Message Ready Interrupt Enable Register, offset: 0x38 */
       uint8_t RESERVED_3[4];
  __I  uint32_t DMA_FMSG_DATA;                     /**< DMA Fast Message Data Read Register, offset: 0x40 */
  __I  uint32_t DMA_FMSG_CRC;                      /**< DMA Fast Message CRC Read Register, offset: 0x44 */
  __I  uint32_t DMA_FMSG_TS;                       /**< DMA Fast Message Time Stamp Read Register, offset: 0x48 */
       uint8_t RESERVED_4[4];
  __I  uint32_t DMA_SMSG_BIT3;                     /**< DMA Slow Serial Message Bit3 Read Register, offset: 0x50 */
  __I  uint32_t DMA_SMSG_BIT2;                     /**< DMA Slow Serial Message Bit2 Read Register, offset: 0x54 */
  __I  uint32_t DMA_SMSG_TS;                       /**< DMA Slow Serial Message Time Stamp Read Register, offset: 0x58 */
       uint8_t RESERVED_5[4];
  struct {                                         /* offset: 0x60, array step: 0x10 */
    __IO uint32_t CLK_CTRL;                          /**< Channel 'n' Clock Control Register (n = 0 to (CH-1)), array offset: 0x60, array step: 0x10 */
    __IO uint32_t STATUS;                            /**< Channel 'n' Status Register (n=0 to (CH-1)), array offset: 0x64, array step: 0x10 */
    __IO uint32_t CONFIG;                            /**< Channel 'n' Configuration Register (n=0 to (CH-1)), array offset: 0x68, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } CH[SRX_CH_COUNT];
       uint8_t RESERVED_6[160];
  struct {                                         /* offset: 0x160, array step: 0x18 */
    __I  uint32_t FMSG_DATA;                         /**< Channel 'n' Fast Message Data Read Register (n=0 to (CH-1)), array offset: 0x160, array step: 0x18 */
    __I  uint32_t FMSG_CRC;                          /**< Channel 'n' Fast Message CRC Read Register (n=0 to (CH-1)), array offset: 0x164, array step: 0x18 */
    __I  uint32_t FMSG_TS;                           /**< Channel 'n' Fast Message Time Stamp Read Register (n=0 to (CH-1)), array offset: 0x168, array step: 0x18 */
    __I  uint32_t SMSG_BIT3;                         /**< Channel 'n' Serial Message Read Register (Bit 3) (n=0 to (CH-1)), array offset: 0x16C, array step: 0x18 */
    __I  uint32_t SMSG_BIT2;                         /**< Channel 'n' Serial Message Read Register (Bit 2)(n=0 to (CH-1)), array offset: 0x170, array step: 0x18 */
    __I  uint32_t SMSG_TS;                           /**< Channel 'n' Serial Message Time Stamp Read Register (n=0 to (CH-1)), array offset: 0x174, array step: 0x18 */
  } CHANNEL[SRX_CHANNEL_COUNT];
} SRX_Type, *SRX_MemMapPtr;

 /** Number of instances of the SRX module. */
#define SRX_INSTANCE_COUNT                       (2u)


/* SRX - Peripheral instance base addresses */
/** Peripheral SRX_0 base address */
#define SRX_0_BASE                               (0xFFE5C000u)
/** Peripheral SRX_0 base pointer */
#define SRX_0                                    ((SRX_Type *)SRX_0_BASE)
/** Peripheral SRX_1 base address */
#define SRX_1_BASE                               (0xC3E5C000u)
/** Peripheral SRX_1 base pointer */
#define SRX_1                                    ((SRX_Type *)SRX_1_BASE)
/** Array initializer of SRX peripheral base addresses */
#define SRX_BASE_ADDRS                           { SRX_0_BASE, SRX_1_BASE }
/** Array initializer of SRX peripheral base pointers */
#define SRX_BASE_PTRS                            { SRX_0, SRX_1 }

/* ----------------------------------------------------------------------------
   -- SRX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRX_Register_Masks SRX Register Masks
 * @{
 */

/* GBL_CTRL Bit Fields */
#define SRX_GBL_CTRL_SENT_EN_MASK                0x1u
#define SRX_GBL_CTRL_SENT_EN_SHIFT               0u
#define SRX_GBL_CTRL_SENT_EN_WIDTH               1u
#define SRX_GBL_CTRL_SENT_EN(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_SENT_EN_SHIFT))&SRX_GBL_CTRL_SENT_EN_MASK)
#define SRX_GBL_CTRL_DBG_FRZ_MASK                0x4u
#define SRX_GBL_CTRL_DBG_FRZ_SHIFT               2u
#define SRX_GBL_CTRL_DBG_FRZ_WIDTH               1u
#define SRX_GBL_CTRL_DBG_FRZ(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_DBG_FRZ_SHIFT))&SRX_GBL_CTRL_DBG_FRZ_MASK)
#define SRX_GBL_CTRL_FAST_CLR_MASK               0x10u
#define SRX_GBL_CTRL_FAST_CLR_SHIFT              4u
#define SRX_GBL_CTRL_FAST_CLR_WIDTH              1u
#define SRX_GBL_CTRL_FAST_CLR(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_FAST_CLR_SHIFT))&SRX_GBL_CTRL_FAST_CLR_MASK)
#define SRX_GBL_CTRL_FIFO_EN_MASK                0x40u
#define SRX_GBL_CTRL_FIFO_EN_SHIFT               6u
#define SRX_GBL_CTRL_FIFO_EN_WIDTH               1u
#define SRX_GBL_CTRL_FIFO_EN(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_FIFO_EN_SHIFT))&SRX_GBL_CTRL_FIFO_EN_MASK)
#define SRX_GBL_CTRL_SMDUIE_MASK                 0x100u
#define SRX_GBL_CTRL_SMDUIE_SHIFT                8u
#define SRX_GBL_CTRL_SMDUIE_WIDTH                1u
#define SRX_GBL_CTRL_SMDUIE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_SMDUIE_SHIFT))&SRX_GBL_CTRL_SMDUIE_MASK)
#define SRX_GBL_CTRL_FMDUIE_MASK                 0x200u
#define SRX_GBL_CTRL_FMDUIE_SHIFT                9u
#define SRX_GBL_CTRL_FMDUIE_WIDTH                1u
#define SRX_GBL_CTRL_FMDUIE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_FMDUIE_SHIFT))&SRX_GBL_CTRL_FMDUIE_MASK)
#define SRX_GBL_CTRL_FMFOIE_MASK                 0x400u
#define SRX_GBL_CTRL_FMFOIE_SHIFT                10u
#define SRX_GBL_CTRL_FMFOIE_WIDTH                1u
#define SRX_GBL_CTRL_FMFOIE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_FMFOIE_SHIFT))&SRX_GBL_CTRL_FMFOIE_MASK)
#define SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT_MASK      0x8000u
#define SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT_SHIFT     15u
#define SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT_WIDTH     1u
#define SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT(x)        (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT_SHIFT))&SRX_GBL_CTRL_NIB_LEN_VAR_LIMIT_MASK)
#define SRX_GBL_CTRL_FIFOWM_MASK                 0x1F0000u
#define SRX_GBL_CTRL_FIFOWM_SHIFT                16u
#define SRX_GBL_CTRL_FIFOWM_WIDTH                5u
#define SRX_GBL_CTRL_FIFOWM(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_FIFOWM_SHIFT))&SRX_GBL_CTRL_FIFOWM_MASK)
#define SRX_GBL_CTRL_TSPRSC_MASK                 0xFF000000u
#define SRX_GBL_CTRL_TSPRSC_SHIFT                24u
#define SRX_GBL_CTRL_TSPRSC_WIDTH                8u
#define SRX_GBL_CTRL_TSPRSC(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_CTRL_TSPRSC_SHIFT))&SRX_GBL_CTRL_TSPRSC_MASK)
/* CHNL_EN Bit Fields */
#define SRX_CHNL_EN_EN_CH_MASK                   0x3Fu
#define SRX_CHNL_EN_EN_CH_SHIFT                  0u
#define SRX_CHNL_EN_EN_CH_WIDTH                  6u
#define SRX_CHNL_EN_EN_CH(x)                     (((uint32_t)(((uint32_t)(x))<<SRX_CHNL_EN_EN_CH_SHIFT))&SRX_CHNL_EN_EN_CH_MASK)
/* GBL_STATUS Bit Fields */
#define SRX_GBL_STATUS_SMDU_MASK                 0x100u
#define SRX_GBL_STATUS_SMDU_SHIFT                8u
#define SRX_GBL_STATUS_SMDU_WIDTH                1u
#define SRX_GBL_STATUS_SMDU(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_STATUS_SMDU_SHIFT))&SRX_GBL_STATUS_SMDU_MASK)
#define SRX_GBL_STATUS_FMDU_MASK                 0x200u
#define SRX_GBL_STATUS_FMDU_SHIFT                9u
#define SRX_GBL_STATUS_FMDU_WIDTH                1u
#define SRX_GBL_STATUS_FMDU(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_STATUS_FMDU_SHIFT))&SRX_GBL_STATUS_FMDU_MASK)
#define SRX_GBL_STATUS_FMFO_MASK                 0x400u
#define SRX_GBL_STATUS_FMFO_SHIFT                10u
#define SRX_GBL_STATUS_FMFO_WIDTH                1u
#define SRX_GBL_STATUS_FMFO(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_GBL_STATUS_FMFO_SHIFT))&SRX_GBL_STATUS_FMFO_MASK)
/* FMSG_RDY Bit Fields */
#define SRX_FMSG_RDY_F_RDY_MASK                  0x3Fu
#define SRX_FMSG_RDY_F_RDY_SHIFT                 0u
#define SRX_FMSG_RDY_F_RDY_WIDTH                 6u
#define SRX_FMSG_RDY_F_RDY(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_RDY_F_RDY_SHIFT))&SRX_FMSG_RDY_F_RDY_MASK)
/* SMSG_RDY Bit Fields */
#define SRX_SMSG_RDY_S_RDY_MASK                  0x3Fu
#define SRX_SMSG_RDY_S_RDY_SHIFT                 0u
#define SRX_SMSG_RDY_S_RDY_WIDTH                 6u
#define SRX_SMSG_RDY_S_RDY(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_RDY_S_RDY_SHIFT))&SRX_SMSG_RDY_S_RDY_MASK)
/* DATA_CTRL1 Bit Fields */
#define SRX_DATA_CTRL1_NIBBCH5_MASK              0x700u
#define SRX_DATA_CTRL1_NIBBCH5_SHIFT             8u
#define SRX_DATA_CTRL1_NIBBCH5_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH5(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH5_SHIFT))&SRX_DATA_CTRL1_NIBBCH5_MASK)
#define SRX_DATA_CTRL1_NIBBCH4_MASK              0x7000u
#define SRX_DATA_CTRL1_NIBBCH4_SHIFT             12u
#define SRX_DATA_CTRL1_NIBBCH4_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH4(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH4_SHIFT))&SRX_DATA_CTRL1_NIBBCH4_MASK)
#define SRX_DATA_CTRL1_NIBBCH3_MASK              0x70000u
#define SRX_DATA_CTRL1_NIBBCH3_SHIFT             16u
#define SRX_DATA_CTRL1_NIBBCH3_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH3(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH3_SHIFT))&SRX_DATA_CTRL1_NIBBCH3_MASK)
#define SRX_DATA_CTRL1_NIBBCH2_MASK              0x700000u
#define SRX_DATA_CTRL1_NIBBCH2_SHIFT             20u
#define SRX_DATA_CTRL1_NIBBCH2_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH2(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH2_SHIFT))&SRX_DATA_CTRL1_NIBBCH2_MASK)
#define SRX_DATA_CTRL1_NIBBCH1_MASK              0x7000000u
#define SRX_DATA_CTRL1_NIBBCH1_SHIFT             24u
#define SRX_DATA_CTRL1_NIBBCH1_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH1(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH1_SHIFT))&SRX_DATA_CTRL1_NIBBCH1_MASK)
#define SRX_DATA_CTRL1_NIBBCH0_MASK              0x70000000u
#define SRX_DATA_CTRL1_NIBBCH0_SHIFT             28u
#define SRX_DATA_CTRL1_NIBBCH0_WIDTH             3u
#define SRX_DATA_CTRL1_NIBBCH0(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DATA_CTRL1_NIBBCH0_SHIFT))&SRX_DATA_CTRL1_NIBBCH0_MASK)
/* FDMA_CTRL Bit Fields */
#define SRX_FDMA_CTRL_FDMA_EN_MASK               0x3Fu
#define SRX_FDMA_CTRL_FDMA_EN_SHIFT              0u
#define SRX_FDMA_CTRL_FDMA_EN_WIDTH              6u
#define SRX_FDMA_CTRL_FDMA_EN(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_FDMA_CTRL_FDMA_EN_SHIFT))&SRX_FDMA_CTRL_FDMA_EN_MASK)
/* SDMA_CTRL Bit Fields */
#define SRX_SDMA_CTRL_SDMA_EN_MASK               0x3Fu
#define SRX_SDMA_CTRL_SDMA_EN_SHIFT              0u
#define SRX_SDMA_CTRL_SDMA_EN_WIDTH              6u
#define SRX_SDMA_CTRL_SDMA_EN(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_SDMA_CTRL_SDMA_EN_SHIFT))&SRX_SDMA_CTRL_SDMA_EN_MASK)
/* FRDY_IE Bit Fields */
#define SRX_FRDY_IE_FRDY_IE_MASK                 0x3Fu
#define SRX_FRDY_IE_FRDY_IE_SHIFT                0u
#define SRX_FRDY_IE_FRDY_IE_WIDTH                6u
#define SRX_FRDY_IE_FRDY_IE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FRDY_IE_FRDY_IE_SHIFT))&SRX_FRDY_IE_FRDY_IE_MASK)
/* SRDY_IE Bit Fields */
#define SRX_SRDY_IE_SRDY_IE_MASK                 0x3Fu
#define SRX_SRDY_IE_SRDY_IE_SHIFT                0u
#define SRX_SRDY_IE_SRDY_IE_WIDTH                6u
#define SRX_SRDY_IE_SRDY_IE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_SRDY_IE_SRDY_IE_SHIFT))&SRX_SRDY_IE_SRDY_IE_MASK)
/* DMA_FMSG_DATA Bit Fields */
#define SRX_DMA_FMSG_DATA_DNIB6_MASK             0xFu
#define SRX_DMA_FMSG_DATA_DNIB6_SHIFT            0u
#define SRX_DMA_FMSG_DATA_DNIB6_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB6(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB6_SHIFT))&SRX_DMA_FMSG_DATA_DNIB6_MASK)
#define SRX_DMA_FMSG_DATA_DNIB5_MASK             0xF0u
#define SRX_DMA_FMSG_DATA_DNIB5_SHIFT            4u
#define SRX_DMA_FMSG_DATA_DNIB5_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB5(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB5_SHIFT))&SRX_DMA_FMSG_DATA_DNIB5_MASK)
#define SRX_DMA_FMSG_DATA_DNIB4_MASK             0xF00u
#define SRX_DMA_FMSG_DATA_DNIB4_SHIFT            8u
#define SRX_DMA_FMSG_DATA_DNIB4_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB4(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB4_SHIFT))&SRX_DMA_FMSG_DATA_DNIB4_MASK)
#define SRX_DMA_FMSG_DATA_DNIB3_MASK             0xF000u
#define SRX_DMA_FMSG_DATA_DNIB3_SHIFT            12u
#define SRX_DMA_FMSG_DATA_DNIB3_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB3(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB3_SHIFT))&SRX_DMA_FMSG_DATA_DNIB3_MASK)
#define SRX_DMA_FMSG_DATA_DNIB2_MASK             0xF0000u
#define SRX_DMA_FMSG_DATA_DNIB2_SHIFT            16u
#define SRX_DMA_FMSG_DATA_DNIB2_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB2(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB2_SHIFT))&SRX_DMA_FMSG_DATA_DNIB2_MASK)
#define SRX_DMA_FMSG_DATA_DNIB1_MASK             0xF00000u
#define SRX_DMA_FMSG_DATA_DNIB1_SHIFT            20u
#define SRX_DMA_FMSG_DATA_DNIB1_WIDTH            4u
#define SRX_DMA_FMSG_DATA_DNIB1(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_DNIB1_SHIFT))&SRX_DMA_FMSG_DATA_DNIB1_MASK)
#define SRX_DMA_FMSG_DATA_SCNIB_MASK             0xF000000u
#define SRX_DMA_FMSG_DATA_SCNIB_SHIFT            24u
#define SRX_DMA_FMSG_DATA_SCNIB_WIDTH            4u
#define SRX_DMA_FMSG_DATA_SCNIB(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_SCNIB_SHIFT))&SRX_DMA_FMSG_DATA_SCNIB_MASK)
#define SRX_DMA_FMSG_DATA_CHNUM_MASK             0xF0000000u
#define SRX_DMA_FMSG_DATA_CHNUM_SHIFT            28u
#define SRX_DMA_FMSG_DATA_CHNUM_WIDTH            4u
#define SRX_DMA_FMSG_DATA_CHNUM(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_DATA_CHNUM_SHIFT))&SRX_DMA_FMSG_DATA_CHNUM_MASK)
/* DMA_FMSG_CRC Bit Fields */
#define SRX_DMA_FMSG_CRC_CRC4b_MASK              0xF0000u
#define SRX_DMA_FMSG_CRC_CRC4b_SHIFT             16u
#define SRX_DMA_FMSG_CRC_CRC4b_WIDTH             4u
#define SRX_DMA_FMSG_CRC_CRC4b(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_CRC_CRC4b_SHIFT))&SRX_DMA_FMSG_CRC_CRC4b_MASK)
/* DMA_FMSG_TS Bit Fields */
#define SRX_DMA_FMSG_TS_TS_MASK                  0xFFFFFFFFu
#define SRX_DMA_FMSG_TS_TS_SHIFT                 0u
#define SRX_DMA_FMSG_TS_TS_WIDTH                 32u
#define SRX_DMA_FMSG_TS_TS(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_DMA_FMSG_TS_TS_SHIFT))&SRX_DMA_FMSG_TS_TS_MASK)
/* DMA_SMSG_BIT3 Bit Fields */
#define SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12_MASK   0x1Eu
#define SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12_SHIFT  1u
#define SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12_WIDTH  4u
#define SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12(x)     (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12_SHIFT))&SRX_DMA_SMSG_BIT3_ID3_0_DATA15_12_MASK)
#define SRX_DMA_SMSG_BIT3_ID7_4_ID3_0_MASK       0x3C0u
#define SRX_DMA_SMSG_BIT3_ID7_4_ID3_0_SHIFT      6u
#define SRX_DMA_SMSG_BIT3_ID7_4_ID3_0_WIDTH      4u
#define SRX_DMA_SMSG_BIT3_ID7_4_ID3_0(x)         (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT3_ID7_4_ID3_0_SHIFT))&SRX_DMA_SMSG_BIT3_ID7_4_ID3_0_MASK)
#define SRX_DMA_SMSG_BIT3_CFG_MASK               0x400u
#define SRX_DMA_SMSG_BIT3_CFG_SHIFT              10u
#define SRX_DMA_SMSG_BIT3_CFG_WIDTH              1u
#define SRX_DMA_SMSG_BIT3_CFG(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT3_CFG_SHIFT))&SRX_DMA_SMSG_BIT3_CFG_MASK)
#define SRX_DMA_SMSG_BIT3_TYPE_MASK              0x8000000u
#define SRX_DMA_SMSG_BIT3_TYPE_SHIFT             27u
#define SRX_DMA_SMSG_BIT3_TYPE_WIDTH             1u
#define SRX_DMA_SMSG_BIT3_TYPE(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT3_TYPE_SHIFT))&SRX_DMA_SMSG_BIT3_TYPE_MASK)
#define SRX_DMA_SMSG_BIT3_CHNUM_MASK             0xF0000000u
#define SRX_DMA_SMSG_BIT3_CHNUM_SHIFT            28u
#define SRX_DMA_SMSG_BIT3_CHNUM_WIDTH            4u
#define SRX_DMA_SMSG_BIT3_CHNUM(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT3_CHNUM_SHIFT))&SRX_DMA_SMSG_BIT3_CHNUM_MASK)
/* DMA_SMSG_BIT2 Bit Fields */
#define SRX_DMA_SMSG_BIT2_DATA_MASK              0xFFFu
#define SRX_DMA_SMSG_BIT2_DATA_SHIFT             0u
#define SRX_DMA_SMSG_BIT2_DATA_WIDTH             12u
#define SRX_DMA_SMSG_BIT2_DATA(x)                (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT2_DATA_SHIFT))&SRX_DMA_SMSG_BIT2_DATA_MASK)
#define SRX_DMA_SMSG_BIT2_SMCRC_MASK             0x3F0000u
#define SRX_DMA_SMSG_BIT2_SMCRC_SHIFT            16u
#define SRX_DMA_SMSG_BIT2_SMCRC_WIDTH            6u
#define SRX_DMA_SMSG_BIT2_SMCRC(x)               (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_BIT2_SMCRC_SHIFT))&SRX_DMA_SMSG_BIT2_SMCRC_MASK)
/* DMA_SMSG_TS Bit Fields */
#define SRX_DMA_SMSG_TS_TS_MASK                  0xFFFFFFFFu
#define SRX_DMA_SMSG_TS_TS_SHIFT                 0u
#define SRX_DMA_SMSG_TS_TS_WIDTH                 32u
#define SRX_DMA_SMSG_TS_TS(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_DMA_SMSG_TS_TS_SHIFT))&SRX_DMA_SMSG_TS_TS_MASK)
/* CLK_CTRL Bit Fields */
#define SRX_CLK_CTRL_PRSC_MASK                   0x3FFFu
#define SRX_CLK_CTRL_PRSC_SHIFT                  0u
#define SRX_CLK_CTRL_PRSC_WIDTH                  14u
#define SRX_CLK_CTRL_PRSC(x)                     (((uint32_t)(((uint32_t)(x))<<SRX_CLK_CTRL_PRSC_SHIFT))&SRX_CLK_CTRL_PRSC_MASK)
#define SRX_CLK_CTRL_COMP_EN_MASK                0x8000u
#define SRX_CLK_CTRL_COMP_EN_SHIFT               15u
#define SRX_CLK_CTRL_COMP_EN_WIDTH               1u
#define SRX_CLK_CTRL_COMP_EN(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CLK_CTRL_COMP_EN_SHIFT))&SRX_CLK_CTRL_COMP_EN_MASK)
#define SRX_CLK_CTRL_CM_PRSC_MASK                0x7FFF0000u
#define SRX_CLK_CTRL_CM_PRSC_SHIFT               16u
#define SRX_CLK_CTRL_CM_PRSC_WIDTH               15u
#define SRX_CLK_CTRL_CM_PRSC(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CLK_CTRL_CM_PRSC_SHIFT))&SRX_CLK_CTRL_CM_PRSC_MASK)
/* STATUS Bit Fields */
#define SRX_STATUS_NUM_EDGES_ERR_MASK            0x10000u
#define SRX_STATUS_NUM_EDGES_ERR_SHIFT           16u
#define SRX_STATUS_NUM_EDGES_ERR_WIDTH           1u
#define SRX_STATUS_NUM_EDGES_ERR(x)              (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_NUM_EDGES_ERR_SHIFT))&SRX_STATUS_NUM_EDGES_ERR_MASK)
#define SRX_STATUS_FMSG_CRC_ERR_MASK             0x20000u
#define SRX_STATUS_FMSG_CRC_ERR_SHIFT            17u
#define SRX_STATUS_FMSG_CRC_ERR_WIDTH            1u
#define SRX_STATUS_FMSG_CRC_ERR(x)               (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_FMSG_CRC_ERR_SHIFT))&SRX_STATUS_FMSG_CRC_ERR_MASK)
#define SRX_STATUS_SMSG_CRC_ERR_MASK             0x40000u
#define SRX_STATUS_SMSG_CRC_ERR_SHIFT            18u
#define SRX_STATUS_SMSG_CRC_ERR_WIDTH            1u
#define SRX_STATUS_SMSG_CRC_ERR(x)               (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_SMSG_CRC_ERR_SHIFT))&SRX_STATUS_SMSG_CRC_ERR_MASK)
#define SRX_STATUS_NIB_VAL_ERR_MASK              0x80000u
#define SRX_STATUS_NIB_VAL_ERR_SHIFT             19u
#define SRX_STATUS_NIB_VAL_ERR_WIDTH             1u
#define SRX_STATUS_NIB_VAL_ERR(x)                (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_NIB_VAL_ERR_SHIFT))&SRX_STATUS_NIB_VAL_ERR_MASK)
#define SRX_STATUS_CAL_DIAG_ERR_MASK             0x100000u
#define SRX_STATUS_CAL_DIAG_ERR_SHIFT            20u
#define SRX_STATUS_CAL_DIAG_ERR_WIDTH            1u
#define SRX_STATUS_CAL_DIAG_ERR(x)               (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_CAL_DIAG_ERR_SHIFT))&SRX_STATUS_CAL_DIAG_ERR_MASK)
#define SRX_STATUS_CAL_LEN_ERR_MASK              0x200000u
#define SRX_STATUS_CAL_LEN_ERR_SHIFT             21u
#define SRX_STATUS_CAL_LEN_ERR_WIDTH             1u
#define SRX_STATUS_CAL_LEN_ERR(x)                (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_CAL_LEN_ERR_SHIFT))&SRX_STATUS_CAL_LEN_ERR_MASK)
#define SRX_STATUS_PP_DIAG_ERR_MASK              0x400000u
#define SRX_STATUS_PP_DIAG_ERR_SHIFT             22u
#define SRX_STATUS_PP_DIAG_ERR_WIDTH             1u
#define SRX_STATUS_PP_DIAG_ERR(x)                (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_PP_DIAG_ERR_SHIFT))&SRX_STATUS_PP_DIAG_ERR_MASK)
#define SRX_STATUS_FMSG_OFLW_MASK                0x1000000u
#define SRX_STATUS_FMSG_OFLW_SHIFT               24u
#define SRX_STATUS_FMSG_OFLW_WIDTH               1u
#define SRX_STATUS_FMSG_OFLW(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_FMSG_OFLW_SHIFT))&SRX_STATUS_FMSG_OFLW_MASK)
#define SRX_STATUS_SMSG_OFLW_MASK                0x2000000u
#define SRX_STATUS_SMSG_OFLW_SHIFT               25u
#define SRX_STATUS_SMSG_OFLW_WIDTH               1u
#define SRX_STATUS_SMSG_OFLW(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_SMSG_OFLW_SHIFT))&SRX_STATUS_SMSG_OFLW_MASK)
#define SRX_STATUS_CAL_20_25_MASK                0x4000000u
#define SRX_STATUS_CAL_20_25_SHIFT               26u
#define SRX_STATUS_CAL_20_25_WIDTH               1u
#define SRX_STATUS_CAL_20_25(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_CAL_20_25_SHIFT))&SRX_STATUS_CAL_20_25_MASK)
#define SRX_STATUS_CAL_RESYNC_MASK               0x8000000u
#define SRX_STATUS_CAL_RESYNC_SHIFT              27u
#define SRX_STATUS_CAL_RESYNC_WIDTH              1u
#define SRX_STATUS_CAL_RESYNC(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_CAL_RESYNC_SHIFT))&SRX_STATUS_CAL_RESYNC_MASK)
#define SRX_STATUS_BUS_IDLE_MASK                 0x80000000u
#define SRX_STATUS_BUS_IDLE_SHIFT                31u
#define SRX_STATUS_BUS_IDLE_WIDTH                1u
#define SRX_STATUS_BUS_IDLE(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_STATUS_BUS_IDLE_SHIFT))&SRX_STATUS_BUS_IDLE_MASK)
/* CONFIG Bit Fields */
#define SRX_CONFIG_FIL_CNT_MASK                  0xFFu
#define SRX_CONFIG_FIL_CNT_SHIFT                 0u
#define SRX_CONFIG_FIL_CNT_WIDTH                 8u
#define SRX_CONFIG_FIL_CNT(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_FIL_CNT_SHIFT))&SRX_CONFIG_FIL_CNT_MASK)
#define SRX_CONFIG_SUCC_CAL_CHK_MASK             0x100u
#define SRX_CONFIG_SUCC_CAL_CHK_SHIFT            8u
#define SRX_CONFIG_SUCC_CAL_CHK_WIDTH            1u
#define SRX_CONFIG_SUCC_CAL_CHK(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_SUCC_CAL_CHK_SHIFT))&SRX_CONFIG_SUCC_CAL_CHK_MASK)
#define SRX_CONFIG_PAUSE_EN_MASK                 0x200u
#define SRX_CONFIG_PAUSE_EN_SHIFT                9u
#define SRX_CONFIG_PAUSE_EN_WIDTH                1u
#define SRX_CONFIG_PAUSE_EN(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_PAUSE_EN_SHIFT))&SRX_CONFIG_PAUSE_EN_MASK)
#define SRX_CONFIG_SCRC_TYPE_MASK                0x400u
#define SRX_CONFIG_SCRC_TYPE_SHIFT               10u
#define SRX_CONFIG_SCRC_TYPE_WIDTH               1u
#define SRX_CONFIG_SCRC_TYPE(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_SCRC_TYPE_SHIFT))&SRX_CONFIG_SCRC_TYPE_MASK)
#define SRX_CONFIG_FCRC_SC_EN_MASK               0x800u
#define SRX_CONFIG_FCRC_SC_EN_SHIFT              11u
#define SRX_CONFIG_FCRC_SC_EN_WIDTH              1u
#define SRX_CONFIG_FCRC_SC_EN(x)                 (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_FCRC_SC_EN_SHIFT))&SRX_CONFIG_FCRC_SC_EN_MASK)
#define SRX_CONFIG_FCRC_TYPE_MASK                0x1000u
#define SRX_CONFIG_FCRC_TYPE_SHIFT               12u
#define SRX_CONFIG_FCRC_TYPE_WIDTH               1u
#define SRX_CONFIG_FCRC_TYPE(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_FCRC_TYPE_SHIFT))&SRX_CONFIG_FCRC_TYPE_MASK)
#define SRX_CONFIG_PP_CHKSEL_MASK                0x2000u
#define SRX_CONFIG_PP_CHKSEL_SHIFT               13u
#define SRX_CONFIG_PP_CHKSEL_WIDTH               1u
#define SRX_CONFIG_PP_CHKSEL(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_PP_CHKSEL_SHIFT))&SRX_CONFIG_PP_CHKSEL_MASK)
#define SRX_CONFIG_CAL_RNG_MASK                  0x4000u
#define SRX_CONFIG_CAL_RNG_SHIFT                 14u
#define SRX_CONFIG_CAL_RNG_WIDTH                 1u
#define SRX_CONFIG_CAL_RNG(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_CAL_RNG_SHIFT))&SRX_CONFIG_CAL_RNG_MASK)
#define SRX_CONFIG_DCHNG_INT_MASK                0x8000u
#define SRX_CONFIG_DCHNG_INT_SHIFT               15u
#define SRX_CONFIG_DCHNG_INT_WIDTH               1u
#define SRX_CONFIG_DCHNG_INT(x)                  (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_DCHNG_INT_SHIFT))&SRX_CONFIG_DCHNG_INT_MASK)
#define SRX_CONFIG_IE_NUM_EDGES_ERR_MASK         0x10000u
#define SRX_CONFIG_IE_NUM_EDGES_ERR_SHIFT        16u
#define SRX_CONFIG_IE_NUM_EDGES_ERR_WIDTH        1u
#define SRX_CONFIG_IE_NUM_EDGES_ERR(x)           (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_NUM_EDGES_ERR_SHIFT))&SRX_CONFIG_IE_NUM_EDGES_ERR_MASK)
#define SRX_CONFIG_IE_FMSG_CRC_ERR_MASK          0x20000u
#define SRX_CONFIG_IE_FMSG_CRC_ERR_SHIFT         17u
#define SRX_CONFIG_IE_FMSG_CRC_ERR_WIDTH         1u
#define SRX_CONFIG_IE_FMSG_CRC_ERR(x)            (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_FMSG_CRC_ERR_SHIFT))&SRX_CONFIG_IE_FMSG_CRC_ERR_MASK)
#define SRX_CONFIG_IE_SMSG_CRC_ERR_MASK          0x40000u
#define SRX_CONFIG_IE_SMSG_CRC_ERR_SHIFT         18u
#define SRX_CONFIG_IE_SMSG_CRC_ERR_WIDTH         1u
#define SRX_CONFIG_IE_SMSG_CRC_ERR(x)            (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_SMSG_CRC_ERR_SHIFT))&SRX_CONFIG_IE_SMSG_CRC_ERR_MASK)
#define SRX_CONFIG_IE_NIB_VAL_ERR_MASK           0x80000u
#define SRX_CONFIG_IE_NIB_VAL_ERR_SHIFT          19u
#define SRX_CONFIG_IE_NIB_VAL_ERR_WIDTH          1u
#define SRX_CONFIG_IE_NIB_VAL_ERR(x)             (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_NIB_VAL_ERR_SHIFT))&SRX_CONFIG_IE_NIB_VAL_ERR_MASK)
#define SRX_CONFIG_IE_CAL_DIAG_ERR_MASK          0x100000u
#define SRX_CONFIG_IE_CAL_DIAG_ERR_SHIFT         20u
#define SRX_CONFIG_IE_CAL_DIAG_ERR_WIDTH         1u
#define SRX_CONFIG_IE_CAL_DIAG_ERR(x)            (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_CAL_DIAG_ERR_SHIFT))&SRX_CONFIG_IE_CAL_DIAG_ERR_MASK)
#define SRX_CONFIG_IE_CAL_LEN_ERR_MASK           0x200000u
#define SRX_CONFIG_IE_CAL_LEN_ERR_SHIFT          21u
#define SRX_CONFIG_IE_CAL_LEN_ERR_WIDTH          1u
#define SRX_CONFIG_IE_CAL_LEN_ERR(x)             (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_CAL_LEN_ERR_SHIFT))&SRX_CONFIG_IE_CAL_LEN_ERR_MASK)
#define SRX_CONFIG_IE_PP_DIAG_ERR_MASK           0x400000u
#define SRX_CONFIG_IE_PP_DIAG_ERR_SHIFT          22u
#define SRX_CONFIG_IE_PP_DIAG_ERR_WIDTH          1u
#define SRX_CONFIG_IE_PP_DIAG_ERR(x)             (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_PP_DIAG_ERR_SHIFT))&SRX_CONFIG_IE_PP_DIAG_ERR_MASK)
#define SRX_CONFIG_FCRC_CHK_OFF_MASK             0x800000u
#define SRX_CONFIG_FCRC_CHK_OFF_SHIFT            23u
#define SRX_CONFIG_FCRC_CHK_OFF_WIDTH            1u
#define SRX_CONFIG_FCRC_CHK_OFF(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_FCRC_CHK_OFF_SHIFT))&SRX_CONFIG_FCRC_CHK_OFF_MASK)
#define SRX_CONFIG_IE_FMSG_OFLW_MASK             0x1000000u
#define SRX_CONFIG_IE_FMSG_OFLW_SHIFT            24u
#define SRX_CONFIG_IE_FMSG_OFLW_WIDTH            1u
#define SRX_CONFIG_IE_FMSG_OFLW(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_FMSG_OFLW_SHIFT))&SRX_CONFIG_IE_FMSG_OFLW_MASK)
#define SRX_CONFIG_IE_SMSG_OFLW_MASK             0x2000000u
#define SRX_CONFIG_IE_SMSG_OFLW_SHIFT            25u
#define SRX_CONFIG_IE_SMSG_OFLW_WIDTH            1u
#define SRX_CONFIG_IE_SMSG_OFLW(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_SMSG_OFLW_SHIFT))&SRX_CONFIG_IE_SMSG_OFLW_MASK)
#define SRX_CONFIG_IE_CAL_20_25_MASK             0x4000000u
#define SRX_CONFIG_IE_CAL_20_25_SHIFT            26u
#define SRX_CONFIG_IE_CAL_20_25_WIDTH            1u
#define SRX_CONFIG_IE_CAL_20_25(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_CAL_20_25_SHIFT))&SRX_CONFIG_IE_CAL_20_25_MASK)
#define SRX_CONFIG_IE_CAL_RESYNC_MASK            0x8000000u
#define SRX_CONFIG_IE_CAL_RESYNC_SHIFT           27u
#define SRX_CONFIG_IE_CAL_RESYNC_WIDTH           1u
#define SRX_CONFIG_IE_CAL_RESYNC(x)              (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_IE_CAL_RESYNC_SHIFT))&SRX_CONFIG_IE_CAL_RESYNC_MASK)
#define SRX_CONFIG_BUS_IDLE_CNT_MASK             0xF0000000u
#define SRX_CONFIG_BUS_IDLE_CNT_SHIFT            28u
#define SRX_CONFIG_BUS_IDLE_CNT_WIDTH            4u
#define SRX_CONFIG_BUS_IDLE_CNT(x)               (((uint32_t)(((uint32_t)(x))<<SRX_CONFIG_BUS_IDLE_CNT_SHIFT))&SRX_CONFIG_BUS_IDLE_CNT_MASK)
/* FMSG_DATA Bit Fields */
#define SRX_FMSG_DATA_DNIB6_MASK                 0xFu
#define SRX_FMSG_DATA_DNIB6_SHIFT                0u
#define SRX_FMSG_DATA_DNIB6_WIDTH                4u
#define SRX_FMSG_DATA_DNIB6(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB6_SHIFT))&SRX_FMSG_DATA_DNIB6_MASK)
#define SRX_FMSG_DATA_DNIB5_MASK                 0xF0u
#define SRX_FMSG_DATA_DNIB5_SHIFT                4u
#define SRX_FMSG_DATA_DNIB5_WIDTH                4u
#define SRX_FMSG_DATA_DNIB5(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB5_SHIFT))&SRX_FMSG_DATA_DNIB5_MASK)
#define SRX_FMSG_DATA_DNIB4_MASK                 0xF00u
#define SRX_FMSG_DATA_DNIB4_SHIFT                8u
#define SRX_FMSG_DATA_DNIB4_WIDTH                4u
#define SRX_FMSG_DATA_DNIB4(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB4_SHIFT))&SRX_FMSG_DATA_DNIB4_MASK)
#define SRX_FMSG_DATA_DNIB3_MASK                 0xF000u
#define SRX_FMSG_DATA_DNIB3_SHIFT                12u
#define SRX_FMSG_DATA_DNIB3_WIDTH                4u
#define SRX_FMSG_DATA_DNIB3(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB3_SHIFT))&SRX_FMSG_DATA_DNIB3_MASK)
#define SRX_FMSG_DATA_DNIB2_MASK                 0xF0000u
#define SRX_FMSG_DATA_DNIB2_SHIFT                16u
#define SRX_FMSG_DATA_DNIB2_WIDTH                4u
#define SRX_FMSG_DATA_DNIB2(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB2_SHIFT))&SRX_FMSG_DATA_DNIB2_MASK)
#define SRX_FMSG_DATA_DNIB1_MASK                 0xF00000u
#define SRX_FMSG_DATA_DNIB1_SHIFT                20u
#define SRX_FMSG_DATA_DNIB1_WIDTH                4u
#define SRX_FMSG_DATA_DNIB1(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_DNIB1_SHIFT))&SRX_FMSG_DATA_DNIB1_MASK)
#define SRX_FMSG_DATA_SCNIB_MASK                 0xF000000u
#define SRX_FMSG_DATA_SCNIB_SHIFT                24u
#define SRX_FMSG_DATA_SCNIB_WIDTH                4u
#define SRX_FMSG_DATA_SCNIB(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_SCNIB_SHIFT))&SRX_FMSG_DATA_SCNIB_MASK)
#define SRX_FMSG_DATA_CHNUM_MASK                 0xF0000000u
#define SRX_FMSG_DATA_CHNUM_SHIFT                28u
#define SRX_FMSG_DATA_CHNUM_WIDTH                4u
#define SRX_FMSG_DATA_CHNUM(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_DATA_CHNUM_SHIFT))&SRX_FMSG_DATA_CHNUM_MASK)
/* FMSG_CRC Bit Fields */
#define SRX_FMSG_CRC_CRC4b_MASK                  0xF0000u
#define SRX_FMSG_CRC_CRC4b_SHIFT                 16u
#define SRX_FMSG_CRC_CRC4b_WIDTH                 4u
#define SRX_FMSG_CRC_CRC4b(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_CRC_CRC4b_SHIFT))&SRX_FMSG_CRC_CRC4b_MASK)
/* FMSG_TS Bit Fields */
#define SRX_FMSG_TS_TS_MASK                      0xFFFFFFFFu
#define SRX_FMSG_TS_TS_SHIFT                     0u
#define SRX_FMSG_TS_TS_WIDTH                     32u
#define SRX_FMSG_TS_TS(x)                        (((uint32_t)(((uint32_t)(x))<<SRX_FMSG_TS_TS_SHIFT))&SRX_FMSG_TS_TS_MASK)
/* SMSG_BIT3 Bit Fields */
#define SRX_SMSG_BIT3_ID3_0_DATA15_12_MASK       0x1Eu
#define SRX_SMSG_BIT3_ID3_0_DATA15_12_SHIFT      1u
#define SRX_SMSG_BIT3_ID3_0_DATA15_12_WIDTH      4u
#define SRX_SMSG_BIT3_ID3_0_DATA15_12(x)         (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT3_ID3_0_DATA15_12_SHIFT))&SRX_SMSG_BIT3_ID3_0_DATA15_12_MASK)
#define SRX_SMSG_BIT3_ID7_4_ID3_0_MASK           0x3C0u
#define SRX_SMSG_BIT3_ID7_4_ID3_0_SHIFT          6u
#define SRX_SMSG_BIT3_ID7_4_ID3_0_WIDTH          4u
#define SRX_SMSG_BIT3_ID7_4_ID3_0(x)             (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT3_ID7_4_ID3_0_SHIFT))&SRX_SMSG_BIT3_ID7_4_ID3_0_MASK)
#define SRX_SMSG_BIT3_CFG_MASK                   0x400u
#define SRX_SMSG_BIT3_CFG_SHIFT                  10u
#define SRX_SMSG_BIT3_CFG_WIDTH                  1u
#define SRX_SMSG_BIT3_CFG(x)                     (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT3_CFG_SHIFT))&SRX_SMSG_BIT3_CFG_MASK)
#define SRX_SMSG_BIT3_TYPE_MASK                  0x8000000u
#define SRX_SMSG_BIT3_TYPE_SHIFT                 27u
#define SRX_SMSG_BIT3_TYPE_WIDTH                 1u
#define SRX_SMSG_BIT3_TYPE(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT3_TYPE_SHIFT))&SRX_SMSG_BIT3_TYPE_MASK)
#define SRX_SMSG_BIT3_CHNUM_MASK                 0xF0000000u
#define SRX_SMSG_BIT3_CHNUM_SHIFT                28u
#define SRX_SMSG_BIT3_CHNUM_WIDTH                4u
#define SRX_SMSG_BIT3_CHNUM(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT3_CHNUM_SHIFT))&SRX_SMSG_BIT3_CHNUM_MASK)
/* SMSG_BIT2 Bit Fields */
#define SRX_SMSG_BIT2_DATA_MASK                  0xFFFu
#define SRX_SMSG_BIT2_DATA_SHIFT                 0u
#define SRX_SMSG_BIT2_DATA_WIDTH                 12u
#define SRX_SMSG_BIT2_DATA(x)                    (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT2_DATA_SHIFT))&SRX_SMSG_BIT2_DATA_MASK)
#define SRX_SMSG_BIT2_SMCRC_MASK                 0x3F0000u
#define SRX_SMSG_BIT2_SMCRC_SHIFT                16u
#define SRX_SMSG_BIT2_SMCRC_WIDTH                6u
#define SRX_SMSG_BIT2_SMCRC(x)                   (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_BIT2_SMCRC_SHIFT))&SRX_SMSG_BIT2_SMCRC_MASK)
/* SMSG_TS Bit Fields */
#define SRX_SMSG_TS_TS_MASK                      0xFFFFFFFFu
#define SRX_SMSG_TS_TS_SHIFT                     0u
#define SRX_SMSG_TS_TS_WIDTH                     32u
#define SRX_SMSG_TS_TS(x)                        (((uint32_t)(((uint32_t)(x))<<SRX_SMSG_TS_TS_SHIFT))&SRX_SMSG_TS_TS_MASK)

/*!
 * @}
 */ /* end of group SRX_Register_Masks */


/*!
 * @}
 */ /* end of group SRX_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SSCM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SSCM_Peripheral_Access_Layer SSCM Peripheral Access Layer
 * @{
 */


/** SSCM - Size of Registers Arrays */

/** SSCM - Register Layout Typedef */
typedef struct {
  __IO uint16_t STATUS;                            /**< SSCM System Status, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __IO uint16_t ERROR;                             /**< SSCM Error Configuration Register, offset: 0x6 */
       uint8_t RESERVED_1[44];
  __I  uint32_t LCSTAT;                            /**< Life Cycle Status Register, offset: 0x34 */
} SSCM_Type, *SSCM_MemMapPtr;

 /** Number of instances of the SSCM module. */
#define SSCM_INSTANCE_COUNT                      (1u)


/* SSCM - Peripheral instance base addresses */
/** Peripheral SSCM base address */
#define SSCM_BASE                                (0xFFFF8000u)
/** Peripheral SSCM base pointer */
#define SSCM                                     ((SSCM_Type *)SSCM_BASE)
/** Array initializer of SSCM peripheral base addresses */
#define SSCM_BASE_ADDRS                          { SSCM_BASE }
/** Array initializer of SSCM peripheral base pointers */
#define SSCM_BASE_PTRS                           { SSCM }

/* ----------------------------------------------------------------------------
   -- SSCM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SSCM_Register_Masks SSCM Register Masks
 * @{
 */

/* STATUS Bit Fields */
#define SSCM_STATUS_NXEN_MASK                    0x800u
#define SSCM_STATUS_NXEN_SHIFT                   11u
#define SSCM_STATUS_NXEN_WIDTH                   1u
#define SSCM_STATUS_NXEN(x)                      (((uint16_t)(((uint16_t)(x))<<SSCM_STATUS_NXEN_SHIFT))&SSCM_STATUS_NXEN_MASK)
#define SSCM_STATUS_NXEN1_MASK                   0x1000u
#define SSCM_STATUS_NXEN1_SHIFT                  12u
#define SSCM_STATUS_NXEN1_WIDTH                  1u
#define SSCM_STATUS_NXEN1(x)                     (((uint16_t)(((uint16_t)(x))<<SSCM_STATUS_NXEN1_SHIFT))&SSCM_STATUS_NXEN1_MASK)
#define SSCM_STATUS_MER_MASK                     0x2000u
#define SSCM_STATUS_MER_SHIFT                    13u
#define SSCM_STATUS_MER_WIDTH                    1u
#define SSCM_STATUS_MER(x)                       (((uint16_t)(((uint16_t)(x))<<SSCM_STATUS_MER_SHIFT))&SSCM_STATUS_MER_MASK)
#define SSCM_STATUS_CER_MASK                     0x4000u
#define SSCM_STATUS_CER_SHIFT                    14u
#define SSCM_STATUS_CER_WIDTH                    1u
#define SSCM_STATUS_CER(x)                       (((uint16_t)(((uint16_t)(x))<<SSCM_STATUS_CER_SHIFT))&SSCM_STATUS_CER_MASK)
/* ERROR Bit Fields */
#define SSCM_ERROR_PAE_MASK                      0x2u
#define SSCM_ERROR_PAE_SHIFT                     1u
#define SSCM_ERROR_PAE_WIDTH                     1u
#define SSCM_ERROR_PAE(x)                        (((uint16_t)(((uint16_t)(x))<<SSCM_ERROR_PAE_SHIFT))&SSCM_ERROR_PAE_MASK)
/* LCSTAT Bit Fields */
#define SSCM_LCSTAT_LC_MASK                      0x7u
#define SSCM_LCSTAT_LC_SHIFT                     0u
#define SSCM_LCSTAT_LC_WIDTH                     3u
#define SSCM_LCSTAT_LC(x)                        (((uint32_t)(((uint32_t)(x))<<SSCM_LCSTAT_LC_SHIFT))&SSCM_LCSTAT_LC_MASK)

/*!
 * @}
 */ /* end of group SSCM_Register_Masks */


/*!
 * @}
 */ /* end of group SSCM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- STCU2 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup STCU2_Peripheral_Access_Layer STCU2 Peripheral Access Layer
 * @{
 */


/** STCU2 - Size of Registers Arrays */
#define STCU2_LB_COUNT                           6u
#define STCU2_MB_CTRL_COUNT                      65u

/** STCU2 - Register Layout Typedef */
typedef struct {
  __IO uint32_t RUN;                               /**< STCU2 Run Register, offset: 0x0 */
  __IO uint32_t RUNSW;                             /**< STCU2 Run Software Register, offset: 0x4 */
  __O  uint32_t SKC;                               /**< STCU2 SK Code Register, offset: 0x8 */
  __IO uint32_t CFG;                               /**< STCU2 Configuration Register, offset: 0xC */
  __IO uint32_t PLL_CFG;                           /**< STCU2 PLL Configuration Register, offset: 0x10 */
  __IO uint32_t WDG;                               /**< STCU2 Watchdog Granularity, offset: 0x14 */
  __IO uint32_t INT_FLG;                           /**< STCU2 Interrupt Flag Register, offset: 0x18 */
       uint8_t RESERVED_0[8];
  __IO uint32_t ERR_STAT;                          /**< STCU2 Error Register, offset: 0x24 */
  __IO uint32_t ERR_FM;                            /**< STCU2 Error FM Register, offset: 0x28 */
  __I  uint32_t LBS;                               /**< STCU2 Off-Line LBIST Status Register, offset: 0x2C */
  __I  uint32_t LBE;                               /**< STCU2 Off-Line LBIST End Flag Register, offset: 0x30 */
  __I  uint32_t LBSSW;                             /**< STCU2 On-Line LBIST Status Register, offset: 0x34 */
  __I  uint32_t LBESW;                             /**< STCU2 On-Line LBIST End Flag Register, offset: 0x38 */
  __IO uint32_t LBRMSW;                            /**< STCU2 On-Line LBIST Reset Management, offset: 0x3C */
  __IO uint32_t LBUFM;                             /**< STCU2 LBIST Unrecoverable FM Register, offset: 0x40 */
  __I  uint32_t MBSL;                              /**< STCU2 Off-Line MBIST Status Low Register, offset: 0x44 */
  __I  uint32_t MBSM;                              /**< STCU2 Off-Line MBIST Status Medium Register, offset: 0x48 */
  __I  uint32_t MBSH;                              /**< STCU2 Off-Line MBIST Status High Register, offset: 0x4C */
  __I  uint32_t MBEL;                              /**< STCU2 Off-Line MBIST End Flag Low Register, offset: 0x50 */
  __I  uint32_t MBEM;                              /**< STCU2 Off-Line MBIST End Flag Medium Register, offset: 0x54 */
  __I  uint32_t MBEH;                              /**< STCU2 Off-Line MBIST End Flag High Register, offset: 0x58 */
  __I  uint32_t MBSLSW;                            /**< STCU2 On-Line MBIST Status Low Register, offset: 0x5C */
  __I  uint32_t MBSMSW;                            /**< STCU2 On-Line MBIST Status Medium Register, offset: 0x60 */
  __I  uint32_t MBSHSW;                            /**< STCU2 On-Line MBIST Status High Register, offset: 0x64 */
  __I  uint32_t MBELSW;                            /**< STCU2 On-Line MBIST End Flag Low Register, offset: 0x68 */
  __I  uint32_t MBEMSW;                            /**< STCU2 On-Line MBIST End Flag Medium Register, offset: 0x6C */
  __I  uint32_t MBEHSW;                            /**< STCU2 On-Line MBIST End Flag High Register, offset: 0x70 */
  __IO uint32_t MBUFML;                            /**< STCU2 MBIST Unrecoverable FM Low Register, offset: 0x74 */
  __IO uint32_t MBUFMM;                            /**< STCU2 MBIST Unrecoverable FM Medium Register, offset: 0x78 */
  __IO uint32_t MBUFMH;                            /**< STCU2 MBIST Unrecoverable FM High Register, offset: 0x7C */
       uint8_t RESERVED_1[128];
  struct {                                         /* offset: 0x100, array step: 0x40 */
    __IO uint32_t CTRL;                              /**< STCU2 LBIST Control, array offset: 0x100, array step: 0x40 */
    __IO uint32_t PCS;                               /**< STCU2 LBIST PC Stop Register, array offset: 0x104, array step: 0x40 */
         uint8_t RESERVED_0[8];
    __IO uint32_t MISREL;                            /**< STCU2 Off-Line LBIST MISR Expected Low Register, array offset: 0x110, array step: 0x40 */
    __IO uint32_t MISREH;                            /**< STCU2 Off-Line LBIST MISR Expected High Register, array offset: 0x114, array step: 0x40 */
    __I  uint32_t MISRRL;                            /**< STCU2 Off-Line LBIST MISR Read Low Register, array offset: 0x118, array step: 0x40 */
    __I  uint32_t MISRRH;                            /**< STCU2 Off-Line LBIST MISR Read High Register, array offset: 0x11C, array step: 0x40 */
    __IO uint32_t MISRELSW;                          /**< STCU2 On-Line LBIST MISR Expected Low Register, array offset: 0x120, array step: 0x40 */
    __IO uint32_t MISREHSW;                          /**< STCU2 On-Line LBIST MISR Expected High Register, array offset: 0x124, array step: 0x40 */
    __I  uint32_t MISRRLSW;                          /**< STCU2 On-Line LBIST MISR Read Low Register, array offset: 0x128, array step: 0x40 */
    __I  uint32_t MISRRHSW;                          /**< STCU2 On-Line LBIST MISR Read High Register, array offset: 0x12C, array step: 0x40 */
         uint8_t RESERVED_1[16];
  } LB[STCU2_LB_COUNT];
       uint8_t RESERVED_2[896];
  __IO uint32_t MB_CTRL[STCU2_MB_CTRL_COUNT];      /**< STCU2 MBIST Control Register, array offset: 0x600, array step: 0x4 */
} STCU2_Type, *STCU2_MemMapPtr;

 /** Number of instances of the STCU2 module. */
#define STCU2_INSTANCE_COUNT                     (1u)


/* STCU2 - Peripheral instance base addresses */
/** Peripheral STCU2 base address */
#define STCU2_BASE                               (0xC3FF4000u)
/** Peripheral STCU2 base pointer */
#define STCU2                                    ((STCU2_Type *)STCU2_BASE)
/** Array initializer of STCU2 peripheral base addresses */
#define STCU2_BASE_ADDRS                         { STCU2_BASE }
/** Array initializer of STCU2 peripheral base pointers */
#define STCU2_BASE_PTRS                          { STCU2 }

/* ----------------------------------------------------------------------------
   -- STCU2 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup STCU2_Register_Masks STCU2 Register Masks
 * @{
 */

/* RUN Bit Fields */
#define STCU2_RUN_RUN_MASK                       0x1u
#define STCU2_RUN_RUN_SHIFT                      0u
#define STCU2_RUN_RUN_WIDTH                      1u
#define STCU2_RUN_RUN(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_RUN_RUN_SHIFT))&STCU2_RUN_RUN_MASK)
#define STCU2_RUN_LBPLLEN_MASK                   0x100u
#define STCU2_RUN_LBPLLEN_SHIFT                  8u
#define STCU2_RUN_LBPLLEN_WIDTH                  1u
#define STCU2_RUN_LBPLLEN(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_RUN_LBPLLEN_SHIFT))&STCU2_RUN_LBPLLEN_MASK)
#define STCU2_RUN_MBPLLEN_MASK                   0x200u
#define STCU2_RUN_MBPLLEN_SHIFT                  9u
#define STCU2_RUN_MBPLLEN_WIDTH                  1u
#define STCU2_RUN_MBPLLEN(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_RUN_MBPLLEN_SHIFT))&STCU2_RUN_MBPLLEN_MASK)
#define STCU2_RUN_BYP_MASK                       0x400u
#define STCU2_RUN_BYP_SHIFT                      10u
#define STCU2_RUN_BYP_WIDTH                      1u
#define STCU2_RUN_BYP(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_RUN_BYP_SHIFT))&STCU2_RUN_BYP_MASK)
/* RUNSW Bit Fields */
#define STCU2_RUNSW_RUNSW_MASK                   0x1u
#define STCU2_RUNSW_RUNSW_SHIFT                  0u
#define STCU2_RUNSW_RUNSW_WIDTH                  1u
#define STCU2_RUNSW_RUNSW(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_RUNSW_RUNSW_SHIFT))&STCU2_RUNSW_RUNSW_MASK)
#define STCU2_RUNSW_LBSWPLLEN_MASK               0x100u
#define STCU2_RUNSW_LBSWPLLEN_SHIFT              8u
#define STCU2_RUNSW_LBSWPLLEN_WIDTH              1u
#define STCU2_RUNSW_LBSWPLLEN(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_RUNSW_LBSWPLLEN_SHIFT))&STCU2_RUNSW_LBSWPLLEN_MASK)
#define STCU2_RUNSW_MBSWPLLEN_MASK               0x200u
#define STCU2_RUNSW_MBSWPLLEN_SHIFT              9u
#define STCU2_RUNSW_MBSWPLLEN_WIDTH              1u
#define STCU2_RUNSW_MBSWPLLEN(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_RUNSW_MBSWPLLEN_SHIFT))&STCU2_RUNSW_MBSWPLLEN_MASK)
#define STCU2_RUNSW_MBIE_MASK                    0x800u
#define STCU2_RUNSW_MBIE_SHIFT                   11u
#define STCU2_RUNSW_MBIE_WIDTH                   1u
#define STCU2_RUNSW_MBIE(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_RUNSW_MBIE_SHIFT))&STCU2_RUNSW_MBIE_MASK)
/* SKC Bit Fields */
#define STCU2_SKC_SKC_MASK                       0xFFFFFFFFu
#define STCU2_SKC_SKC_SHIFT                      0u
#define STCU2_SKC_SKC_WIDTH                      32u
#define STCU2_SKC_SKC(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_SKC_SKC_SHIFT))&STCU2_SKC_SKC_MASK)
/* CFG Bit Fields */
#define STCU2_CFG_CLK_CFG_MASK                   0x7u
#define STCU2_CFG_CLK_CFG_SHIFT                  0u
#define STCU2_CFG_CLK_CFG_WIDTH                  3u
#define STCU2_CFG_CLK_CFG(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_CLK_CFG_SHIFT))&STCU2_CFG_CLK_CFG_MASK)
#define STCU2_CFG_MBU_MASK                       0x8u
#define STCU2_CFG_MBU_SHIFT                      3u
#define STCU2_CFG_MBU_WIDTH                      1u
#define STCU2_CFG_MBU(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_MBU_SHIFT))&STCU2_CFG_MBU_MASK)
#define STCU2_CFG_PMOSEN_MASK                    0x10u
#define STCU2_CFG_PMOSEN_SHIFT                   4u
#define STCU2_CFG_PMOSEN_WIDTH                   1u
#define STCU2_CFG_PMOSEN(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_PMOSEN_SHIFT))&STCU2_CFG_PMOSEN_MASK)
#define STCU2_CFG_WRP_MASK                       0x100u
#define STCU2_CFG_WRP_SHIFT                      8u
#define STCU2_CFG_WRP_WIDTH                      1u
#define STCU2_CFG_WRP(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_WRP_SHIFT))&STCU2_CFG_WRP_MASK)
#define STCU2_CFG_LB_DELAY_MASK                  0xFF0000u
#define STCU2_CFG_LB_DELAY_SHIFT                 16u
#define STCU2_CFG_LB_DELAY_WIDTH                 8u
#define STCU2_CFG_LB_DELAY(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_LB_DELAY_SHIFT))&STCU2_CFG_LB_DELAY_MASK)
#define STCU2_CFG_PTR_MASK                       0x7F000000u
#define STCU2_CFG_PTR_SHIFT                      24u
#define STCU2_CFG_PTR_WIDTH                      7u
#define STCU2_CFG_PTR(x)                         (((uint32_t)(((uint32_t)(x))<<STCU2_CFG_PTR_SHIFT))&STCU2_CFG_PTR_MASK)
/* PLL_CFG Bit Fields */
#define STCU2_PLL_CFG_PLLLDF_MASK                0x7Fu
#define STCU2_PLL_CFG_PLLLDF_SHIFT               0u
#define STCU2_PLL_CFG_PLLLDF_WIDTH               7u
#define STCU2_PLL_CFG_PLLLDF(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_PLL_CFG_PLLLDF_SHIFT))&STCU2_PLL_CFG_PLLLDF_MASK)
#define STCU2_PLL_CFG_PLLIDF_MASK                0x70000u
#define STCU2_PLL_CFG_PLLIDF_SHIFT               16u
#define STCU2_PLL_CFG_PLLIDF_WIDTH               3u
#define STCU2_PLL_CFG_PLLIDF(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_PLL_CFG_PLLIDF_SHIFT))&STCU2_PLL_CFG_PLLIDF_MASK)
#define STCU2_PLL_CFG_PLLODF_MASK                0x3F000000u
#define STCU2_PLL_CFG_PLLODF_SHIFT               24u
#define STCU2_PLL_CFG_PLLODF_WIDTH               6u
#define STCU2_PLL_CFG_PLLODF(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_PLL_CFG_PLLODF_SHIFT))&STCU2_PLL_CFG_PLLODF_MASK)
/* WDG Bit Fields */
#define STCU2_WDG_WDGEOC_MASK                    0xFFFFFFFFu
#define STCU2_WDG_WDGEOC_SHIFT                   0u
#define STCU2_WDG_WDGEOC_WIDTH                   32u
#define STCU2_WDG_WDGEOC(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_WDG_WDGEOC_SHIFT))&STCU2_WDG_WDGEOC_MASK)
/* INT_FLG Bit Fields */
#define STCU2_INT_FLG_MBIFLG_MASK                0x2u
#define STCU2_INT_FLG_MBIFLG_SHIFT               1u
#define STCU2_INT_FLG_MBIFLG_WIDTH               1u
#define STCU2_INT_FLG_MBIFLG(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_INT_FLG_MBIFLG_SHIFT))&STCU2_INT_FLG_MBIFLG_MASK)
/* ERR_STAT Bit Fields */
#define STCU2_ERR_STAT_INVP_MASK                 0x1u
#define STCU2_ERR_STAT_INVP_SHIFT                0u
#define STCU2_ERR_STAT_INVP_WIDTH                1u
#define STCU2_ERR_STAT_INVP(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_INVP_SHIFT))&STCU2_ERR_STAT_INVP_MASK)
#define STCU2_ERR_STAT_ENGE_MASK                 0x2u
#define STCU2_ERR_STAT_ENGE_SHIFT                1u
#define STCU2_ERR_STAT_ENGE_WIDTH                1u
#define STCU2_ERR_STAT_ENGE(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_ENGE_SHIFT))&STCU2_ERR_STAT_ENGE_MASK)
#define STCU2_ERR_STAT_WDTO_MASK                 0x8u
#define STCU2_ERR_STAT_WDTO_SHIFT                3u
#define STCU2_ERR_STAT_WDTO_WIDTH                1u
#define STCU2_ERR_STAT_WDTO(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_WDTO_SHIFT))&STCU2_ERR_STAT_WDTO_MASK)
#define STCU2_ERR_STAT_LOCKE_MASK                0x10u
#define STCU2_ERR_STAT_LOCKE_SHIFT               4u
#define STCU2_ERR_STAT_LOCKE_WIDTH               1u
#define STCU2_ERR_STAT_LOCKE(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_LOCKE_SHIFT))&STCU2_ERR_STAT_LOCKE_MASK)
#define STCU2_ERR_STAT_RFSF_MASK                 0x100u
#define STCU2_ERR_STAT_RFSF_SHIFT                8u
#define STCU2_ERR_STAT_RFSF_WIDTH                1u
#define STCU2_ERR_STAT_RFSF(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_RFSF_SHIFT))&STCU2_ERR_STAT_RFSF_MASK)
#define STCU2_ERR_STAT_UFSF_MASK                 0x200u
#define STCU2_ERR_STAT_UFSF_SHIFT                9u
#define STCU2_ERR_STAT_UFSF_WIDTH                1u
#define STCU2_ERR_STAT_UFSF(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_UFSF_SHIFT))&STCU2_ERR_STAT_UFSF_MASK)
#define STCU2_ERR_STAT_INVPSW_MASK               0x10000u
#define STCU2_ERR_STAT_INVPSW_SHIFT              16u
#define STCU2_ERR_STAT_INVPSW_WIDTH              1u
#define STCU2_ERR_STAT_INVPSW(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_INVPSW_SHIFT))&STCU2_ERR_STAT_INVPSW_MASK)
#define STCU2_ERR_STAT_ENGESW_MASK               0x20000u
#define STCU2_ERR_STAT_ENGESW_SHIFT              17u
#define STCU2_ERR_STAT_ENGESW_WIDTH              1u
#define STCU2_ERR_STAT_ENGESW(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_ENGESW_SHIFT))&STCU2_ERR_STAT_ENGESW_MASK)
#define STCU2_ERR_STAT_WDTOSW_MASK               0x80000u
#define STCU2_ERR_STAT_WDTOSW_SHIFT              19u
#define STCU2_ERR_STAT_WDTOSW_WIDTH              1u
#define STCU2_ERR_STAT_WDTOSW(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_WDTOSW_SHIFT))&STCU2_ERR_STAT_WDTOSW_MASK)
#define STCU2_ERR_STAT_LOCKESW_MASK              0x100000u
#define STCU2_ERR_STAT_LOCKESW_SHIFT             20u
#define STCU2_ERR_STAT_LOCKESW_WIDTH             1u
#define STCU2_ERR_STAT_LOCKESW(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_STAT_LOCKESW_SHIFT))&STCU2_ERR_STAT_LOCKESW_MASK)
/* ERR_FM Bit Fields */
#define STCU2_ERR_FM_INVPUFM_MASK                0x1u
#define STCU2_ERR_FM_INVPUFM_SHIFT               0u
#define STCU2_ERR_FM_INVPUFM_WIDTH               1u
#define STCU2_ERR_FM_INVPUFM(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_FM_INVPUFM_SHIFT))&STCU2_ERR_FM_INVPUFM_MASK)
#define STCU2_ERR_FM_ENGEUFM_MASK                0x2u
#define STCU2_ERR_FM_ENGEUFM_SHIFT               1u
#define STCU2_ERR_FM_ENGEUFM_WIDTH               1u
#define STCU2_ERR_FM_ENGEUFM(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_FM_ENGEUFM_SHIFT))&STCU2_ERR_FM_ENGEUFM_MASK)
#define STCU2_ERR_FM_WDTOUFM_MASK                0x8u
#define STCU2_ERR_FM_WDTOUFM_SHIFT               3u
#define STCU2_ERR_FM_WDTOUFM_WIDTH               1u
#define STCU2_ERR_FM_WDTOUFM(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_FM_WDTOUFM_SHIFT))&STCU2_ERR_FM_WDTOUFM_MASK)
#define STCU2_ERR_FM_LOCKEUFM_MASK               0x10u
#define STCU2_ERR_FM_LOCKEUFM_SHIFT              4u
#define STCU2_ERR_FM_LOCKEUFM_WIDTH              1u
#define STCU2_ERR_FM_LOCKEUFM(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_ERR_FM_LOCKEUFM_SHIFT))&STCU2_ERR_FM_LOCKEUFM_MASK)
/* LBS Bit Fields */
#define STCU2_LBS_LBS0_MASK                      0x1u
#define STCU2_LBS_LBS0_SHIFT                     0u
#define STCU2_LBS_LBS0_WIDTH                     1u
#define STCU2_LBS_LBS0(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS0_SHIFT))&STCU2_LBS_LBS0_MASK)
#define STCU2_LBS_LBS1_MASK                      0x2u
#define STCU2_LBS_LBS1_SHIFT                     1u
#define STCU2_LBS_LBS1_WIDTH                     1u
#define STCU2_LBS_LBS1(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS1_SHIFT))&STCU2_LBS_LBS1_MASK)
#define STCU2_LBS_LBS2_MASK                      0x4u
#define STCU2_LBS_LBS2_SHIFT                     2u
#define STCU2_LBS_LBS2_WIDTH                     1u
#define STCU2_LBS_LBS2(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS2_SHIFT))&STCU2_LBS_LBS2_MASK)
#define STCU2_LBS_LBS3_MASK                      0x8u
#define STCU2_LBS_LBS3_SHIFT                     3u
#define STCU2_LBS_LBS3_WIDTH                     1u
#define STCU2_LBS_LBS3(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS3_SHIFT))&STCU2_LBS_LBS3_MASK)
#define STCU2_LBS_LBS4_MASK                      0x10u
#define STCU2_LBS_LBS4_SHIFT                     4u
#define STCU2_LBS_LBS4_WIDTH                     1u
#define STCU2_LBS_LBS4(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS4_SHIFT))&STCU2_LBS_LBS4_MASK)
#define STCU2_LBS_LBS5_MASK                      0x20u
#define STCU2_LBS_LBS5_SHIFT                     5u
#define STCU2_LBS_LBS5_WIDTH                     1u
#define STCU2_LBS_LBS5(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBS_LBS5_SHIFT))&STCU2_LBS_LBS5_MASK)
/* LBE Bit Fields */
#define STCU2_LBE_LBE0_MASK                      0x1u
#define STCU2_LBE_LBE0_SHIFT                     0u
#define STCU2_LBE_LBE0_WIDTH                     1u
#define STCU2_LBE_LBE0(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE0_SHIFT))&STCU2_LBE_LBE0_MASK)
#define STCU2_LBE_LBE1_MASK                      0x2u
#define STCU2_LBE_LBE1_SHIFT                     1u
#define STCU2_LBE_LBE1_WIDTH                     1u
#define STCU2_LBE_LBE1(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE1_SHIFT))&STCU2_LBE_LBE1_MASK)
#define STCU2_LBE_LBE2_MASK                      0x4u
#define STCU2_LBE_LBE2_SHIFT                     2u
#define STCU2_LBE_LBE2_WIDTH                     1u
#define STCU2_LBE_LBE2(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE2_SHIFT))&STCU2_LBE_LBE2_MASK)
#define STCU2_LBE_LBE3_MASK                      0x8u
#define STCU2_LBE_LBE3_SHIFT                     3u
#define STCU2_LBE_LBE3_WIDTH                     1u
#define STCU2_LBE_LBE3(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE3_SHIFT))&STCU2_LBE_LBE3_MASK)
#define STCU2_LBE_LBE4_MASK                      0x10u
#define STCU2_LBE_LBE4_SHIFT                     4u
#define STCU2_LBE_LBE4_WIDTH                     1u
#define STCU2_LBE_LBE4(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE4_SHIFT))&STCU2_LBE_LBE4_MASK)
#define STCU2_LBE_LBE5_MASK                      0x20u
#define STCU2_LBE_LBE5_SHIFT                     5u
#define STCU2_LBE_LBE5_WIDTH                     1u
#define STCU2_LBE_LBE5(x)                        (((uint32_t)(((uint32_t)(x))<<STCU2_LBE_LBE5_SHIFT))&STCU2_LBE_LBE5_MASK)
/* LBSSW Bit Fields */
#define STCU2_LBSSW_LBSSW0_MASK                  0x1u
#define STCU2_LBSSW_LBSSW0_SHIFT                 0u
#define STCU2_LBSSW_LBSSW0_WIDTH                 1u
#define STCU2_LBSSW_LBSSW0(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW0_SHIFT))&STCU2_LBSSW_LBSSW0_MASK)
#define STCU2_LBSSW_LBSSW1_MASK                  0x2u
#define STCU2_LBSSW_LBSSW1_SHIFT                 1u
#define STCU2_LBSSW_LBSSW1_WIDTH                 1u
#define STCU2_LBSSW_LBSSW1(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW1_SHIFT))&STCU2_LBSSW_LBSSW1_MASK)
#define STCU2_LBSSW_LBSSW2_MASK                  0x4u
#define STCU2_LBSSW_LBSSW2_SHIFT                 2u
#define STCU2_LBSSW_LBSSW2_WIDTH                 1u
#define STCU2_LBSSW_LBSSW2(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW2_SHIFT))&STCU2_LBSSW_LBSSW2_MASK)
#define STCU2_LBSSW_LBSSW3_MASK                  0x8u
#define STCU2_LBSSW_LBSSW3_SHIFT                 3u
#define STCU2_LBSSW_LBSSW3_WIDTH                 1u
#define STCU2_LBSSW_LBSSW3(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW3_SHIFT))&STCU2_LBSSW_LBSSW3_MASK)
#define STCU2_LBSSW_LBSSW4_MASK                  0x10u
#define STCU2_LBSSW_LBSSW4_SHIFT                 4u
#define STCU2_LBSSW_LBSSW4_WIDTH                 1u
#define STCU2_LBSSW_LBSSW4(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW4_SHIFT))&STCU2_LBSSW_LBSSW4_MASK)
#define STCU2_LBSSW_LBSSW5_MASK                  0x20u
#define STCU2_LBSSW_LBSSW5_SHIFT                 5u
#define STCU2_LBSSW_LBSSW5_WIDTH                 1u
#define STCU2_LBSSW_LBSSW5(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBSSW_LBSSW5_SHIFT))&STCU2_LBSSW_LBSSW5_MASK)
/* LBESW Bit Fields */
#define STCU2_LBESW_LBESW0_MASK                  0x1u
#define STCU2_LBESW_LBESW0_SHIFT                 0u
#define STCU2_LBESW_LBESW0_WIDTH                 1u
#define STCU2_LBESW_LBESW0(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW0_SHIFT))&STCU2_LBESW_LBESW0_MASK)
#define STCU2_LBESW_LBESW1_MASK                  0x2u
#define STCU2_LBESW_LBESW1_SHIFT                 1u
#define STCU2_LBESW_LBESW1_WIDTH                 1u
#define STCU2_LBESW_LBESW1(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW1_SHIFT))&STCU2_LBESW_LBESW1_MASK)
#define STCU2_LBESW_LBESW2_MASK                  0x4u
#define STCU2_LBESW_LBESW2_SHIFT                 2u
#define STCU2_LBESW_LBESW2_WIDTH                 1u
#define STCU2_LBESW_LBESW2(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW2_SHIFT))&STCU2_LBESW_LBESW2_MASK)
#define STCU2_LBESW_LBESW3_MASK                  0x8u
#define STCU2_LBESW_LBESW3_SHIFT                 3u
#define STCU2_LBESW_LBESW3_WIDTH                 1u
#define STCU2_LBESW_LBESW3(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW3_SHIFT))&STCU2_LBESW_LBESW3_MASK)
#define STCU2_LBESW_LBESW4_MASK                  0x10u
#define STCU2_LBESW_LBESW4_SHIFT                 4u
#define STCU2_LBESW_LBESW4_WIDTH                 1u
#define STCU2_LBESW_LBESW4(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW4_SHIFT))&STCU2_LBESW_LBESW4_MASK)
#define STCU2_LBESW_LBESW5_MASK                  0x20u
#define STCU2_LBESW_LBESW5_SHIFT                 5u
#define STCU2_LBESW_LBESW5_WIDTH                 1u
#define STCU2_LBESW_LBESW5(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBESW_LBESW5_SHIFT))&STCU2_LBESW_LBESW5_MASK)
/* LBRMSW Bit Fields */
#define STCU2_LBRMSW_LBRMSW0_MASK                0x1u
#define STCU2_LBRMSW_LBRMSW0_SHIFT               0u
#define STCU2_LBRMSW_LBRMSW0_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW0(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW0_SHIFT))&STCU2_LBRMSW_LBRMSW0_MASK)
#define STCU2_LBRMSW_LBRMSW1_MASK                0x2u
#define STCU2_LBRMSW_LBRMSW1_SHIFT               1u
#define STCU2_LBRMSW_LBRMSW1_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW1(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW1_SHIFT))&STCU2_LBRMSW_LBRMSW1_MASK)
#define STCU2_LBRMSW_LBRMSW2_MASK                0x4u
#define STCU2_LBRMSW_LBRMSW2_SHIFT               2u
#define STCU2_LBRMSW_LBRMSW2_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW2(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW2_SHIFT))&STCU2_LBRMSW_LBRMSW2_MASK)
#define STCU2_LBRMSW_LBRMSW3_MASK                0x8u
#define STCU2_LBRMSW_LBRMSW3_SHIFT               3u
#define STCU2_LBRMSW_LBRMSW3_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW3(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW3_SHIFT))&STCU2_LBRMSW_LBRMSW3_MASK)
#define STCU2_LBRMSW_LBRMSW4_MASK                0x10u
#define STCU2_LBRMSW_LBRMSW4_SHIFT               4u
#define STCU2_LBRMSW_LBRMSW4_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW4(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW4_SHIFT))&STCU2_LBRMSW_LBRMSW4_MASK)
#define STCU2_LBRMSW_LBRMSW5_MASK                0x20u
#define STCU2_LBRMSW_LBRMSW5_SHIFT               5u
#define STCU2_LBRMSW_LBRMSW5_WIDTH               1u
#define STCU2_LBRMSW_LBRMSW5(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_LBRMSW_LBRMSW5_SHIFT))&STCU2_LBRMSW_LBRMSW5_MASK)
/* LBUFM Bit Fields */
#define STCU2_LBUFM_LBUFM0_MASK                  0x1u
#define STCU2_LBUFM_LBUFM0_SHIFT                 0u
#define STCU2_LBUFM_LBUFM0_WIDTH                 1u
#define STCU2_LBUFM_LBUFM0(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM0_SHIFT))&STCU2_LBUFM_LBUFM0_MASK)
#define STCU2_LBUFM_LBUFM1_MASK                  0x2u
#define STCU2_LBUFM_LBUFM1_SHIFT                 1u
#define STCU2_LBUFM_LBUFM1_WIDTH                 1u
#define STCU2_LBUFM_LBUFM1(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM1_SHIFT))&STCU2_LBUFM_LBUFM1_MASK)
#define STCU2_LBUFM_LBUFM2_MASK                  0x4u
#define STCU2_LBUFM_LBUFM2_SHIFT                 2u
#define STCU2_LBUFM_LBUFM2_WIDTH                 1u
#define STCU2_LBUFM_LBUFM2(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM2_SHIFT))&STCU2_LBUFM_LBUFM2_MASK)
#define STCU2_LBUFM_LBUFM3_MASK                  0x8u
#define STCU2_LBUFM_LBUFM3_SHIFT                 3u
#define STCU2_LBUFM_LBUFM3_WIDTH                 1u
#define STCU2_LBUFM_LBUFM3(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM3_SHIFT))&STCU2_LBUFM_LBUFM3_MASK)
#define STCU2_LBUFM_LBUFM4_MASK                  0x10u
#define STCU2_LBUFM_LBUFM4_SHIFT                 4u
#define STCU2_LBUFM_LBUFM4_WIDTH                 1u
#define STCU2_LBUFM_LBUFM4(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM4_SHIFT))&STCU2_LBUFM_LBUFM4_MASK)
#define STCU2_LBUFM_LBUFM5_MASK                  0x20u
#define STCU2_LBUFM_LBUFM5_SHIFT                 5u
#define STCU2_LBUFM_LBUFM5_WIDTH                 1u
#define STCU2_LBUFM_LBUFM5(x)                    (((uint32_t)(((uint32_t)(x))<<STCU2_LBUFM_LBUFM5_SHIFT))&STCU2_LBUFM_LBUFM5_MASK)
/* MBSL Bit Fields */
#define STCU2_MBSL_MBS0_MASK                     0x1u
#define STCU2_MBSL_MBS0_SHIFT                    0u
#define STCU2_MBSL_MBS0_WIDTH                    1u
#define STCU2_MBSL_MBS0(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS0_SHIFT))&STCU2_MBSL_MBS0_MASK)
#define STCU2_MBSL_MBS1_MASK                     0x2u
#define STCU2_MBSL_MBS1_SHIFT                    1u
#define STCU2_MBSL_MBS1_WIDTH                    1u
#define STCU2_MBSL_MBS1(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS1_SHIFT))&STCU2_MBSL_MBS1_MASK)
#define STCU2_MBSL_MBS2_MASK                     0x4u
#define STCU2_MBSL_MBS2_SHIFT                    2u
#define STCU2_MBSL_MBS2_WIDTH                    1u
#define STCU2_MBSL_MBS2(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS2_SHIFT))&STCU2_MBSL_MBS2_MASK)
#define STCU2_MBSL_MBS3_MASK                     0x8u
#define STCU2_MBSL_MBS3_SHIFT                    3u
#define STCU2_MBSL_MBS3_WIDTH                    1u
#define STCU2_MBSL_MBS3(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS3_SHIFT))&STCU2_MBSL_MBS3_MASK)
#define STCU2_MBSL_MBS4_MASK                     0x10u
#define STCU2_MBSL_MBS4_SHIFT                    4u
#define STCU2_MBSL_MBS4_WIDTH                    1u
#define STCU2_MBSL_MBS4(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS4_SHIFT))&STCU2_MBSL_MBS4_MASK)
#define STCU2_MBSL_MBS5_MASK                     0x20u
#define STCU2_MBSL_MBS5_SHIFT                    5u
#define STCU2_MBSL_MBS5_WIDTH                    1u
#define STCU2_MBSL_MBS5(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS5_SHIFT))&STCU2_MBSL_MBS5_MASK)
#define STCU2_MBSL_MBS6_MASK                     0x40u
#define STCU2_MBSL_MBS6_SHIFT                    6u
#define STCU2_MBSL_MBS6_WIDTH                    1u
#define STCU2_MBSL_MBS6(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS6_SHIFT))&STCU2_MBSL_MBS6_MASK)
#define STCU2_MBSL_MBS7_MASK                     0x80u
#define STCU2_MBSL_MBS7_SHIFT                    7u
#define STCU2_MBSL_MBS7_WIDTH                    1u
#define STCU2_MBSL_MBS7(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS7_SHIFT))&STCU2_MBSL_MBS7_MASK)
#define STCU2_MBSL_MBS8_MASK                     0x100u
#define STCU2_MBSL_MBS8_SHIFT                    8u
#define STCU2_MBSL_MBS8_WIDTH                    1u
#define STCU2_MBSL_MBS8(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS8_SHIFT))&STCU2_MBSL_MBS8_MASK)
#define STCU2_MBSL_MBS9_MASK                     0x200u
#define STCU2_MBSL_MBS9_SHIFT                    9u
#define STCU2_MBSL_MBS9_WIDTH                    1u
#define STCU2_MBSL_MBS9(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS9_SHIFT))&STCU2_MBSL_MBS9_MASK)
#define STCU2_MBSL_MBS10_MASK                    0x400u
#define STCU2_MBSL_MBS10_SHIFT                   10u
#define STCU2_MBSL_MBS10_WIDTH                   1u
#define STCU2_MBSL_MBS10(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS10_SHIFT))&STCU2_MBSL_MBS10_MASK)
#define STCU2_MBSL_MBS11_MASK                    0x800u
#define STCU2_MBSL_MBS11_SHIFT                   11u
#define STCU2_MBSL_MBS11_WIDTH                   1u
#define STCU2_MBSL_MBS11(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS11_SHIFT))&STCU2_MBSL_MBS11_MASK)
#define STCU2_MBSL_MBS12_MASK                    0x1000u
#define STCU2_MBSL_MBS12_SHIFT                   12u
#define STCU2_MBSL_MBS12_WIDTH                   1u
#define STCU2_MBSL_MBS12(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS12_SHIFT))&STCU2_MBSL_MBS12_MASK)
#define STCU2_MBSL_MBS13_MASK                    0x2000u
#define STCU2_MBSL_MBS13_SHIFT                   13u
#define STCU2_MBSL_MBS13_WIDTH                   1u
#define STCU2_MBSL_MBS13(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS13_SHIFT))&STCU2_MBSL_MBS13_MASK)
#define STCU2_MBSL_MBS14_MASK                    0x4000u
#define STCU2_MBSL_MBS14_SHIFT                   14u
#define STCU2_MBSL_MBS14_WIDTH                   1u
#define STCU2_MBSL_MBS14(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS14_SHIFT))&STCU2_MBSL_MBS14_MASK)
#define STCU2_MBSL_MBS15_MASK                    0x8000u
#define STCU2_MBSL_MBS15_SHIFT                   15u
#define STCU2_MBSL_MBS15_WIDTH                   1u
#define STCU2_MBSL_MBS15(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS15_SHIFT))&STCU2_MBSL_MBS15_MASK)
#define STCU2_MBSL_MBS16_MASK                    0x10000u
#define STCU2_MBSL_MBS16_SHIFT                   16u
#define STCU2_MBSL_MBS16_WIDTH                   1u
#define STCU2_MBSL_MBS16(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS16_SHIFT))&STCU2_MBSL_MBS16_MASK)
#define STCU2_MBSL_MBS17_MASK                    0x20000u
#define STCU2_MBSL_MBS17_SHIFT                   17u
#define STCU2_MBSL_MBS17_WIDTH                   1u
#define STCU2_MBSL_MBS17(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS17_SHIFT))&STCU2_MBSL_MBS17_MASK)
#define STCU2_MBSL_MBS18_MASK                    0x40000u
#define STCU2_MBSL_MBS18_SHIFT                   18u
#define STCU2_MBSL_MBS18_WIDTH                   1u
#define STCU2_MBSL_MBS18(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS18_SHIFT))&STCU2_MBSL_MBS18_MASK)
#define STCU2_MBSL_MBS19_MASK                    0x80000u
#define STCU2_MBSL_MBS19_SHIFT                   19u
#define STCU2_MBSL_MBS19_WIDTH                   1u
#define STCU2_MBSL_MBS19(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS19_SHIFT))&STCU2_MBSL_MBS19_MASK)
#define STCU2_MBSL_MBS20_MASK                    0x100000u
#define STCU2_MBSL_MBS20_SHIFT                   20u
#define STCU2_MBSL_MBS20_WIDTH                   1u
#define STCU2_MBSL_MBS20(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS20_SHIFT))&STCU2_MBSL_MBS20_MASK)
#define STCU2_MBSL_MBS21_MASK                    0x200000u
#define STCU2_MBSL_MBS21_SHIFT                   21u
#define STCU2_MBSL_MBS21_WIDTH                   1u
#define STCU2_MBSL_MBS21(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS21_SHIFT))&STCU2_MBSL_MBS21_MASK)
#define STCU2_MBSL_MBS22_MASK                    0x400000u
#define STCU2_MBSL_MBS22_SHIFT                   22u
#define STCU2_MBSL_MBS22_WIDTH                   1u
#define STCU2_MBSL_MBS22(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS22_SHIFT))&STCU2_MBSL_MBS22_MASK)
#define STCU2_MBSL_MBS23_MASK                    0x800000u
#define STCU2_MBSL_MBS23_SHIFT                   23u
#define STCU2_MBSL_MBS23_WIDTH                   1u
#define STCU2_MBSL_MBS23(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS23_SHIFT))&STCU2_MBSL_MBS23_MASK)
#define STCU2_MBSL_MBS24_MASK                    0x1000000u
#define STCU2_MBSL_MBS24_SHIFT                   24u
#define STCU2_MBSL_MBS24_WIDTH                   1u
#define STCU2_MBSL_MBS24(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS24_SHIFT))&STCU2_MBSL_MBS24_MASK)
#define STCU2_MBSL_MBS25_MASK                    0x2000000u
#define STCU2_MBSL_MBS25_SHIFT                   25u
#define STCU2_MBSL_MBS25_WIDTH                   1u
#define STCU2_MBSL_MBS25(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS25_SHIFT))&STCU2_MBSL_MBS25_MASK)
#define STCU2_MBSL_MBS26_MASK                    0x4000000u
#define STCU2_MBSL_MBS26_SHIFT                   26u
#define STCU2_MBSL_MBS26_WIDTH                   1u
#define STCU2_MBSL_MBS26(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS26_SHIFT))&STCU2_MBSL_MBS26_MASK)
#define STCU2_MBSL_MBS27_MASK                    0x8000000u
#define STCU2_MBSL_MBS27_SHIFT                   27u
#define STCU2_MBSL_MBS27_WIDTH                   1u
#define STCU2_MBSL_MBS27(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS27_SHIFT))&STCU2_MBSL_MBS27_MASK)
#define STCU2_MBSL_MBS28_MASK                    0x10000000u
#define STCU2_MBSL_MBS28_SHIFT                   28u
#define STCU2_MBSL_MBS28_WIDTH                   1u
#define STCU2_MBSL_MBS28(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS28_SHIFT))&STCU2_MBSL_MBS28_MASK)
#define STCU2_MBSL_MBS29_MASK                    0x20000000u
#define STCU2_MBSL_MBS29_SHIFT                   29u
#define STCU2_MBSL_MBS29_WIDTH                   1u
#define STCU2_MBSL_MBS29(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS29_SHIFT))&STCU2_MBSL_MBS29_MASK)
#define STCU2_MBSL_MBS30_MASK                    0x40000000u
#define STCU2_MBSL_MBS30_SHIFT                   30u
#define STCU2_MBSL_MBS30_WIDTH                   1u
#define STCU2_MBSL_MBS30(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS30_SHIFT))&STCU2_MBSL_MBS30_MASK)
#define STCU2_MBSL_MBS31_MASK                    0x80000000u
#define STCU2_MBSL_MBS31_SHIFT                   31u
#define STCU2_MBSL_MBS31_WIDTH                   1u
#define STCU2_MBSL_MBS31(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSL_MBS31_SHIFT))&STCU2_MBSL_MBS31_MASK)
/* MBSM Bit Fields */
#define STCU2_MBSM_MBS32_MASK                    0x1u
#define STCU2_MBSM_MBS32_SHIFT                   0u
#define STCU2_MBSM_MBS32_WIDTH                   1u
#define STCU2_MBSM_MBS32(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS32_SHIFT))&STCU2_MBSM_MBS32_MASK)
#define STCU2_MBSM_MBS33_MASK                    0x2u
#define STCU2_MBSM_MBS33_SHIFT                   1u
#define STCU2_MBSM_MBS33_WIDTH                   1u
#define STCU2_MBSM_MBS33(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS33_SHIFT))&STCU2_MBSM_MBS33_MASK)
#define STCU2_MBSM_MBS34_MASK                    0x4u
#define STCU2_MBSM_MBS34_SHIFT                   2u
#define STCU2_MBSM_MBS34_WIDTH                   1u
#define STCU2_MBSM_MBS34(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS34_SHIFT))&STCU2_MBSM_MBS34_MASK)
#define STCU2_MBSM_MBS35_MASK                    0x8u
#define STCU2_MBSM_MBS35_SHIFT                   3u
#define STCU2_MBSM_MBS35_WIDTH                   1u
#define STCU2_MBSM_MBS35(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS35_SHIFT))&STCU2_MBSM_MBS35_MASK)
#define STCU2_MBSM_MBS36_MASK                    0x10u
#define STCU2_MBSM_MBS36_SHIFT                   4u
#define STCU2_MBSM_MBS36_WIDTH                   1u
#define STCU2_MBSM_MBS36(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS36_SHIFT))&STCU2_MBSM_MBS36_MASK)
#define STCU2_MBSM_MBS37_MASK                    0x20u
#define STCU2_MBSM_MBS37_SHIFT                   5u
#define STCU2_MBSM_MBS37_WIDTH                   1u
#define STCU2_MBSM_MBS37(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS37_SHIFT))&STCU2_MBSM_MBS37_MASK)
#define STCU2_MBSM_MBS38_MASK                    0x40u
#define STCU2_MBSM_MBS38_SHIFT                   6u
#define STCU2_MBSM_MBS38_WIDTH                   1u
#define STCU2_MBSM_MBS38(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS38_SHIFT))&STCU2_MBSM_MBS38_MASK)
#define STCU2_MBSM_MBS39_MASK                    0x80u
#define STCU2_MBSM_MBS39_SHIFT                   7u
#define STCU2_MBSM_MBS39_WIDTH                   1u
#define STCU2_MBSM_MBS39(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS39_SHIFT))&STCU2_MBSM_MBS39_MASK)
#define STCU2_MBSM_MBS40_MASK                    0x100u
#define STCU2_MBSM_MBS40_SHIFT                   8u
#define STCU2_MBSM_MBS40_WIDTH                   1u
#define STCU2_MBSM_MBS40(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS40_SHIFT))&STCU2_MBSM_MBS40_MASK)
#define STCU2_MBSM_MBS41_MASK                    0x200u
#define STCU2_MBSM_MBS41_SHIFT                   9u
#define STCU2_MBSM_MBS41_WIDTH                   1u
#define STCU2_MBSM_MBS41(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS41_SHIFT))&STCU2_MBSM_MBS41_MASK)
#define STCU2_MBSM_MBS42_MASK                    0x400u
#define STCU2_MBSM_MBS42_SHIFT                   10u
#define STCU2_MBSM_MBS42_WIDTH                   1u
#define STCU2_MBSM_MBS42(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS42_SHIFT))&STCU2_MBSM_MBS42_MASK)
#define STCU2_MBSM_MBS43_MASK                    0x800u
#define STCU2_MBSM_MBS43_SHIFT                   11u
#define STCU2_MBSM_MBS43_WIDTH                   1u
#define STCU2_MBSM_MBS43(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS43_SHIFT))&STCU2_MBSM_MBS43_MASK)
#define STCU2_MBSM_MBS44_MASK                    0x1000u
#define STCU2_MBSM_MBS44_SHIFT                   12u
#define STCU2_MBSM_MBS44_WIDTH                   1u
#define STCU2_MBSM_MBS44(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS44_SHIFT))&STCU2_MBSM_MBS44_MASK)
#define STCU2_MBSM_MBS45_MASK                    0x2000u
#define STCU2_MBSM_MBS45_SHIFT                   13u
#define STCU2_MBSM_MBS45_WIDTH                   1u
#define STCU2_MBSM_MBS45(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS45_SHIFT))&STCU2_MBSM_MBS45_MASK)
#define STCU2_MBSM_MBS46_MASK                    0x4000u
#define STCU2_MBSM_MBS46_SHIFT                   14u
#define STCU2_MBSM_MBS46_WIDTH                   1u
#define STCU2_MBSM_MBS46(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS46_SHIFT))&STCU2_MBSM_MBS46_MASK)
#define STCU2_MBSM_MBS47_MASK                    0x8000u
#define STCU2_MBSM_MBS47_SHIFT                   15u
#define STCU2_MBSM_MBS47_WIDTH                   1u
#define STCU2_MBSM_MBS47(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS47_SHIFT))&STCU2_MBSM_MBS47_MASK)
#define STCU2_MBSM_MBS48_MASK                    0x10000u
#define STCU2_MBSM_MBS48_SHIFT                   16u
#define STCU2_MBSM_MBS48_WIDTH                   1u
#define STCU2_MBSM_MBS48(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS48_SHIFT))&STCU2_MBSM_MBS48_MASK)
#define STCU2_MBSM_MBS49_MASK                    0x20000u
#define STCU2_MBSM_MBS49_SHIFT                   17u
#define STCU2_MBSM_MBS49_WIDTH                   1u
#define STCU2_MBSM_MBS49(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS49_SHIFT))&STCU2_MBSM_MBS49_MASK)
#define STCU2_MBSM_MBS50_MASK                    0x40000u
#define STCU2_MBSM_MBS50_SHIFT                   18u
#define STCU2_MBSM_MBS50_WIDTH                   1u
#define STCU2_MBSM_MBS50(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS50_SHIFT))&STCU2_MBSM_MBS50_MASK)
#define STCU2_MBSM_MBS51_MASK                    0x80000u
#define STCU2_MBSM_MBS51_SHIFT                   19u
#define STCU2_MBSM_MBS51_WIDTH                   1u
#define STCU2_MBSM_MBS51(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS51_SHIFT))&STCU2_MBSM_MBS51_MASK)
#define STCU2_MBSM_MBS52_MASK                    0x100000u
#define STCU2_MBSM_MBS52_SHIFT                   20u
#define STCU2_MBSM_MBS52_WIDTH                   1u
#define STCU2_MBSM_MBS52(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS52_SHIFT))&STCU2_MBSM_MBS52_MASK)
#define STCU2_MBSM_MBS53_MASK                    0x200000u
#define STCU2_MBSM_MBS53_SHIFT                   21u
#define STCU2_MBSM_MBS53_WIDTH                   1u
#define STCU2_MBSM_MBS53(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS53_SHIFT))&STCU2_MBSM_MBS53_MASK)
#define STCU2_MBSM_MBS54_MASK                    0x400000u
#define STCU2_MBSM_MBS54_SHIFT                   22u
#define STCU2_MBSM_MBS54_WIDTH                   1u
#define STCU2_MBSM_MBS54(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS54_SHIFT))&STCU2_MBSM_MBS54_MASK)
#define STCU2_MBSM_MBS55_MASK                    0x800000u
#define STCU2_MBSM_MBS55_SHIFT                   23u
#define STCU2_MBSM_MBS55_WIDTH                   1u
#define STCU2_MBSM_MBS55(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS55_SHIFT))&STCU2_MBSM_MBS55_MASK)
#define STCU2_MBSM_MBS56_MASK                    0x1000000u
#define STCU2_MBSM_MBS56_SHIFT                   24u
#define STCU2_MBSM_MBS56_WIDTH                   1u
#define STCU2_MBSM_MBS56(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS56_SHIFT))&STCU2_MBSM_MBS56_MASK)
#define STCU2_MBSM_MBS57_MASK                    0x2000000u
#define STCU2_MBSM_MBS57_SHIFT                   25u
#define STCU2_MBSM_MBS57_WIDTH                   1u
#define STCU2_MBSM_MBS57(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS57_SHIFT))&STCU2_MBSM_MBS57_MASK)
#define STCU2_MBSM_MBS58_MASK                    0x4000000u
#define STCU2_MBSM_MBS58_SHIFT                   26u
#define STCU2_MBSM_MBS58_WIDTH                   1u
#define STCU2_MBSM_MBS58(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS58_SHIFT))&STCU2_MBSM_MBS58_MASK)
#define STCU2_MBSM_MBS59_MASK                    0x8000000u
#define STCU2_MBSM_MBS59_SHIFT                   27u
#define STCU2_MBSM_MBS59_WIDTH                   1u
#define STCU2_MBSM_MBS59(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS59_SHIFT))&STCU2_MBSM_MBS59_MASK)
#define STCU2_MBSM_MBS60_MASK                    0x10000000u
#define STCU2_MBSM_MBS60_SHIFT                   28u
#define STCU2_MBSM_MBS60_WIDTH                   1u
#define STCU2_MBSM_MBS60(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS60_SHIFT))&STCU2_MBSM_MBS60_MASK)
#define STCU2_MBSM_MBS61_MASK                    0x20000000u
#define STCU2_MBSM_MBS61_SHIFT                   29u
#define STCU2_MBSM_MBS61_WIDTH                   1u
#define STCU2_MBSM_MBS61(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS61_SHIFT))&STCU2_MBSM_MBS61_MASK)
#define STCU2_MBSM_MBS62_MASK                    0x40000000u
#define STCU2_MBSM_MBS62_SHIFT                   30u
#define STCU2_MBSM_MBS62_WIDTH                   1u
#define STCU2_MBSM_MBS62(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS62_SHIFT))&STCU2_MBSM_MBS62_MASK)
#define STCU2_MBSM_MBS63_MASK                    0x80000000u
#define STCU2_MBSM_MBS63_SHIFT                   31u
#define STCU2_MBSM_MBS63_WIDTH                   1u
#define STCU2_MBSM_MBS63(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSM_MBS63_SHIFT))&STCU2_MBSM_MBS63_MASK)
/* MBSH Bit Fields */
#define STCU2_MBSH_MBS64_MASK                    0x1u
#define STCU2_MBSH_MBS64_SHIFT                   0u
#define STCU2_MBSH_MBS64_WIDTH                   1u
#define STCU2_MBSH_MBS64(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBSH_MBS64_SHIFT))&STCU2_MBSH_MBS64_MASK)
/* MBEL Bit Fields */
#define STCU2_MBEL_MBE0_MASK                     0x1u
#define STCU2_MBEL_MBE0_SHIFT                    0u
#define STCU2_MBEL_MBE0_WIDTH                    1u
#define STCU2_MBEL_MBE0(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE0_SHIFT))&STCU2_MBEL_MBE0_MASK)
#define STCU2_MBEL_MBE1_MASK                     0x2u
#define STCU2_MBEL_MBE1_SHIFT                    1u
#define STCU2_MBEL_MBE1_WIDTH                    1u
#define STCU2_MBEL_MBE1(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE1_SHIFT))&STCU2_MBEL_MBE1_MASK)
#define STCU2_MBEL_MBE2_MASK                     0x4u
#define STCU2_MBEL_MBE2_SHIFT                    2u
#define STCU2_MBEL_MBE2_WIDTH                    1u
#define STCU2_MBEL_MBE2(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE2_SHIFT))&STCU2_MBEL_MBE2_MASK)
#define STCU2_MBEL_MBE3_MASK                     0x8u
#define STCU2_MBEL_MBE3_SHIFT                    3u
#define STCU2_MBEL_MBE3_WIDTH                    1u
#define STCU2_MBEL_MBE3(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE3_SHIFT))&STCU2_MBEL_MBE3_MASK)
#define STCU2_MBEL_MBE4_MASK                     0x10u
#define STCU2_MBEL_MBE4_SHIFT                    4u
#define STCU2_MBEL_MBE4_WIDTH                    1u
#define STCU2_MBEL_MBE4(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE4_SHIFT))&STCU2_MBEL_MBE4_MASK)
#define STCU2_MBEL_MBE5_MASK                     0x20u
#define STCU2_MBEL_MBE5_SHIFT                    5u
#define STCU2_MBEL_MBE5_WIDTH                    1u
#define STCU2_MBEL_MBE5(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE5_SHIFT))&STCU2_MBEL_MBE5_MASK)
#define STCU2_MBEL_MBE6_MASK                     0x40u
#define STCU2_MBEL_MBE6_SHIFT                    6u
#define STCU2_MBEL_MBE6_WIDTH                    1u
#define STCU2_MBEL_MBE6(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE6_SHIFT))&STCU2_MBEL_MBE6_MASK)
#define STCU2_MBEL_MBE7_MASK                     0x80u
#define STCU2_MBEL_MBE7_SHIFT                    7u
#define STCU2_MBEL_MBE7_WIDTH                    1u
#define STCU2_MBEL_MBE7(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE7_SHIFT))&STCU2_MBEL_MBE7_MASK)
#define STCU2_MBEL_MBE8_MASK                     0x100u
#define STCU2_MBEL_MBE8_SHIFT                    8u
#define STCU2_MBEL_MBE8_WIDTH                    1u
#define STCU2_MBEL_MBE8(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE8_SHIFT))&STCU2_MBEL_MBE8_MASK)
#define STCU2_MBEL_MBE9_MASK                     0x200u
#define STCU2_MBEL_MBE9_SHIFT                    9u
#define STCU2_MBEL_MBE9_WIDTH                    1u
#define STCU2_MBEL_MBE9(x)                       (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE9_SHIFT))&STCU2_MBEL_MBE9_MASK)
#define STCU2_MBEL_MBE10_MASK                    0x400u
#define STCU2_MBEL_MBE10_SHIFT                   10u
#define STCU2_MBEL_MBE10_WIDTH                   1u
#define STCU2_MBEL_MBE10(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE10_SHIFT))&STCU2_MBEL_MBE10_MASK)
#define STCU2_MBEL_MBE11_MASK                    0x800u
#define STCU2_MBEL_MBE11_SHIFT                   11u
#define STCU2_MBEL_MBE11_WIDTH                   1u
#define STCU2_MBEL_MBE11(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE11_SHIFT))&STCU2_MBEL_MBE11_MASK)
#define STCU2_MBEL_MBE12_MASK                    0x1000u
#define STCU2_MBEL_MBE12_SHIFT                   12u
#define STCU2_MBEL_MBE12_WIDTH                   1u
#define STCU2_MBEL_MBE12(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE12_SHIFT))&STCU2_MBEL_MBE12_MASK)
#define STCU2_MBEL_MBE13_MASK                    0x2000u
#define STCU2_MBEL_MBE13_SHIFT                   13u
#define STCU2_MBEL_MBE13_WIDTH                   1u
#define STCU2_MBEL_MBE13(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE13_SHIFT))&STCU2_MBEL_MBE13_MASK)
#define STCU2_MBEL_MBE14_MASK                    0x4000u
#define STCU2_MBEL_MBE14_SHIFT                   14u
#define STCU2_MBEL_MBE14_WIDTH                   1u
#define STCU2_MBEL_MBE14(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE14_SHIFT))&STCU2_MBEL_MBE14_MASK)
#define STCU2_MBEL_MBE15_MASK                    0x8000u
#define STCU2_MBEL_MBE15_SHIFT                   15u
#define STCU2_MBEL_MBE15_WIDTH                   1u
#define STCU2_MBEL_MBE15(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE15_SHIFT))&STCU2_MBEL_MBE15_MASK)
#define STCU2_MBEL_MBE16_MASK                    0x10000u
#define STCU2_MBEL_MBE16_SHIFT                   16u
#define STCU2_MBEL_MBE16_WIDTH                   1u
#define STCU2_MBEL_MBE16(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE16_SHIFT))&STCU2_MBEL_MBE16_MASK)
#define STCU2_MBEL_MBE17_MASK                    0x20000u
#define STCU2_MBEL_MBE17_SHIFT                   17u
#define STCU2_MBEL_MBE17_WIDTH                   1u
#define STCU2_MBEL_MBE17(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE17_SHIFT))&STCU2_MBEL_MBE17_MASK)
#define STCU2_MBEL_MBE18_MASK                    0x40000u
#define STCU2_MBEL_MBE18_SHIFT                   18u
#define STCU2_MBEL_MBE18_WIDTH                   1u
#define STCU2_MBEL_MBE18(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE18_SHIFT))&STCU2_MBEL_MBE18_MASK)
#define STCU2_MBEL_MBE19_MASK                    0x80000u
#define STCU2_MBEL_MBE19_SHIFT                   19u
#define STCU2_MBEL_MBE19_WIDTH                   1u
#define STCU2_MBEL_MBE19(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE19_SHIFT))&STCU2_MBEL_MBE19_MASK)
#define STCU2_MBEL_MBE20_MASK                    0x100000u
#define STCU2_MBEL_MBE20_SHIFT                   20u
#define STCU2_MBEL_MBE20_WIDTH                   1u
#define STCU2_MBEL_MBE20(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE20_SHIFT))&STCU2_MBEL_MBE20_MASK)
#define STCU2_MBEL_MBE21_MASK                    0x200000u
#define STCU2_MBEL_MBE21_SHIFT                   21u
#define STCU2_MBEL_MBE21_WIDTH                   1u
#define STCU2_MBEL_MBE21(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE21_SHIFT))&STCU2_MBEL_MBE21_MASK)
#define STCU2_MBEL_MBE22_MASK                    0x400000u
#define STCU2_MBEL_MBE22_SHIFT                   22u
#define STCU2_MBEL_MBE22_WIDTH                   1u
#define STCU2_MBEL_MBE22(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE22_SHIFT))&STCU2_MBEL_MBE22_MASK)
#define STCU2_MBEL_MBE23_MASK                    0x800000u
#define STCU2_MBEL_MBE23_SHIFT                   23u
#define STCU2_MBEL_MBE23_WIDTH                   1u
#define STCU2_MBEL_MBE23(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE23_SHIFT))&STCU2_MBEL_MBE23_MASK)
#define STCU2_MBEL_MBE24_MASK                    0x1000000u
#define STCU2_MBEL_MBE24_SHIFT                   24u
#define STCU2_MBEL_MBE24_WIDTH                   1u
#define STCU2_MBEL_MBE24(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE24_SHIFT))&STCU2_MBEL_MBE24_MASK)
#define STCU2_MBEL_MBE25_MASK                    0x2000000u
#define STCU2_MBEL_MBE25_SHIFT                   25u
#define STCU2_MBEL_MBE25_WIDTH                   1u
#define STCU2_MBEL_MBE25(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE25_SHIFT))&STCU2_MBEL_MBE25_MASK)
#define STCU2_MBEL_MBE26_MASK                    0x4000000u
#define STCU2_MBEL_MBE26_SHIFT                   26u
#define STCU2_MBEL_MBE26_WIDTH                   1u
#define STCU2_MBEL_MBE26(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE26_SHIFT))&STCU2_MBEL_MBE26_MASK)
#define STCU2_MBEL_MBE27_MASK                    0x8000000u
#define STCU2_MBEL_MBE27_SHIFT                   27u
#define STCU2_MBEL_MBE27_WIDTH                   1u
#define STCU2_MBEL_MBE27(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE27_SHIFT))&STCU2_MBEL_MBE27_MASK)
#define STCU2_MBEL_MBE28_MASK                    0x10000000u
#define STCU2_MBEL_MBE28_SHIFT                   28u
#define STCU2_MBEL_MBE28_WIDTH                   1u
#define STCU2_MBEL_MBE28(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE28_SHIFT))&STCU2_MBEL_MBE28_MASK)
#define STCU2_MBEL_MBE29_MASK                    0x20000000u
#define STCU2_MBEL_MBE29_SHIFT                   29u
#define STCU2_MBEL_MBE29_WIDTH                   1u
#define STCU2_MBEL_MBE29(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE29_SHIFT))&STCU2_MBEL_MBE29_MASK)
#define STCU2_MBEL_MBE30_MASK                    0x40000000u
#define STCU2_MBEL_MBE30_SHIFT                   30u
#define STCU2_MBEL_MBE30_WIDTH                   1u
#define STCU2_MBEL_MBE30(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE30_SHIFT))&STCU2_MBEL_MBE30_MASK)
#define STCU2_MBEL_MBE31_MASK                    0x80000000u
#define STCU2_MBEL_MBE31_SHIFT                   31u
#define STCU2_MBEL_MBE31_WIDTH                   1u
#define STCU2_MBEL_MBE31(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEL_MBE31_SHIFT))&STCU2_MBEL_MBE31_MASK)
/* MBEM Bit Fields */
#define STCU2_MBEM_MBE32_MASK                    0x1u
#define STCU2_MBEM_MBE32_SHIFT                   0u
#define STCU2_MBEM_MBE32_WIDTH                   1u
#define STCU2_MBEM_MBE32(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE32_SHIFT))&STCU2_MBEM_MBE32_MASK)
#define STCU2_MBEM_MBE33_MASK                    0x2u
#define STCU2_MBEM_MBE33_SHIFT                   1u
#define STCU2_MBEM_MBE33_WIDTH                   1u
#define STCU2_MBEM_MBE33(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE33_SHIFT))&STCU2_MBEM_MBE33_MASK)
#define STCU2_MBEM_MBE34_MASK                    0x4u
#define STCU2_MBEM_MBE34_SHIFT                   2u
#define STCU2_MBEM_MBE34_WIDTH                   1u
#define STCU2_MBEM_MBE34(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE34_SHIFT))&STCU2_MBEM_MBE34_MASK)
#define STCU2_MBEM_MBE35_MASK                    0x8u
#define STCU2_MBEM_MBE35_SHIFT                   3u
#define STCU2_MBEM_MBE35_WIDTH                   1u
#define STCU2_MBEM_MBE35(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE35_SHIFT))&STCU2_MBEM_MBE35_MASK)
#define STCU2_MBEM_MBE36_MASK                    0x10u
#define STCU2_MBEM_MBE36_SHIFT                   4u
#define STCU2_MBEM_MBE36_WIDTH                   1u
#define STCU2_MBEM_MBE36(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE36_SHIFT))&STCU2_MBEM_MBE36_MASK)
#define STCU2_MBEM_MBE37_MASK                    0x20u
#define STCU2_MBEM_MBE37_SHIFT                   5u
#define STCU2_MBEM_MBE37_WIDTH                   1u
#define STCU2_MBEM_MBE37(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE37_SHIFT))&STCU2_MBEM_MBE37_MASK)
#define STCU2_MBEM_MBE38_MASK                    0x40u
#define STCU2_MBEM_MBE38_SHIFT                   6u
#define STCU2_MBEM_MBE38_WIDTH                   1u
#define STCU2_MBEM_MBE38(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE38_SHIFT))&STCU2_MBEM_MBE38_MASK)
#define STCU2_MBEM_MBE39_MASK                    0x80u
#define STCU2_MBEM_MBE39_SHIFT                   7u
#define STCU2_MBEM_MBE39_WIDTH                   1u
#define STCU2_MBEM_MBE39(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE39_SHIFT))&STCU2_MBEM_MBE39_MASK)
#define STCU2_MBEM_MBE40_MASK                    0x100u
#define STCU2_MBEM_MBE40_SHIFT                   8u
#define STCU2_MBEM_MBE40_WIDTH                   1u
#define STCU2_MBEM_MBE40(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE40_SHIFT))&STCU2_MBEM_MBE40_MASK)
#define STCU2_MBEM_MBE41_MASK                    0x200u
#define STCU2_MBEM_MBE41_SHIFT                   9u
#define STCU2_MBEM_MBE41_WIDTH                   1u
#define STCU2_MBEM_MBE41(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE41_SHIFT))&STCU2_MBEM_MBE41_MASK)
#define STCU2_MBEM_MBE42_MASK                    0x400u
#define STCU2_MBEM_MBE42_SHIFT                   10u
#define STCU2_MBEM_MBE42_WIDTH                   1u
#define STCU2_MBEM_MBE42(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE42_SHIFT))&STCU2_MBEM_MBE42_MASK)
#define STCU2_MBEM_MBE43_MASK                    0x800u
#define STCU2_MBEM_MBE43_SHIFT                   11u
#define STCU2_MBEM_MBE43_WIDTH                   1u
#define STCU2_MBEM_MBE43(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE43_SHIFT))&STCU2_MBEM_MBE43_MASK)
#define STCU2_MBEM_MBE44_MASK                    0x1000u
#define STCU2_MBEM_MBE44_SHIFT                   12u
#define STCU2_MBEM_MBE44_WIDTH                   1u
#define STCU2_MBEM_MBE44(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE44_SHIFT))&STCU2_MBEM_MBE44_MASK)
#define STCU2_MBEM_MBE45_MASK                    0x2000u
#define STCU2_MBEM_MBE45_SHIFT                   13u
#define STCU2_MBEM_MBE45_WIDTH                   1u
#define STCU2_MBEM_MBE45(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE45_SHIFT))&STCU2_MBEM_MBE45_MASK)
#define STCU2_MBEM_MBE46_MASK                    0x4000u
#define STCU2_MBEM_MBE46_SHIFT                   14u
#define STCU2_MBEM_MBE46_WIDTH                   1u
#define STCU2_MBEM_MBE46(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE46_SHIFT))&STCU2_MBEM_MBE46_MASK)
#define STCU2_MBEM_MBE47_MASK                    0x8000u
#define STCU2_MBEM_MBE47_SHIFT                   15u
#define STCU2_MBEM_MBE47_WIDTH                   1u
#define STCU2_MBEM_MBE47(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE47_SHIFT))&STCU2_MBEM_MBE47_MASK)
#define STCU2_MBEM_MBE48_MASK                    0x10000u
#define STCU2_MBEM_MBE48_SHIFT                   16u
#define STCU2_MBEM_MBE48_WIDTH                   1u
#define STCU2_MBEM_MBE48(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE48_SHIFT))&STCU2_MBEM_MBE48_MASK)
#define STCU2_MBEM_MBE49_MASK                    0x20000u
#define STCU2_MBEM_MBE49_SHIFT                   17u
#define STCU2_MBEM_MBE49_WIDTH                   1u
#define STCU2_MBEM_MBE49(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE49_SHIFT))&STCU2_MBEM_MBE49_MASK)
#define STCU2_MBEM_MBE50_MASK                    0x40000u
#define STCU2_MBEM_MBE50_SHIFT                   18u
#define STCU2_MBEM_MBE50_WIDTH                   1u
#define STCU2_MBEM_MBE50(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE50_SHIFT))&STCU2_MBEM_MBE50_MASK)
#define STCU2_MBEM_MBE51_MASK                    0x80000u
#define STCU2_MBEM_MBE51_SHIFT                   19u
#define STCU2_MBEM_MBE51_WIDTH                   1u
#define STCU2_MBEM_MBE51(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE51_SHIFT))&STCU2_MBEM_MBE51_MASK)
#define STCU2_MBEM_MBE52_MASK                    0x100000u
#define STCU2_MBEM_MBE52_SHIFT                   20u
#define STCU2_MBEM_MBE52_WIDTH                   1u
#define STCU2_MBEM_MBE52(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE52_SHIFT))&STCU2_MBEM_MBE52_MASK)
#define STCU2_MBEM_MBE53_MASK                    0x200000u
#define STCU2_MBEM_MBE53_SHIFT                   21u
#define STCU2_MBEM_MBE53_WIDTH                   1u
#define STCU2_MBEM_MBE53(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE53_SHIFT))&STCU2_MBEM_MBE53_MASK)
#define STCU2_MBEM_MBE54_MASK                    0x400000u
#define STCU2_MBEM_MBE54_SHIFT                   22u
#define STCU2_MBEM_MBE54_WIDTH                   1u
#define STCU2_MBEM_MBE54(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE54_SHIFT))&STCU2_MBEM_MBE54_MASK)
#define STCU2_MBEM_MBE55_MASK                    0x800000u
#define STCU2_MBEM_MBE55_SHIFT                   23u
#define STCU2_MBEM_MBE55_WIDTH                   1u
#define STCU2_MBEM_MBE55(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE55_SHIFT))&STCU2_MBEM_MBE55_MASK)
#define STCU2_MBEM_MBE56_MASK                    0x1000000u
#define STCU2_MBEM_MBE56_SHIFT                   24u
#define STCU2_MBEM_MBE56_WIDTH                   1u
#define STCU2_MBEM_MBE56(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE56_SHIFT))&STCU2_MBEM_MBE56_MASK)
#define STCU2_MBEM_MBE57_MASK                    0x2000000u
#define STCU2_MBEM_MBE57_SHIFT                   25u
#define STCU2_MBEM_MBE57_WIDTH                   1u
#define STCU2_MBEM_MBE57(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE57_SHIFT))&STCU2_MBEM_MBE57_MASK)
#define STCU2_MBEM_MBE58_MASK                    0x4000000u
#define STCU2_MBEM_MBE58_SHIFT                   26u
#define STCU2_MBEM_MBE58_WIDTH                   1u
#define STCU2_MBEM_MBE58(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE58_SHIFT))&STCU2_MBEM_MBE58_MASK)
#define STCU2_MBEM_MBE59_MASK                    0x8000000u
#define STCU2_MBEM_MBE59_SHIFT                   27u
#define STCU2_MBEM_MBE59_WIDTH                   1u
#define STCU2_MBEM_MBE59(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE59_SHIFT))&STCU2_MBEM_MBE59_MASK)
#define STCU2_MBEM_MBE60_MASK                    0x10000000u
#define STCU2_MBEM_MBE60_SHIFT                   28u
#define STCU2_MBEM_MBE60_WIDTH                   1u
#define STCU2_MBEM_MBE60(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE60_SHIFT))&STCU2_MBEM_MBE60_MASK)
#define STCU2_MBEM_MBE61_MASK                    0x20000000u
#define STCU2_MBEM_MBE61_SHIFT                   29u
#define STCU2_MBEM_MBE61_WIDTH                   1u
#define STCU2_MBEM_MBE61(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE61_SHIFT))&STCU2_MBEM_MBE61_MASK)
#define STCU2_MBEM_MBE62_MASK                    0x40000000u
#define STCU2_MBEM_MBE62_SHIFT                   30u
#define STCU2_MBEM_MBE62_WIDTH                   1u
#define STCU2_MBEM_MBE62(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE62_SHIFT))&STCU2_MBEM_MBE62_MASK)
#define STCU2_MBEM_MBE63_MASK                    0x80000000u
#define STCU2_MBEM_MBE63_SHIFT                   31u
#define STCU2_MBEM_MBE63_WIDTH                   1u
#define STCU2_MBEM_MBE63(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEM_MBE63_SHIFT))&STCU2_MBEM_MBE63_MASK)
/* MBEH Bit Fields */
#define STCU2_MBEH_MBE64_MASK                    0x1u
#define STCU2_MBEH_MBE64_SHIFT                   0u
#define STCU2_MBEH_MBE64_WIDTH                   1u
#define STCU2_MBEH_MBE64(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_MBEH_MBE64_SHIFT))&STCU2_MBEH_MBE64_MASK)
/* MBSLSW Bit Fields */
#define STCU2_MBSLSW_MBSSW0_MASK                 0x1u
#define STCU2_MBSLSW_MBSSW0_SHIFT                0u
#define STCU2_MBSLSW_MBSSW0_WIDTH                1u
#define STCU2_MBSLSW_MBSSW0(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW0_SHIFT))&STCU2_MBSLSW_MBSSW0_MASK)
#define STCU2_MBSLSW_MBSSW1_MASK                 0x2u
#define STCU2_MBSLSW_MBSSW1_SHIFT                1u
#define STCU2_MBSLSW_MBSSW1_WIDTH                1u
#define STCU2_MBSLSW_MBSSW1(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW1_SHIFT))&STCU2_MBSLSW_MBSSW1_MASK)
#define STCU2_MBSLSW_MBSSW2_MASK                 0x4u
#define STCU2_MBSLSW_MBSSW2_SHIFT                2u
#define STCU2_MBSLSW_MBSSW2_WIDTH                1u
#define STCU2_MBSLSW_MBSSW2(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW2_SHIFT))&STCU2_MBSLSW_MBSSW2_MASK)
#define STCU2_MBSLSW_MBSSW3_MASK                 0x8u
#define STCU2_MBSLSW_MBSSW3_SHIFT                3u
#define STCU2_MBSLSW_MBSSW3_WIDTH                1u
#define STCU2_MBSLSW_MBSSW3(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW3_SHIFT))&STCU2_MBSLSW_MBSSW3_MASK)
#define STCU2_MBSLSW_MBSSW4_MASK                 0x10u
#define STCU2_MBSLSW_MBSSW4_SHIFT                4u
#define STCU2_MBSLSW_MBSSW4_WIDTH                1u
#define STCU2_MBSLSW_MBSSW4(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW4_SHIFT))&STCU2_MBSLSW_MBSSW4_MASK)
#define STCU2_MBSLSW_MBSSW5_MASK                 0x20u
#define STCU2_MBSLSW_MBSSW5_SHIFT                5u
#define STCU2_MBSLSW_MBSSW5_WIDTH                1u
#define STCU2_MBSLSW_MBSSW5(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW5_SHIFT))&STCU2_MBSLSW_MBSSW5_MASK)
#define STCU2_MBSLSW_MBSSW6_MASK                 0x40u
#define STCU2_MBSLSW_MBSSW6_SHIFT                6u
#define STCU2_MBSLSW_MBSSW6_WIDTH                1u
#define STCU2_MBSLSW_MBSSW6(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW6_SHIFT))&STCU2_MBSLSW_MBSSW6_MASK)
#define STCU2_MBSLSW_MBSSW7_MASK                 0x80u
#define STCU2_MBSLSW_MBSSW7_SHIFT                7u
#define STCU2_MBSLSW_MBSSW7_WIDTH                1u
#define STCU2_MBSLSW_MBSSW7(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW7_SHIFT))&STCU2_MBSLSW_MBSSW7_MASK)
#define STCU2_MBSLSW_MBSSW8_MASK                 0x100u
#define STCU2_MBSLSW_MBSSW8_SHIFT                8u
#define STCU2_MBSLSW_MBSSW8_WIDTH                1u
#define STCU2_MBSLSW_MBSSW8(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW8_SHIFT))&STCU2_MBSLSW_MBSSW8_MASK)
#define STCU2_MBSLSW_MBSSW9_MASK                 0x200u
#define STCU2_MBSLSW_MBSSW9_SHIFT                9u
#define STCU2_MBSLSW_MBSSW9_WIDTH                1u
#define STCU2_MBSLSW_MBSSW9(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW9_SHIFT))&STCU2_MBSLSW_MBSSW9_MASK)
#define STCU2_MBSLSW_MBSSW10_MASK                0x400u
#define STCU2_MBSLSW_MBSSW10_SHIFT               10u
#define STCU2_MBSLSW_MBSSW10_WIDTH               1u
#define STCU2_MBSLSW_MBSSW10(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW10_SHIFT))&STCU2_MBSLSW_MBSSW10_MASK)
#define STCU2_MBSLSW_MBSSW11_MASK                0x800u
#define STCU2_MBSLSW_MBSSW11_SHIFT               11u
#define STCU2_MBSLSW_MBSSW11_WIDTH               1u
#define STCU2_MBSLSW_MBSSW11(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW11_SHIFT))&STCU2_MBSLSW_MBSSW11_MASK)
#define STCU2_MBSLSW_MBSSW12_MASK                0x1000u
#define STCU2_MBSLSW_MBSSW12_SHIFT               12u
#define STCU2_MBSLSW_MBSSW12_WIDTH               1u
#define STCU2_MBSLSW_MBSSW12(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW12_SHIFT))&STCU2_MBSLSW_MBSSW12_MASK)
#define STCU2_MBSLSW_MBSSW13_MASK                0x2000u
#define STCU2_MBSLSW_MBSSW13_SHIFT               13u
#define STCU2_MBSLSW_MBSSW13_WIDTH               1u
#define STCU2_MBSLSW_MBSSW13(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW13_SHIFT))&STCU2_MBSLSW_MBSSW13_MASK)
#define STCU2_MBSLSW_MBSSW14_MASK                0x4000u
#define STCU2_MBSLSW_MBSSW14_SHIFT               14u
#define STCU2_MBSLSW_MBSSW14_WIDTH               1u
#define STCU2_MBSLSW_MBSSW14(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW14_SHIFT))&STCU2_MBSLSW_MBSSW14_MASK)
#define STCU2_MBSLSW_MBSSW15_MASK                0x8000u
#define STCU2_MBSLSW_MBSSW15_SHIFT               15u
#define STCU2_MBSLSW_MBSSW15_WIDTH               1u
#define STCU2_MBSLSW_MBSSW15(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW15_SHIFT))&STCU2_MBSLSW_MBSSW15_MASK)
#define STCU2_MBSLSW_MBSSW16_MASK                0x10000u
#define STCU2_MBSLSW_MBSSW16_SHIFT               16u
#define STCU2_MBSLSW_MBSSW16_WIDTH               1u
#define STCU2_MBSLSW_MBSSW16(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW16_SHIFT))&STCU2_MBSLSW_MBSSW16_MASK)
#define STCU2_MBSLSW_MBSSW17_MASK                0x20000u
#define STCU2_MBSLSW_MBSSW17_SHIFT               17u
#define STCU2_MBSLSW_MBSSW17_WIDTH               1u
#define STCU2_MBSLSW_MBSSW17(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW17_SHIFT))&STCU2_MBSLSW_MBSSW17_MASK)
#define STCU2_MBSLSW_MBSSW18_MASK                0x40000u
#define STCU2_MBSLSW_MBSSW18_SHIFT               18u
#define STCU2_MBSLSW_MBSSW18_WIDTH               1u
#define STCU2_MBSLSW_MBSSW18(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW18_SHIFT))&STCU2_MBSLSW_MBSSW18_MASK)
#define STCU2_MBSLSW_MBSSW19_MASK                0x80000u
#define STCU2_MBSLSW_MBSSW19_SHIFT               19u
#define STCU2_MBSLSW_MBSSW19_WIDTH               1u
#define STCU2_MBSLSW_MBSSW19(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW19_SHIFT))&STCU2_MBSLSW_MBSSW19_MASK)
#define STCU2_MBSLSW_MBSSW20_MASK                0x100000u
#define STCU2_MBSLSW_MBSSW20_SHIFT               20u
#define STCU2_MBSLSW_MBSSW20_WIDTH               1u
#define STCU2_MBSLSW_MBSSW20(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW20_SHIFT))&STCU2_MBSLSW_MBSSW20_MASK)
#define STCU2_MBSLSW_MBSSW21_MASK                0x200000u
#define STCU2_MBSLSW_MBSSW21_SHIFT               21u
#define STCU2_MBSLSW_MBSSW21_WIDTH               1u
#define STCU2_MBSLSW_MBSSW21(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW21_SHIFT))&STCU2_MBSLSW_MBSSW21_MASK)
#define STCU2_MBSLSW_MBSSW22_MASK                0x400000u
#define STCU2_MBSLSW_MBSSW22_SHIFT               22u
#define STCU2_MBSLSW_MBSSW22_WIDTH               1u
#define STCU2_MBSLSW_MBSSW22(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW22_SHIFT))&STCU2_MBSLSW_MBSSW22_MASK)
#define STCU2_MBSLSW_MBSSW23_MASK                0x800000u
#define STCU2_MBSLSW_MBSSW23_SHIFT               23u
#define STCU2_MBSLSW_MBSSW23_WIDTH               1u
#define STCU2_MBSLSW_MBSSW23(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW23_SHIFT))&STCU2_MBSLSW_MBSSW23_MASK)
#define STCU2_MBSLSW_MBSSW24_MASK                0x1000000u
#define STCU2_MBSLSW_MBSSW24_SHIFT               24u
#define STCU2_MBSLSW_MBSSW24_WIDTH               1u
#define STCU2_MBSLSW_MBSSW24(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW24_SHIFT))&STCU2_MBSLSW_MBSSW24_MASK)
#define STCU2_MBSLSW_MBSSW25_MASK                0x2000000u
#define STCU2_MBSLSW_MBSSW25_SHIFT               25u
#define STCU2_MBSLSW_MBSSW25_WIDTH               1u
#define STCU2_MBSLSW_MBSSW25(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW25_SHIFT))&STCU2_MBSLSW_MBSSW25_MASK)
#define STCU2_MBSLSW_MBSSW26_MASK                0x4000000u
#define STCU2_MBSLSW_MBSSW26_SHIFT               26u
#define STCU2_MBSLSW_MBSSW26_WIDTH               1u
#define STCU2_MBSLSW_MBSSW26(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW26_SHIFT))&STCU2_MBSLSW_MBSSW26_MASK)
#define STCU2_MBSLSW_MBSSW27_MASK                0x8000000u
#define STCU2_MBSLSW_MBSSW27_SHIFT               27u
#define STCU2_MBSLSW_MBSSW27_WIDTH               1u
#define STCU2_MBSLSW_MBSSW27(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW27_SHIFT))&STCU2_MBSLSW_MBSSW27_MASK)
#define STCU2_MBSLSW_MBSSW28_MASK                0x10000000u
#define STCU2_MBSLSW_MBSSW28_SHIFT               28u
#define STCU2_MBSLSW_MBSSW28_WIDTH               1u
#define STCU2_MBSLSW_MBSSW28(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW28_SHIFT))&STCU2_MBSLSW_MBSSW28_MASK)
#define STCU2_MBSLSW_MBSSW29_MASK                0x20000000u
#define STCU2_MBSLSW_MBSSW29_SHIFT               29u
#define STCU2_MBSLSW_MBSSW29_WIDTH               1u
#define STCU2_MBSLSW_MBSSW29(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW29_SHIFT))&STCU2_MBSLSW_MBSSW29_MASK)
#define STCU2_MBSLSW_MBSSW30_MASK                0x40000000u
#define STCU2_MBSLSW_MBSSW30_SHIFT               30u
#define STCU2_MBSLSW_MBSSW30_WIDTH               1u
#define STCU2_MBSLSW_MBSSW30(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW30_SHIFT))&STCU2_MBSLSW_MBSSW30_MASK)
#define STCU2_MBSLSW_MBSSW31_MASK                0x80000000u
#define STCU2_MBSLSW_MBSSW31_SHIFT               31u
#define STCU2_MBSLSW_MBSSW31_WIDTH               1u
#define STCU2_MBSLSW_MBSSW31(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSLSW_MBSSW31_SHIFT))&STCU2_MBSLSW_MBSSW31_MASK)
/* MBSMSW Bit Fields */
#define STCU2_MBSMSW_MBSSW32_MASK                0x1u
#define STCU2_MBSMSW_MBSSW32_SHIFT               0u
#define STCU2_MBSMSW_MBSSW32_WIDTH               1u
#define STCU2_MBSMSW_MBSSW32(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW32_SHIFT))&STCU2_MBSMSW_MBSSW32_MASK)
#define STCU2_MBSMSW_MBSSW33_MASK                0x2u
#define STCU2_MBSMSW_MBSSW33_SHIFT               1u
#define STCU2_MBSMSW_MBSSW33_WIDTH               1u
#define STCU2_MBSMSW_MBSSW33(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW33_SHIFT))&STCU2_MBSMSW_MBSSW33_MASK)
#define STCU2_MBSMSW_MBSSW34_MASK                0x4u
#define STCU2_MBSMSW_MBSSW34_SHIFT               2u
#define STCU2_MBSMSW_MBSSW34_WIDTH               1u
#define STCU2_MBSMSW_MBSSW34(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW34_SHIFT))&STCU2_MBSMSW_MBSSW34_MASK)
#define STCU2_MBSMSW_MBSSW35_MASK                0x8u
#define STCU2_MBSMSW_MBSSW35_SHIFT               3u
#define STCU2_MBSMSW_MBSSW35_WIDTH               1u
#define STCU2_MBSMSW_MBSSW35(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW35_SHIFT))&STCU2_MBSMSW_MBSSW35_MASK)
#define STCU2_MBSMSW_MBSSW36_MASK                0x10u
#define STCU2_MBSMSW_MBSSW36_SHIFT               4u
#define STCU2_MBSMSW_MBSSW36_WIDTH               1u
#define STCU2_MBSMSW_MBSSW36(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW36_SHIFT))&STCU2_MBSMSW_MBSSW36_MASK)
#define STCU2_MBSMSW_MBSSW37_MASK                0x20u
#define STCU2_MBSMSW_MBSSW37_SHIFT               5u
#define STCU2_MBSMSW_MBSSW37_WIDTH               1u
#define STCU2_MBSMSW_MBSSW37(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW37_SHIFT))&STCU2_MBSMSW_MBSSW37_MASK)
#define STCU2_MBSMSW_MBSSW38_MASK                0x40u
#define STCU2_MBSMSW_MBSSW38_SHIFT               6u
#define STCU2_MBSMSW_MBSSW38_WIDTH               1u
#define STCU2_MBSMSW_MBSSW38(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW38_SHIFT))&STCU2_MBSMSW_MBSSW38_MASK)
#define STCU2_MBSMSW_MBSSW39_MASK                0x80u
#define STCU2_MBSMSW_MBSSW39_SHIFT               7u
#define STCU2_MBSMSW_MBSSW39_WIDTH               1u
#define STCU2_MBSMSW_MBSSW39(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW39_SHIFT))&STCU2_MBSMSW_MBSSW39_MASK)
#define STCU2_MBSMSW_MBSSW40_MASK                0x100u
#define STCU2_MBSMSW_MBSSW40_SHIFT               8u
#define STCU2_MBSMSW_MBSSW40_WIDTH               1u
#define STCU2_MBSMSW_MBSSW40(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW40_SHIFT))&STCU2_MBSMSW_MBSSW40_MASK)
#define STCU2_MBSMSW_MBSSW41_MASK                0x200u
#define STCU2_MBSMSW_MBSSW41_SHIFT               9u
#define STCU2_MBSMSW_MBSSW41_WIDTH               1u
#define STCU2_MBSMSW_MBSSW41(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW41_SHIFT))&STCU2_MBSMSW_MBSSW41_MASK)
#define STCU2_MBSMSW_MBSSW42_MASK                0x400u
#define STCU2_MBSMSW_MBSSW42_SHIFT               10u
#define STCU2_MBSMSW_MBSSW42_WIDTH               1u
#define STCU2_MBSMSW_MBSSW42(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW42_SHIFT))&STCU2_MBSMSW_MBSSW42_MASK)
#define STCU2_MBSMSW_MBSSW43_MASK                0x800u
#define STCU2_MBSMSW_MBSSW43_SHIFT               11u
#define STCU2_MBSMSW_MBSSW43_WIDTH               1u
#define STCU2_MBSMSW_MBSSW43(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW43_SHIFT))&STCU2_MBSMSW_MBSSW43_MASK)
#define STCU2_MBSMSW_MBSSW44_MASK                0x1000u
#define STCU2_MBSMSW_MBSSW44_SHIFT               12u
#define STCU2_MBSMSW_MBSSW44_WIDTH               1u
#define STCU2_MBSMSW_MBSSW44(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW44_SHIFT))&STCU2_MBSMSW_MBSSW44_MASK)
#define STCU2_MBSMSW_MBSSW45_MASK                0x2000u
#define STCU2_MBSMSW_MBSSW45_SHIFT               13u
#define STCU2_MBSMSW_MBSSW45_WIDTH               1u
#define STCU2_MBSMSW_MBSSW45(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW45_SHIFT))&STCU2_MBSMSW_MBSSW45_MASK)
#define STCU2_MBSMSW_MBSSW46_MASK                0x4000u
#define STCU2_MBSMSW_MBSSW46_SHIFT               14u
#define STCU2_MBSMSW_MBSSW46_WIDTH               1u
#define STCU2_MBSMSW_MBSSW46(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW46_SHIFT))&STCU2_MBSMSW_MBSSW46_MASK)
#define STCU2_MBSMSW_MBSSW47_MASK                0x8000u
#define STCU2_MBSMSW_MBSSW47_SHIFT               15u
#define STCU2_MBSMSW_MBSSW47_WIDTH               1u
#define STCU2_MBSMSW_MBSSW47(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW47_SHIFT))&STCU2_MBSMSW_MBSSW47_MASK)
#define STCU2_MBSMSW_MBSSW48_MASK                0x10000u
#define STCU2_MBSMSW_MBSSW48_SHIFT               16u
#define STCU2_MBSMSW_MBSSW48_WIDTH               1u
#define STCU2_MBSMSW_MBSSW48(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW48_SHIFT))&STCU2_MBSMSW_MBSSW48_MASK)
#define STCU2_MBSMSW_MBSSW49_MASK                0x20000u
#define STCU2_MBSMSW_MBSSW49_SHIFT               17u
#define STCU2_MBSMSW_MBSSW49_WIDTH               1u
#define STCU2_MBSMSW_MBSSW49(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW49_SHIFT))&STCU2_MBSMSW_MBSSW49_MASK)
#define STCU2_MBSMSW_MBSSW50_MASK                0x40000u
#define STCU2_MBSMSW_MBSSW50_SHIFT               18u
#define STCU2_MBSMSW_MBSSW50_WIDTH               1u
#define STCU2_MBSMSW_MBSSW50(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW50_SHIFT))&STCU2_MBSMSW_MBSSW50_MASK)
#define STCU2_MBSMSW_MBSSW51_MASK                0x80000u
#define STCU2_MBSMSW_MBSSW51_SHIFT               19u
#define STCU2_MBSMSW_MBSSW51_WIDTH               1u
#define STCU2_MBSMSW_MBSSW51(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW51_SHIFT))&STCU2_MBSMSW_MBSSW51_MASK)
#define STCU2_MBSMSW_MBSSW52_MASK                0x100000u
#define STCU2_MBSMSW_MBSSW52_SHIFT               20u
#define STCU2_MBSMSW_MBSSW52_WIDTH               1u
#define STCU2_MBSMSW_MBSSW52(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW52_SHIFT))&STCU2_MBSMSW_MBSSW52_MASK)
#define STCU2_MBSMSW_MBSSW53_MASK                0x200000u
#define STCU2_MBSMSW_MBSSW53_SHIFT               21u
#define STCU2_MBSMSW_MBSSW53_WIDTH               1u
#define STCU2_MBSMSW_MBSSW53(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW53_SHIFT))&STCU2_MBSMSW_MBSSW53_MASK)
#define STCU2_MBSMSW_MBSSW54_MASK                0x400000u
#define STCU2_MBSMSW_MBSSW54_SHIFT               22u
#define STCU2_MBSMSW_MBSSW54_WIDTH               1u
#define STCU2_MBSMSW_MBSSW54(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW54_SHIFT))&STCU2_MBSMSW_MBSSW54_MASK)
#define STCU2_MBSMSW_MBSSW55_MASK                0x800000u
#define STCU2_MBSMSW_MBSSW55_SHIFT               23u
#define STCU2_MBSMSW_MBSSW55_WIDTH               1u
#define STCU2_MBSMSW_MBSSW55(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW55_SHIFT))&STCU2_MBSMSW_MBSSW55_MASK)
#define STCU2_MBSMSW_MBSSW56_MASK                0x1000000u
#define STCU2_MBSMSW_MBSSW56_SHIFT               24u
#define STCU2_MBSMSW_MBSSW56_WIDTH               1u
#define STCU2_MBSMSW_MBSSW56(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW56_SHIFT))&STCU2_MBSMSW_MBSSW56_MASK)
#define STCU2_MBSMSW_MBSSW57_MASK                0x2000000u
#define STCU2_MBSMSW_MBSSW57_SHIFT               25u
#define STCU2_MBSMSW_MBSSW57_WIDTH               1u
#define STCU2_MBSMSW_MBSSW57(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW57_SHIFT))&STCU2_MBSMSW_MBSSW57_MASK)
#define STCU2_MBSMSW_MBSSW58_MASK                0x4000000u
#define STCU2_MBSMSW_MBSSW58_SHIFT               26u
#define STCU2_MBSMSW_MBSSW58_WIDTH               1u
#define STCU2_MBSMSW_MBSSW58(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW58_SHIFT))&STCU2_MBSMSW_MBSSW58_MASK)
#define STCU2_MBSMSW_MBSSW59_MASK                0x8000000u
#define STCU2_MBSMSW_MBSSW59_SHIFT               27u
#define STCU2_MBSMSW_MBSSW59_WIDTH               1u
#define STCU2_MBSMSW_MBSSW59(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW59_SHIFT))&STCU2_MBSMSW_MBSSW59_MASK)
#define STCU2_MBSMSW_MBSSW60_MASK                0x10000000u
#define STCU2_MBSMSW_MBSSW60_SHIFT               28u
#define STCU2_MBSMSW_MBSSW60_WIDTH               1u
#define STCU2_MBSMSW_MBSSW60(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW60_SHIFT))&STCU2_MBSMSW_MBSSW60_MASK)
#define STCU2_MBSMSW_MBSSW61_MASK                0x20000000u
#define STCU2_MBSMSW_MBSSW61_SHIFT               29u
#define STCU2_MBSMSW_MBSSW61_WIDTH               1u
#define STCU2_MBSMSW_MBSSW61(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW61_SHIFT))&STCU2_MBSMSW_MBSSW61_MASK)
#define STCU2_MBSMSW_MBSSW62_MASK                0x40000000u
#define STCU2_MBSMSW_MBSSW62_SHIFT               30u
#define STCU2_MBSMSW_MBSSW62_WIDTH               1u
#define STCU2_MBSMSW_MBSSW62(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW62_SHIFT))&STCU2_MBSMSW_MBSSW62_MASK)
#define STCU2_MBSMSW_MBSSW63_MASK                0x80000000u
#define STCU2_MBSMSW_MBSSW63_SHIFT               31u
#define STCU2_MBSMSW_MBSSW63_WIDTH               1u
#define STCU2_MBSMSW_MBSSW63(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSMSW_MBSSW63_SHIFT))&STCU2_MBSMSW_MBSSW63_MASK)
/* MBSHSW Bit Fields */
#define STCU2_MBSHSW_MBSSW64_MASK                0x1u
#define STCU2_MBSHSW_MBSSW64_SHIFT               0u
#define STCU2_MBSHSW_MBSSW64_WIDTH               1u
#define STCU2_MBSHSW_MBSSW64(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBSHSW_MBSSW64_SHIFT))&STCU2_MBSHSW_MBSSW64_MASK)
/* MBELSW Bit Fields */
#define STCU2_MBELSW_MBESW0_MASK                 0x1u
#define STCU2_MBELSW_MBESW0_SHIFT                0u
#define STCU2_MBELSW_MBESW0_WIDTH                1u
#define STCU2_MBELSW_MBESW0(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW0_SHIFT))&STCU2_MBELSW_MBESW0_MASK)
#define STCU2_MBELSW_MBESW1_MASK                 0x2u
#define STCU2_MBELSW_MBESW1_SHIFT                1u
#define STCU2_MBELSW_MBESW1_WIDTH                1u
#define STCU2_MBELSW_MBESW1(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW1_SHIFT))&STCU2_MBELSW_MBESW1_MASK)
#define STCU2_MBELSW_MBESW2_MASK                 0x4u
#define STCU2_MBELSW_MBESW2_SHIFT                2u
#define STCU2_MBELSW_MBESW2_WIDTH                1u
#define STCU2_MBELSW_MBESW2(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW2_SHIFT))&STCU2_MBELSW_MBESW2_MASK)
#define STCU2_MBELSW_MBESW3_MASK                 0x8u
#define STCU2_MBELSW_MBESW3_SHIFT                3u
#define STCU2_MBELSW_MBESW3_WIDTH                1u
#define STCU2_MBELSW_MBESW3(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW3_SHIFT))&STCU2_MBELSW_MBESW3_MASK)
#define STCU2_MBELSW_MBESW4_MASK                 0x10u
#define STCU2_MBELSW_MBESW4_SHIFT                4u
#define STCU2_MBELSW_MBESW4_WIDTH                1u
#define STCU2_MBELSW_MBESW4(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW4_SHIFT))&STCU2_MBELSW_MBESW4_MASK)
#define STCU2_MBELSW_MBESW5_MASK                 0x20u
#define STCU2_MBELSW_MBESW5_SHIFT                5u
#define STCU2_MBELSW_MBESW5_WIDTH                1u
#define STCU2_MBELSW_MBESW5(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW5_SHIFT))&STCU2_MBELSW_MBESW5_MASK)
#define STCU2_MBELSW_MBESW6_MASK                 0x40u
#define STCU2_MBELSW_MBESW6_SHIFT                6u
#define STCU2_MBELSW_MBESW6_WIDTH                1u
#define STCU2_MBELSW_MBESW6(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW6_SHIFT))&STCU2_MBELSW_MBESW6_MASK)
#define STCU2_MBELSW_MBESW7_MASK                 0x80u
#define STCU2_MBELSW_MBESW7_SHIFT                7u
#define STCU2_MBELSW_MBESW7_WIDTH                1u
#define STCU2_MBELSW_MBESW7(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW7_SHIFT))&STCU2_MBELSW_MBESW7_MASK)
#define STCU2_MBELSW_MBESW8_MASK                 0x100u
#define STCU2_MBELSW_MBESW8_SHIFT                8u
#define STCU2_MBELSW_MBESW8_WIDTH                1u
#define STCU2_MBELSW_MBESW8(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW8_SHIFT))&STCU2_MBELSW_MBESW8_MASK)
#define STCU2_MBELSW_MBESW9_MASK                 0x200u
#define STCU2_MBELSW_MBESW9_SHIFT                9u
#define STCU2_MBELSW_MBESW9_WIDTH                1u
#define STCU2_MBELSW_MBESW9(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW9_SHIFT))&STCU2_MBELSW_MBESW9_MASK)
#define STCU2_MBELSW_MBESW10_MASK                0x400u
#define STCU2_MBELSW_MBESW10_SHIFT               10u
#define STCU2_MBELSW_MBESW10_WIDTH               1u
#define STCU2_MBELSW_MBESW10(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW10_SHIFT))&STCU2_MBELSW_MBESW10_MASK)
#define STCU2_MBELSW_MBESW11_MASK                0x800u
#define STCU2_MBELSW_MBESW11_SHIFT               11u
#define STCU2_MBELSW_MBESW11_WIDTH               1u
#define STCU2_MBELSW_MBESW11(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW11_SHIFT))&STCU2_MBELSW_MBESW11_MASK)
#define STCU2_MBELSW_MBESW12_MASK                0x1000u
#define STCU2_MBELSW_MBESW12_SHIFT               12u
#define STCU2_MBELSW_MBESW12_WIDTH               1u
#define STCU2_MBELSW_MBESW12(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW12_SHIFT))&STCU2_MBELSW_MBESW12_MASK)
#define STCU2_MBELSW_MBESW13_MASK                0x2000u
#define STCU2_MBELSW_MBESW13_SHIFT               13u
#define STCU2_MBELSW_MBESW13_WIDTH               1u
#define STCU2_MBELSW_MBESW13(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW13_SHIFT))&STCU2_MBELSW_MBESW13_MASK)
#define STCU2_MBELSW_MBESW14_MASK                0x4000u
#define STCU2_MBELSW_MBESW14_SHIFT               14u
#define STCU2_MBELSW_MBESW14_WIDTH               1u
#define STCU2_MBELSW_MBESW14(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW14_SHIFT))&STCU2_MBELSW_MBESW14_MASK)
#define STCU2_MBELSW_MBESW15_MASK                0x8000u
#define STCU2_MBELSW_MBESW15_SHIFT               15u
#define STCU2_MBELSW_MBESW15_WIDTH               1u
#define STCU2_MBELSW_MBESW15(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW15_SHIFT))&STCU2_MBELSW_MBESW15_MASK)
#define STCU2_MBELSW_MBESW16_MASK                0x10000u
#define STCU2_MBELSW_MBESW16_SHIFT               16u
#define STCU2_MBELSW_MBESW16_WIDTH               1u
#define STCU2_MBELSW_MBESW16(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW16_SHIFT))&STCU2_MBELSW_MBESW16_MASK)
#define STCU2_MBELSW_MBESW17_MASK                0x20000u
#define STCU2_MBELSW_MBESW17_SHIFT               17u
#define STCU2_MBELSW_MBESW17_WIDTH               1u
#define STCU2_MBELSW_MBESW17(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW17_SHIFT))&STCU2_MBELSW_MBESW17_MASK)
#define STCU2_MBELSW_MBESW18_MASK                0x40000u
#define STCU2_MBELSW_MBESW18_SHIFT               18u
#define STCU2_MBELSW_MBESW18_WIDTH               1u
#define STCU2_MBELSW_MBESW18(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW18_SHIFT))&STCU2_MBELSW_MBESW18_MASK)
#define STCU2_MBELSW_MBESW19_MASK                0x80000u
#define STCU2_MBELSW_MBESW19_SHIFT               19u
#define STCU2_MBELSW_MBESW19_WIDTH               1u
#define STCU2_MBELSW_MBESW19(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW19_SHIFT))&STCU2_MBELSW_MBESW19_MASK)
#define STCU2_MBELSW_MBESW20_MASK                0x100000u
#define STCU2_MBELSW_MBESW20_SHIFT               20u
#define STCU2_MBELSW_MBESW20_WIDTH               1u
#define STCU2_MBELSW_MBESW20(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW20_SHIFT))&STCU2_MBELSW_MBESW20_MASK)
#define STCU2_MBELSW_MBESW21_MASK                0x200000u
#define STCU2_MBELSW_MBESW21_SHIFT               21u
#define STCU2_MBELSW_MBESW21_WIDTH               1u
#define STCU2_MBELSW_MBESW21(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW21_SHIFT))&STCU2_MBELSW_MBESW21_MASK)
#define STCU2_MBELSW_MBESW22_MASK                0x400000u
#define STCU2_MBELSW_MBESW22_SHIFT               22u
#define STCU2_MBELSW_MBESW22_WIDTH               1u
#define STCU2_MBELSW_MBESW22(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW22_SHIFT))&STCU2_MBELSW_MBESW22_MASK)
#define STCU2_MBELSW_MBESW23_MASK                0x800000u
#define STCU2_MBELSW_MBESW23_SHIFT               23u
#define STCU2_MBELSW_MBESW23_WIDTH               1u
#define STCU2_MBELSW_MBESW23(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW23_SHIFT))&STCU2_MBELSW_MBESW23_MASK)
#define STCU2_MBELSW_MBESW24_MASK                0x1000000u
#define STCU2_MBELSW_MBESW24_SHIFT               24u
#define STCU2_MBELSW_MBESW24_WIDTH               1u
#define STCU2_MBELSW_MBESW24(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW24_SHIFT))&STCU2_MBELSW_MBESW24_MASK)
#define STCU2_MBELSW_MBESW25_MASK                0x2000000u
#define STCU2_MBELSW_MBESW25_SHIFT               25u
#define STCU2_MBELSW_MBESW25_WIDTH               1u
#define STCU2_MBELSW_MBESW25(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW25_SHIFT))&STCU2_MBELSW_MBESW25_MASK)
#define STCU2_MBELSW_MBESW26_MASK                0x4000000u
#define STCU2_MBELSW_MBESW26_SHIFT               26u
#define STCU2_MBELSW_MBESW26_WIDTH               1u
#define STCU2_MBELSW_MBESW26(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW26_SHIFT))&STCU2_MBELSW_MBESW26_MASK)
#define STCU2_MBELSW_MBESW27_MASK                0x8000000u
#define STCU2_MBELSW_MBESW27_SHIFT               27u
#define STCU2_MBELSW_MBESW27_WIDTH               1u
#define STCU2_MBELSW_MBESW27(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW27_SHIFT))&STCU2_MBELSW_MBESW27_MASK)
#define STCU2_MBELSW_MBESW28_MASK                0x10000000u
#define STCU2_MBELSW_MBESW28_SHIFT               28u
#define STCU2_MBELSW_MBESW28_WIDTH               1u
#define STCU2_MBELSW_MBESW28(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW28_SHIFT))&STCU2_MBELSW_MBESW28_MASK)
#define STCU2_MBELSW_MBESW29_MASK                0x20000000u
#define STCU2_MBELSW_MBESW29_SHIFT               29u
#define STCU2_MBELSW_MBESW29_WIDTH               1u
#define STCU2_MBELSW_MBESW29(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW29_SHIFT))&STCU2_MBELSW_MBESW29_MASK)
#define STCU2_MBELSW_MBESW30_MASK                0x40000000u
#define STCU2_MBELSW_MBESW30_SHIFT               30u
#define STCU2_MBELSW_MBESW30_WIDTH               1u
#define STCU2_MBELSW_MBESW30(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW30_SHIFT))&STCU2_MBELSW_MBESW30_MASK)
#define STCU2_MBELSW_MBESW31_MASK                0x80000000u
#define STCU2_MBELSW_MBESW31_SHIFT               31u
#define STCU2_MBELSW_MBESW31_WIDTH               1u
#define STCU2_MBELSW_MBESW31(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBELSW_MBESW31_SHIFT))&STCU2_MBELSW_MBESW31_MASK)
/* MBEMSW Bit Fields */
#define STCU2_MBEMSW_MBESW32_MASK                0x1u
#define STCU2_MBEMSW_MBESW32_SHIFT               0u
#define STCU2_MBEMSW_MBESW32_WIDTH               1u
#define STCU2_MBEMSW_MBESW32(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW32_SHIFT))&STCU2_MBEMSW_MBESW32_MASK)
#define STCU2_MBEMSW_MBESW33_MASK                0x2u
#define STCU2_MBEMSW_MBESW33_SHIFT               1u
#define STCU2_MBEMSW_MBESW33_WIDTH               1u
#define STCU2_MBEMSW_MBESW33(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW33_SHIFT))&STCU2_MBEMSW_MBESW33_MASK)
#define STCU2_MBEMSW_MBESW34_MASK                0x4u
#define STCU2_MBEMSW_MBESW34_SHIFT               2u
#define STCU2_MBEMSW_MBESW34_WIDTH               1u
#define STCU2_MBEMSW_MBESW34(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW34_SHIFT))&STCU2_MBEMSW_MBESW34_MASK)
#define STCU2_MBEMSW_MBESW35_MASK                0x8u
#define STCU2_MBEMSW_MBESW35_SHIFT               3u
#define STCU2_MBEMSW_MBESW35_WIDTH               1u
#define STCU2_MBEMSW_MBESW35(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW35_SHIFT))&STCU2_MBEMSW_MBESW35_MASK)
#define STCU2_MBEMSW_MBESW36_MASK                0x10u
#define STCU2_MBEMSW_MBESW36_SHIFT               4u
#define STCU2_MBEMSW_MBESW36_WIDTH               1u
#define STCU2_MBEMSW_MBESW36(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW36_SHIFT))&STCU2_MBEMSW_MBESW36_MASK)
#define STCU2_MBEMSW_MBESW37_MASK                0x20u
#define STCU2_MBEMSW_MBESW37_SHIFT               5u
#define STCU2_MBEMSW_MBESW37_WIDTH               1u
#define STCU2_MBEMSW_MBESW37(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW37_SHIFT))&STCU2_MBEMSW_MBESW37_MASK)
#define STCU2_MBEMSW_MBESW38_MASK                0x40u
#define STCU2_MBEMSW_MBESW38_SHIFT               6u
#define STCU2_MBEMSW_MBESW38_WIDTH               1u
#define STCU2_MBEMSW_MBESW38(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW38_SHIFT))&STCU2_MBEMSW_MBESW38_MASK)
#define STCU2_MBEMSW_MBESW39_MASK                0x80u
#define STCU2_MBEMSW_MBESW39_SHIFT               7u
#define STCU2_MBEMSW_MBESW39_WIDTH               1u
#define STCU2_MBEMSW_MBESW39(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW39_SHIFT))&STCU2_MBEMSW_MBESW39_MASK)
#define STCU2_MBEMSW_MBESW40_MASK                0x100u
#define STCU2_MBEMSW_MBESW40_SHIFT               8u
#define STCU2_MBEMSW_MBESW40_WIDTH               1u
#define STCU2_MBEMSW_MBESW40(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW40_SHIFT))&STCU2_MBEMSW_MBESW40_MASK)
#define STCU2_MBEMSW_MBESW41_MASK                0x200u
#define STCU2_MBEMSW_MBESW41_SHIFT               9u
#define STCU2_MBEMSW_MBESW41_WIDTH               1u
#define STCU2_MBEMSW_MBESW41(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW41_SHIFT))&STCU2_MBEMSW_MBESW41_MASK)
#define STCU2_MBEMSW_MBESW42_MASK                0x400u
#define STCU2_MBEMSW_MBESW42_SHIFT               10u
#define STCU2_MBEMSW_MBESW42_WIDTH               1u
#define STCU2_MBEMSW_MBESW42(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW42_SHIFT))&STCU2_MBEMSW_MBESW42_MASK)
#define STCU2_MBEMSW_MBESW43_MASK                0x800u
#define STCU2_MBEMSW_MBESW43_SHIFT               11u
#define STCU2_MBEMSW_MBESW43_WIDTH               1u
#define STCU2_MBEMSW_MBESW43(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW43_SHIFT))&STCU2_MBEMSW_MBESW43_MASK)
#define STCU2_MBEMSW_MBESW44_MASK                0x1000u
#define STCU2_MBEMSW_MBESW44_SHIFT               12u
#define STCU2_MBEMSW_MBESW44_WIDTH               1u
#define STCU2_MBEMSW_MBESW44(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW44_SHIFT))&STCU2_MBEMSW_MBESW44_MASK)
#define STCU2_MBEMSW_MBESW45_MASK                0x2000u
#define STCU2_MBEMSW_MBESW45_SHIFT               13u
#define STCU2_MBEMSW_MBESW45_WIDTH               1u
#define STCU2_MBEMSW_MBESW45(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW45_SHIFT))&STCU2_MBEMSW_MBESW45_MASK)
#define STCU2_MBEMSW_MBESW46_MASK                0x4000u
#define STCU2_MBEMSW_MBESW46_SHIFT               14u
#define STCU2_MBEMSW_MBESW46_WIDTH               1u
#define STCU2_MBEMSW_MBESW46(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW46_SHIFT))&STCU2_MBEMSW_MBESW46_MASK)
#define STCU2_MBEMSW_MBESW47_MASK                0x8000u
#define STCU2_MBEMSW_MBESW47_SHIFT               15u
#define STCU2_MBEMSW_MBESW47_WIDTH               1u
#define STCU2_MBEMSW_MBESW47(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW47_SHIFT))&STCU2_MBEMSW_MBESW47_MASK)
#define STCU2_MBEMSW_MBESW48_MASK                0x10000u
#define STCU2_MBEMSW_MBESW48_SHIFT               16u
#define STCU2_MBEMSW_MBESW48_WIDTH               1u
#define STCU2_MBEMSW_MBESW48(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW48_SHIFT))&STCU2_MBEMSW_MBESW48_MASK)
#define STCU2_MBEMSW_MBESW49_MASK                0x20000u
#define STCU2_MBEMSW_MBESW49_SHIFT               17u
#define STCU2_MBEMSW_MBESW49_WIDTH               1u
#define STCU2_MBEMSW_MBESW49(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW49_SHIFT))&STCU2_MBEMSW_MBESW49_MASK)
#define STCU2_MBEMSW_MBESW50_MASK                0x40000u
#define STCU2_MBEMSW_MBESW50_SHIFT               18u
#define STCU2_MBEMSW_MBESW50_WIDTH               1u
#define STCU2_MBEMSW_MBESW50(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW50_SHIFT))&STCU2_MBEMSW_MBESW50_MASK)
#define STCU2_MBEMSW_MBESW51_MASK                0x80000u
#define STCU2_MBEMSW_MBESW51_SHIFT               19u
#define STCU2_MBEMSW_MBESW51_WIDTH               1u
#define STCU2_MBEMSW_MBESW51(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW51_SHIFT))&STCU2_MBEMSW_MBESW51_MASK)
#define STCU2_MBEMSW_MBESW52_MASK                0x100000u
#define STCU2_MBEMSW_MBESW52_SHIFT               20u
#define STCU2_MBEMSW_MBESW52_WIDTH               1u
#define STCU2_MBEMSW_MBESW52(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW52_SHIFT))&STCU2_MBEMSW_MBESW52_MASK)
#define STCU2_MBEMSW_MBESW53_MASK                0x200000u
#define STCU2_MBEMSW_MBESW53_SHIFT               21u
#define STCU2_MBEMSW_MBESW53_WIDTH               1u
#define STCU2_MBEMSW_MBESW53(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW53_SHIFT))&STCU2_MBEMSW_MBESW53_MASK)
#define STCU2_MBEMSW_MBESW54_MASK                0x400000u
#define STCU2_MBEMSW_MBESW54_SHIFT               22u
#define STCU2_MBEMSW_MBESW54_WIDTH               1u
#define STCU2_MBEMSW_MBESW54(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW54_SHIFT))&STCU2_MBEMSW_MBESW54_MASK)
#define STCU2_MBEMSW_MBESW55_MASK                0x800000u
#define STCU2_MBEMSW_MBESW55_SHIFT               23u
#define STCU2_MBEMSW_MBESW55_WIDTH               1u
#define STCU2_MBEMSW_MBESW55(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW55_SHIFT))&STCU2_MBEMSW_MBESW55_MASK)
#define STCU2_MBEMSW_MBESW56_MASK                0x1000000u
#define STCU2_MBEMSW_MBESW56_SHIFT               24u
#define STCU2_MBEMSW_MBESW56_WIDTH               1u
#define STCU2_MBEMSW_MBESW56(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW56_SHIFT))&STCU2_MBEMSW_MBESW56_MASK)
#define STCU2_MBEMSW_MBESW57_MASK                0x2000000u
#define STCU2_MBEMSW_MBESW57_SHIFT               25u
#define STCU2_MBEMSW_MBESW57_WIDTH               1u
#define STCU2_MBEMSW_MBESW57(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW57_SHIFT))&STCU2_MBEMSW_MBESW57_MASK)
#define STCU2_MBEMSW_MBESW58_MASK                0x4000000u
#define STCU2_MBEMSW_MBESW58_SHIFT               26u
#define STCU2_MBEMSW_MBESW58_WIDTH               1u
#define STCU2_MBEMSW_MBESW58(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW58_SHIFT))&STCU2_MBEMSW_MBESW58_MASK)
#define STCU2_MBEMSW_MBESW59_MASK                0x8000000u
#define STCU2_MBEMSW_MBESW59_SHIFT               27u
#define STCU2_MBEMSW_MBESW59_WIDTH               1u
#define STCU2_MBEMSW_MBESW59(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW59_SHIFT))&STCU2_MBEMSW_MBESW59_MASK)
#define STCU2_MBEMSW_MBESW60_MASK                0x10000000u
#define STCU2_MBEMSW_MBESW60_SHIFT               28u
#define STCU2_MBEMSW_MBESW60_WIDTH               1u
#define STCU2_MBEMSW_MBESW60(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW60_SHIFT))&STCU2_MBEMSW_MBESW60_MASK)
#define STCU2_MBEMSW_MBESW61_MASK                0x20000000u
#define STCU2_MBEMSW_MBESW61_SHIFT               29u
#define STCU2_MBEMSW_MBESW61_WIDTH               1u
#define STCU2_MBEMSW_MBESW61(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW61_SHIFT))&STCU2_MBEMSW_MBESW61_MASK)
#define STCU2_MBEMSW_MBESW62_MASK                0x40000000u
#define STCU2_MBEMSW_MBESW62_SHIFT               30u
#define STCU2_MBEMSW_MBESW62_WIDTH               1u
#define STCU2_MBEMSW_MBESW62(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW62_SHIFT))&STCU2_MBEMSW_MBESW62_MASK)
#define STCU2_MBEMSW_MBESW63_MASK                0x80000000u
#define STCU2_MBEMSW_MBESW63_SHIFT               31u
#define STCU2_MBEMSW_MBESW63_WIDTH               1u
#define STCU2_MBEMSW_MBESW63(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEMSW_MBESW63_SHIFT))&STCU2_MBEMSW_MBESW63_MASK)
/* MBEHSW Bit Fields */
#define STCU2_MBEHSW_MBESW64_MASK                0x1u
#define STCU2_MBEHSW_MBESW64_SHIFT               0u
#define STCU2_MBEHSW_MBESW64_WIDTH               1u
#define STCU2_MBEHSW_MBESW64(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBEHSW_MBESW64_SHIFT))&STCU2_MBEHSW_MBESW64_MASK)
/* MBUFML Bit Fields */
#define STCU2_MBUFML_MBUFM0_MASK                 0x1u
#define STCU2_MBUFML_MBUFM0_SHIFT                0u
#define STCU2_MBUFML_MBUFM0_WIDTH                1u
#define STCU2_MBUFML_MBUFM0(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM0_SHIFT))&STCU2_MBUFML_MBUFM0_MASK)
#define STCU2_MBUFML_MBUFM1_MASK                 0x2u
#define STCU2_MBUFML_MBUFM1_SHIFT                1u
#define STCU2_MBUFML_MBUFM1_WIDTH                1u
#define STCU2_MBUFML_MBUFM1(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM1_SHIFT))&STCU2_MBUFML_MBUFM1_MASK)
#define STCU2_MBUFML_MBUFM2_MASK                 0x4u
#define STCU2_MBUFML_MBUFM2_SHIFT                2u
#define STCU2_MBUFML_MBUFM2_WIDTH                1u
#define STCU2_MBUFML_MBUFM2(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM2_SHIFT))&STCU2_MBUFML_MBUFM2_MASK)
#define STCU2_MBUFML_MBUFM3_MASK                 0x8u
#define STCU2_MBUFML_MBUFM3_SHIFT                3u
#define STCU2_MBUFML_MBUFM3_WIDTH                1u
#define STCU2_MBUFML_MBUFM3(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM3_SHIFT))&STCU2_MBUFML_MBUFM3_MASK)
#define STCU2_MBUFML_MBUFM4_MASK                 0x10u
#define STCU2_MBUFML_MBUFM4_SHIFT                4u
#define STCU2_MBUFML_MBUFM4_WIDTH                1u
#define STCU2_MBUFML_MBUFM4(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM4_SHIFT))&STCU2_MBUFML_MBUFM4_MASK)
#define STCU2_MBUFML_MBUFM5_MASK                 0x20u
#define STCU2_MBUFML_MBUFM5_SHIFT                5u
#define STCU2_MBUFML_MBUFM5_WIDTH                1u
#define STCU2_MBUFML_MBUFM5(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM5_SHIFT))&STCU2_MBUFML_MBUFM5_MASK)
#define STCU2_MBUFML_MBUFM6_MASK                 0x40u
#define STCU2_MBUFML_MBUFM6_SHIFT                6u
#define STCU2_MBUFML_MBUFM6_WIDTH                1u
#define STCU2_MBUFML_MBUFM6(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM6_SHIFT))&STCU2_MBUFML_MBUFM6_MASK)
#define STCU2_MBUFML_MBUFM7_MASK                 0x80u
#define STCU2_MBUFML_MBUFM7_SHIFT                7u
#define STCU2_MBUFML_MBUFM7_WIDTH                1u
#define STCU2_MBUFML_MBUFM7(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM7_SHIFT))&STCU2_MBUFML_MBUFM7_MASK)
#define STCU2_MBUFML_MBUFM8_MASK                 0x100u
#define STCU2_MBUFML_MBUFM8_SHIFT                8u
#define STCU2_MBUFML_MBUFM8_WIDTH                1u
#define STCU2_MBUFML_MBUFM8(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM8_SHIFT))&STCU2_MBUFML_MBUFM8_MASK)
#define STCU2_MBUFML_MBUFM9_MASK                 0x200u
#define STCU2_MBUFML_MBUFM9_SHIFT                9u
#define STCU2_MBUFML_MBUFM9_WIDTH                1u
#define STCU2_MBUFML_MBUFM9(x)                   (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM9_SHIFT))&STCU2_MBUFML_MBUFM9_MASK)
#define STCU2_MBUFML_MBUFM10_MASK                0x400u
#define STCU2_MBUFML_MBUFM10_SHIFT               10u
#define STCU2_MBUFML_MBUFM10_WIDTH               1u
#define STCU2_MBUFML_MBUFM10(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM10_SHIFT))&STCU2_MBUFML_MBUFM10_MASK)
#define STCU2_MBUFML_MBUFM11_MASK                0x800u
#define STCU2_MBUFML_MBUFM11_SHIFT               11u
#define STCU2_MBUFML_MBUFM11_WIDTH               1u
#define STCU2_MBUFML_MBUFM11(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM11_SHIFT))&STCU2_MBUFML_MBUFM11_MASK)
#define STCU2_MBUFML_MBUFM12_MASK                0x1000u
#define STCU2_MBUFML_MBUFM12_SHIFT               12u
#define STCU2_MBUFML_MBUFM12_WIDTH               1u
#define STCU2_MBUFML_MBUFM12(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM12_SHIFT))&STCU2_MBUFML_MBUFM12_MASK)
#define STCU2_MBUFML_MBUFM13_MASK                0x2000u
#define STCU2_MBUFML_MBUFM13_SHIFT               13u
#define STCU2_MBUFML_MBUFM13_WIDTH               1u
#define STCU2_MBUFML_MBUFM13(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM13_SHIFT))&STCU2_MBUFML_MBUFM13_MASK)
#define STCU2_MBUFML_MBUFM14_MASK                0x4000u
#define STCU2_MBUFML_MBUFM14_SHIFT               14u
#define STCU2_MBUFML_MBUFM14_WIDTH               1u
#define STCU2_MBUFML_MBUFM14(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM14_SHIFT))&STCU2_MBUFML_MBUFM14_MASK)
#define STCU2_MBUFML_MBUFM15_MASK                0x8000u
#define STCU2_MBUFML_MBUFM15_SHIFT               15u
#define STCU2_MBUFML_MBUFM15_WIDTH               1u
#define STCU2_MBUFML_MBUFM15(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM15_SHIFT))&STCU2_MBUFML_MBUFM15_MASK)
#define STCU2_MBUFML_MBUFM16_MASK                0x10000u
#define STCU2_MBUFML_MBUFM16_SHIFT               16u
#define STCU2_MBUFML_MBUFM16_WIDTH               1u
#define STCU2_MBUFML_MBUFM16(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM16_SHIFT))&STCU2_MBUFML_MBUFM16_MASK)
#define STCU2_MBUFML_MBUFM17_MASK                0x20000u
#define STCU2_MBUFML_MBUFM17_SHIFT               17u
#define STCU2_MBUFML_MBUFM17_WIDTH               1u
#define STCU2_MBUFML_MBUFM17(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM17_SHIFT))&STCU2_MBUFML_MBUFM17_MASK)
#define STCU2_MBUFML_MBUFM18_MASK                0x40000u
#define STCU2_MBUFML_MBUFM18_SHIFT               18u
#define STCU2_MBUFML_MBUFM18_WIDTH               1u
#define STCU2_MBUFML_MBUFM18(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM18_SHIFT))&STCU2_MBUFML_MBUFM18_MASK)
#define STCU2_MBUFML_MBUFM19_MASK                0x80000u
#define STCU2_MBUFML_MBUFM19_SHIFT               19u
#define STCU2_MBUFML_MBUFM19_WIDTH               1u
#define STCU2_MBUFML_MBUFM19(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM19_SHIFT))&STCU2_MBUFML_MBUFM19_MASK)
#define STCU2_MBUFML_MBUFM20_MASK                0x100000u
#define STCU2_MBUFML_MBUFM20_SHIFT               20u
#define STCU2_MBUFML_MBUFM20_WIDTH               1u
#define STCU2_MBUFML_MBUFM20(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM20_SHIFT))&STCU2_MBUFML_MBUFM20_MASK)
#define STCU2_MBUFML_MBUFM21_MASK                0x200000u
#define STCU2_MBUFML_MBUFM21_SHIFT               21u
#define STCU2_MBUFML_MBUFM21_WIDTH               1u
#define STCU2_MBUFML_MBUFM21(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM21_SHIFT))&STCU2_MBUFML_MBUFM21_MASK)
#define STCU2_MBUFML_MBUFM22_MASK                0x400000u
#define STCU2_MBUFML_MBUFM22_SHIFT               22u
#define STCU2_MBUFML_MBUFM22_WIDTH               1u
#define STCU2_MBUFML_MBUFM22(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM22_SHIFT))&STCU2_MBUFML_MBUFM22_MASK)
#define STCU2_MBUFML_MBUFM23_MASK                0x800000u
#define STCU2_MBUFML_MBUFM23_SHIFT               23u
#define STCU2_MBUFML_MBUFM23_WIDTH               1u
#define STCU2_MBUFML_MBUFM23(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM23_SHIFT))&STCU2_MBUFML_MBUFM23_MASK)
#define STCU2_MBUFML_MBUFM24_MASK                0x1000000u
#define STCU2_MBUFML_MBUFM24_SHIFT               24u
#define STCU2_MBUFML_MBUFM24_WIDTH               1u
#define STCU2_MBUFML_MBUFM24(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM24_SHIFT))&STCU2_MBUFML_MBUFM24_MASK)
#define STCU2_MBUFML_MBUFM25_MASK                0x2000000u
#define STCU2_MBUFML_MBUFM25_SHIFT               25u
#define STCU2_MBUFML_MBUFM25_WIDTH               1u
#define STCU2_MBUFML_MBUFM25(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM25_SHIFT))&STCU2_MBUFML_MBUFM25_MASK)
#define STCU2_MBUFML_MBUFM26_MASK                0x4000000u
#define STCU2_MBUFML_MBUFM26_SHIFT               26u
#define STCU2_MBUFML_MBUFM26_WIDTH               1u
#define STCU2_MBUFML_MBUFM26(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM26_SHIFT))&STCU2_MBUFML_MBUFM26_MASK)
#define STCU2_MBUFML_MBUFM27_MASK                0x8000000u
#define STCU2_MBUFML_MBUFM27_SHIFT               27u
#define STCU2_MBUFML_MBUFM27_WIDTH               1u
#define STCU2_MBUFML_MBUFM27(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM27_SHIFT))&STCU2_MBUFML_MBUFM27_MASK)
#define STCU2_MBUFML_MBUFM28_MASK                0x10000000u
#define STCU2_MBUFML_MBUFM28_SHIFT               28u
#define STCU2_MBUFML_MBUFM28_WIDTH               1u
#define STCU2_MBUFML_MBUFM28(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM28_SHIFT))&STCU2_MBUFML_MBUFM28_MASK)
#define STCU2_MBUFML_MBUFM29_MASK                0x20000000u
#define STCU2_MBUFML_MBUFM29_SHIFT               29u
#define STCU2_MBUFML_MBUFM29_WIDTH               1u
#define STCU2_MBUFML_MBUFM29(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM29_SHIFT))&STCU2_MBUFML_MBUFM29_MASK)
#define STCU2_MBUFML_MBUFM30_MASK                0x40000000u
#define STCU2_MBUFML_MBUFM30_SHIFT               30u
#define STCU2_MBUFML_MBUFM30_WIDTH               1u
#define STCU2_MBUFML_MBUFM30(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM30_SHIFT))&STCU2_MBUFML_MBUFM30_MASK)
#define STCU2_MBUFML_MBUFM31_MASK                0x80000000u
#define STCU2_MBUFML_MBUFM31_SHIFT               31u
#define STCU2_MBUFML_MBUFM31_WIDTH               1u
#define STCU2_MBUFML_MBUFM31(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFML_MBUFM31_SHIFT))&STCU2_MBUFML_MBUFM31_MASK)
/* MBUFMM Bit Fields */
#define STCU2_MBUFMM_MBUFM32_MASK                0x1u
#define STCU2_MBUFMM_MBUFM32_SHIFT               0u
#define STCU2_MBUFMM_MBUFM32_WIDTH               1u
#define STCU2_MBUFMM_MBUFM32(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM32_SHIFT))&STCU2_MBUFMM_MBUFM32_MASK)
#define STCU2_MBUFMM_MBUFM33_MASK                0x2u
#define STCU2_MBUFMM_MBUFM33_SHIFT               1u
#define STCU2_MBUFMM_MBUFM33_WIDTH               1u
#define STCU2_MBUFMM_MBUFM33(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM33_SHIFT))&STCU2_MBUFMM_MBUFM33_MASK)
#define STCU2_MBUFMM_MBUFM34_MASK                0x4u
#define STCU2_MBUFMM_MBUFM34_SHIFT               2u
#define STCU2_MBUFMM_MBUFM34_WIDTH               1u
#define STCU2_MBUFMM_MBUFM34(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM34_SHIFT))&STCU2_MBUFMM_MBUFM34_MASK)
#define STCU2_MBUFMM_MBUFM35_MASK                0x8u
#define STCU2_MBUFMM_MBUFM35_SHIFT               3u
#define STCU2_MBUFMM_MBUFM35_WIDTH               1u
#define STCU2_MBUFMM_MBUFM35(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM35_SHIFT))&STCU2_MBUFMM_MBUFM35_MASK)
#define STCU2_MBUFMM_MBUFM36_MASK                0x10u
#define STCU2_MBUFMM_MBUFM36_SHIFT               4u
#define STCU2_MBUFMM_MBUFM36_WIDTH               1u
#define STCU2_MBUFMM_MBUFM36(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM36_SHIFT))&STCU2_MBUFMM_MBUFM36_MASK)
#define STCU2_MBUFMM_MBUFM37_MASK                0x20u
#define STCU2_MBUFMM_MBUFM37_SHIFT               5u
#define STCU2_MBUFMM_MBUFM37_WIDTH               1u
#define STCU2_MBUFMM_MBUFM37(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM37_SHIFT))&STCU2_MBUFMM_MBUFM37_MASK)
#define STCU2_MBUFMM_MBUFM38_MASK                0x40u
#define STCU2_MBUFMM_MBUFM38_SHIFT               6u
#define STCU2_MBUFMM_MBUFM38_WIDTH               1u
#define STCU2_MBUFMM_MBUFM38(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM38_SHIFT))&STCU2_MBUFMM_MBUFM38_MASK)
#define STCU2_MBUFMM_MBUFM39_MASK                0x80u
#define STCU2_MBUFMM_MBUFM39_SHIFT               7u
#define STCU2_MBUFMM_MBUFM39_WIDTH               1u
#define STCU2_MBUFMM_MBUFM39(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM39_SHIFT))&STCU2_MBUFMM_MBUFM39_MASK)
#define STCU2_MBUFMM_MBUFM40_MASK                0x100u
#define STCU2_MBUFMM_MBUFM40_SHIFT               8u
#define STCU2_MBUFMM_MBUFM40_WIDTH               1u
#define STCU2_MBUFMM_MBUFM40(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM40_SHIFT))&STCU2_MBUFMM_MBUFM40_MASK)
#define STCU2_MBUFMM_MBUFM41_MASK                0x200u
#define STCU2_MBUFMM_MBUFM41_SHIFT               9u
#define STCU2_MBUFMM_MBUFM41_WIDTH               1u
#define STCU2_MBUFMM_MBUFM41(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM41_SHIFT))&STCU2_MBUFMM_MBUFM41_MASK)
#define STCU2_MBUFMM_MBUFM42_MASK                0x400u
#define STCU2_MBUFMM_MBUFM42_SHIFT               10u
#define STCU2_MBUFMM_MBUFM42_WIDTH               1u
#define STCU2_MBUFMM_MBUFM42(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM42_SHIFT))&STCU2_MBUFMM_MBUFM42_MASK)
#define STCU2_MBUFMM_MBUFM43_MASK                0x800u
#define STCU2_MBUFMM_MBUFM43_SHIFT               11u
#define STCU2_MBUFMM_MBUFM43_WIDTH               1u
#define STCU2_MBUFMM_MBUFM43(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM43_SHIFT))&STCU2_MBUFMM_MBUFM43_MASK)
#define STCU2_MBUFMM_MBUFM44_MASK                0x1000u
#define STCU2_MBUFMM_MBUFM44_SHIFT               12u
#define STCU2_MBUFMM_MBUFM44_WIDTH               1u
#define STCU2_MBUFMM_MBUFM44(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM44_SHIFT))&STCU2_MBUFMM_MBUFM44_MASK)
#define STCU2_MBUFMM_MBUFM45_MASK                0x2000u
#define STCU2_MBUFMM_MBUFM45_SHIFT               13u
#define STCU2_MBUFMM_MBUFM45_WIDTH               1u
#define STCU2_MBUFMM_MBUFM45(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM45_SHIFT))&STCU2_MBUFMM_MBUFM45_MASK)
#define STCU2_MBUFMM_MBUFM46_MASK                0x4000u
#define STCU2_MBUFMM_MBUFM46_SHIFT               14u
#define STCU2_MBUFMM_MBUFM46_WIDTH               1u
#define STCU2_MBUFMM_MBUFM46(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM46_SHIFT))&STCU2_MBUFMM_MBUFM46_MASK)
#define STCU2_MBUFMM_MBUFM47_MASK                0x8000u
#define STCU2_MBUFMM_MBUFM47_SHIFT               15u
#define STCU2_MBUFMM_MBUFM47_WIDTH               1u
#define STCU2_MBUFMM_MBUFM47(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM47_SHIFT))&STCU2_MBUFMM_MBUFM47_MASK)
#define STCU2_MBUFMM_MBUFM48_MASK                0x10000u
#define STCU2_MBUFMM_MBUFM48_SHIFT               16u
#define STCU2_MBUFMM_MBUFM48_WIDTH               1u
#define STCU2_MBUFMM_MBUFM48(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM48_SHIFT))&STCU2_MBUFMM_MBUFM48_MASK)
#define STCU2_MBUFMM_MBUFM49_MASK                0x20000u
#define STCU2_MBUFMM_MBUFM49_SHIFT               17u
#define STCU2_MBUFMM_MBUFM49_WIDTH               1u
#define STCU2_MBUFMM_MBUFM49(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM49_SHIFT))&STCU2_MBUFMM_MBUFM49_MASK)
#define STCU2_MBUFMM_MBUFM50_MASK                0x40000u
#define STCU2_MBUFMM_MBUFM50_SHIFT               18u
#define STCU2_MBUFMM_MBUFM50_WIDTH               1u
#define STCU2_MBUFMM_MBUFM50(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM50_SHIFT))&STCU2_MBUFMM_MBUFM50_MASK)
#define STCU2_MBUFMM_MBUFM51_MASK                0x80000u
#define STCU2_MBUFMM_MBUFM51_SHIFT               19u
#define STCU2_MBUFMM_MBUFM51_WIDTH               1u
#define STCU2_MBUFMM_MBUFM51(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM51_SHIFT))&STCU2_MBUFMM_MBUFM51_MASK)
#define STCU2_MBUFMM_MBUFM52_MASK                0x100000u
#define STCU2_MBUFMM_MBUFM52_SHIFT               20u
#define STCU2_MBUFMM_MBUFM52_WIDTH               1u
#define STCU2_MBUFMM_MBUFM52(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM52_SHIFT))&STCU2_MBUFMM_MBUFM52_MASK)
#define STCU2_MBUFMM_MBUFM53_MASK                0x200000u
#define STCU2_MBUFMM_MBUFM53_SHIFT               21u
#define STCU2_MBUFMM_MBUFM53_WIDTH               1u
#define STCU2_MBUFMM_MBUFM53(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM53_SHIFT))&STCU2_MBUFMM_MBUFM53_MASK)
#define STCU2_MBUFMM_MBUFM54_MASK                0x400000u
#define STCU2_MBUFMM_MBUFM54_SHIFT               22u
#define STCU2_MBUFMM_MBUFM54_WIDTH               1u
#define STCU2_MBUFMM_MBUFM54(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM54_SHIFT))&STCU2_MBUFMM_MBUFM54_MASK)
#define STCU2_MBUFMM_MBUFM55_MASK                0x800000u
#define STCU2_MBUFMM_MBUFM55_SHIFT               23u
#define STCU2_MBUFMM_MBUFM55_WIDTH               1u
#define STCU2_MBUFMM_MBUFM55(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM55_SHIFT))&STCU2_MBUFMM_MBUFM55_MASK)
#define STCU2_MBUFMM_MBUFM56_MASK                0x1000000u
#define STCU2_MBUFMM_MBUFM56_SHIFT               24u
#define STCU2_MBUFMM_MBUFM56_WIDTH               1u
#define STCU2_MBUFMM_MBUFM56(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM56_SHIFT))&STCU2_MBUFMM_MBUFM56_MASK)
#define STCU2_MBUFMM_MBUFM57_MASK                0x2000000u
#define STCU2_MBUFMM_MBUFM57_SHIFT               25u
#define STCU2_MBUFMM_MBUFM57_WIDTH               1u
#define STCU2_MBUFMM_MBUFM57(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM57_SHIFT))&STCU2_MBUFMM_MBUFM57_MASK)
#define STCU2_MBUFMM_MBUFM58_MASK                0x4000000u
#define STCU2_MBUFMM_MBUFM58_SHIFT               26u
#define STCU2_MBUFMM_MBUFM58_WIDTH               1u
#define STCU2_MBUFMM_MBUFM58(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM58_SHIFT))&STCU2_MBUFMM_MBUFM58_MASK)
#define STCU2_MBUFMM_MBUFM59_MASK                0x8000000u
#define STCU2_MBUFMM_MBUFM59_SHIFT               27u
#define STCU2_MBUFMM_MBUFM59_WIDTH               1u
#define STCU2_MBUFMM_MBUFM59(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM59_SHIFT))&STCU2_MBUFMM_MBUFM59_MASK)
#define STCU2_MBUFMM_MBUFM60_MASK                0x10000000u
#define STCU2_MBUFMM_MBUFM60_SHIFT               28u
#define STCU2_MBUFMM_MBUFM60_WIDTH               1u
#define STCU2_MBUFMM_MBUFM60(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM60_SHIFT))&STCU2_MBUFMM_MBUFM60_MASK)
#define STCU2_MBUFMM_MBUFM61_MASK                0x20000000u
#define STCU2_MBUFMM_MBUFM61_SHIFT               29u
#define STCU2_MBUFMM_MBUFM61_WIDTH               1u
#define STCU2_MBUFMM_MBUFM61(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM61_SHIFT))&STCU2_MBUFMM_MBUFM61_MASK)
#define STCU2_MBUFMM_MBUFM62_MASK                0x40000000u
#define STCU2_MBUFMM_MBUFM62_SHIFT               30u
#define STCU2_MBUFMM_MBUFM62_WIDTH               1u
#define STCU2_MBUFMM_MBUFM62(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM62_SHIFT))&STCU2_MBUFMM_MBUFM62_MASK)
#define STCU2_MBUFMM_MBUFM63_MASK                0x80000000u
#define STCU2_MBUFMM_MBUFM63_SHIFT               31u
#define STCU2_MBUFMM_MBUFM63_WIDTH               1u
#define STCU2_MBUFMM_MBUFM63(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMM_MBUFM63_SHIFT))&STCU2_MBUFMM_MBUFM63_MASK)
/* MBUFMH Bit Fields */
#define STCU2_MBUFMH_MBUFM64_MASK                0x1u
#define STCU2_MBUFMH_MBUFM64_SHIFT               0u
#define STCU2_MBUFMH_MBUFM64_WIDTH               1u
#define STCU2_MBUFMH_MBUFM64(x)                  (((uint32_t)(((uint32_t)(x))<<STCU2_MBUFMH_MBUFM64_SHIFT))&STCU2_MBUFMH_MBUFM64_MASK)
/* LB_CTRL Bit Fields */
#define STCU2_LB_CTRL_CWS_MASK                   0x7u
#define STCU2_LB_CTRL_CWS_SHIFT                  0u
#define STCU2_LB_CTRL_CWS_WIDTH                  3u
#define STCU2_LB_CTRL_CWS(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_CWS_SHIFT))&STCU2_LB_CTRL_CWS_MASK)
#define STCU2_LB_CTRL_PFT_MASK                   0x8u
#define STCU2_LB_CTRL_PFT_SHIFT                  3u
#define STCU2_LB_CTRL_PFT_WIDTH                  1u
#define STCU2_LB_CTRL_PFT(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_PFT_SHIFT))&STCU2_LB_CTRL_PFT_MASK)
#define STCU2_LB_CTRL_SCEN_ON_MASK               0xF00u
#define STCU2_LB_CTRL_SCEN_ON_SHIFT              8u
#define STCU2_LB_CTRL_SCEN_ON_WIDTH              4u
#define STCU2_LB_CTRL_SCEN_ON(x)                 (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_SCEN_ON_SHIFT))&STCU2_LB_CTRL_SCEN_ON_MASK)
#define STCU2_LB_CTRL_SCEN_OFF_MASK              0xF000u
#define STCU2_LB_CTRL_SCEN_OFF_SHIFT             12u
#define STCU2_LB_CTRL_SCEN_OFF_WIDTH             4u
#define STCU2_LB_CTRL_SCEN_OFF(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_SCEN_OFF_SHIFT))&STCU2_LB_CTRL_SCEN_OFF_MASK)
#define STCU2_LB_CTRL_SHS_MASK                   0x70000u
#define STCU2_LB_CTRL_SHS_SHIFT                  16u
#define STCU2_LB_CTRL_SHS_WIDTH                  3u
#define STCU2_LB_CTRL_SHS(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_SHS_SHIFT))&STCU2_LB_CTRL_SHS_MASK)
#define STCU2_LB_CTRL_PTR_MASK                   0x7F000000u
#define STCU2_LB_CTRL_PTR_SHIFT                  24u
#define STCU2_LB_CTRL_PTR_WIDTH                  7u
#define STCU2_LB_CTRL_PTR(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_PTR_SHIFT))&STCU2_LB_CTRL_PTR_MASK)
#define STCU2_LB_CTRL_CSM_MASK                   0x80000000u
#define STCU2_LB_CTRL_CSM_SHIFT                  31u
#define STCU2_LB_CTRL_CSM_WIDTH                  1u
#define STCU2_LB_CTRL_CSM(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_LB_CTRL_CSM_SHIFT))&STCU2_LB_CTRL_CSM_MASK)
/* LB_PCS Bit Fields */
#define STCU2_LB_PCS_PCS_MASK                    0x3FFFFFFu
#define STCU2_LB_PCS_PCS_SHIFT                   0u
#define STCU2_LB_PCS_PCS_WIDTH                   26u
#define STCU2_LB_PCS_PCS(x)                      (((uint32_t)(((uint32_t)(x))<<STCU2_LB_PCS_PCS_SHIFT))&STCU2_LB_PCS_PCS_MASK)
/* LB_MISREL Bit Fields */
#define STCU2_LB_MISREL_MISREx_MASK              0xFFFFFFFFu
#define STCU2_LB_MISREL_MISREx_SHIFT             0u
#define STCU2_LB_MISREL_MISREx_WIDTH             32u
#define STCU2_LB_MISREL_MISREx(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISREL_MISREx_SHIFT))&STCU2_LB_MISREL_MISREx_MASK)
/* LB_MISREH Bit Fields */
#define STCU2_LB_MISREH_MISREx_MASK              0xFFFFFFFFu
#define STCU2_LB_MISREH_MISREx_SHIFT             0u
#define STCU2_LB_MISREH_MISREx_WIDTH             32u
#define STCU2_LB_MISREH_MISREx(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISREH_MISREx_SHIFT))&STCU2_LB_MISREH_MISREx_MASK)
/* LB_MISRRL Bit Fields */
#define STCU2_LB_MISRRL_MISRRx_MASK              0xFFFFFFFFu
#define STCU2_LB_MISRRL_MISRRx_SHIFT             0u
#define STCU2_LB_MISRRL_MISRRx_WIDTH             32u
#define STCU2_LB_MISRRL_MISRRx(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISRRL_MISRRx_SHIFT))&STCU2_LB_MISRRL_MISRRx_MASK)
/* LB_MISRRH Bit Fields */
#define STCU2_LB_MISRRH_MISRRx_MASK              0xFFFFFFFFu
#define STCU2_LB_MISRRH_MISRRx_SHIFT             0u
#define STCU2_LB_MISRRH_MISRRx_WIDTH             32u
#define STCU2_LB_MISRRH_MISRRx(x)                (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISRRH_MISRRx_SHIFT))&STCU2_LB_MISRRH_MISRRx_MASK)
/* LB_MISRELSW Bit Fields */
#define STCU2_LB_MISRELSW_MISRESWx_MASK          0xFFFFFFFFu
#define STCU2_LB_MISRELSW_MISRESWx_SHIFT         0u
#define STCU2_LB_MISRELSW_MISRESWx_WIDTH         32u
#define STCU2_LB_MISRELSW_MISRESWx(x)            (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISRELSW_MISRESWx_SHIFT))&STCU2_LB_MISRELSW_MISRESWx_MASK)
/* LB_MISREHSW Bit Fields */
#define STCU2_LB_MISREHSW_MISRESWx_MASK          0xFFFFFFFFu
#define STCU2_LB_MISREHSW_MISRESWx_SHIFT         0u
#define STCU2_LB_MISREHSW_MISRESWx_WIDTH         32u
#define STCU2_LB_MISREHSW_MISRESWx(x)            (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISREHSW_MISRESWx_SHIFT))&STCU2_LB_MISREHSW_MISRESWx_MASK)
/* LB_MISRRLSW Bit Fields */
#define STCU2_LB_MISRRLSW_MISRRSWx_MASK          0xFFFFFFFFu
#define STCU2_LB_MISRRLSW_MISRRSWx_SHIFT         0u
#define STCU2_LB_MISRRLSW_MISRRSWx_WIDTH         32u
#define STCU2_LB_MISRRLSW_MISRRSWx(x)            (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISRRLSW_MISRRSWx_SHIFT))&STCU2_LB_MISRRLSW_MISRRSWx_MASK)
/* LB_MISRRHSW Bit Fields */
#define STCU2_LB_MISRRHSW_MISRRSWx_MASK          0xFFFFFFFFu
#define STCU2_LB_MISRRHSW_MISRRSWx_SHIFT         0u
#define STCU2_LB_MISRRHSW_MISRRSWx_WIDTH         32u
#define STCU2_LB_MISRRHSW_MISRRSWx(x)            (((uint32_t)(((uint32_t)(x))<<STCU2_LB_MISRRHSW_MISRRSWx_SHIFT))&STCU2_LB_MISRRHSW_MISRRSWx_MASK)
/* MB_CTRL Bit Fields */
#define STCU2_MB_CTRL_PTR_MASK                   0x7F000000u
#define STCU2_MB_CTRL_PTR_SHIFT                  24u
#define STCU2_MB_CTRL_PTR_WIDTH                  7u
#define STCU2_MB_CTRL_PTR(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_MB_CTRL_PTR_SHIFT))&STCU2_MB_CTRL_PTR_MASK)
#define STCU2_MB_CTRL_CSM_MASK                   0x80000000u
#define STCU2_MB_CTRL_CSM_SHIFT                  31u
#define STCU2_MB_CTRL_CSM_WIDTH                  1u
#define STCU2_MB_CTRL_CSM(x)                     (((uint32_t)(((uint32_t)(x))<<STCU2_MB_CTRL_CSM_SHIFT))&STCU2_MB_CTRL_CSM_MASK)

/*!
 * @}
 */ /* end of group STCU2_Register_Masks */


/*!
 * @}
 */ /* end of group STCU2_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- STM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup STM_Peripheral_Access_Layer STM Peripheral Access Layer
 * @{
 */


/** STM - Size of Registers Arrays */
#define STM_CHANNEL_COUNT                        4u

/** STM - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR;                                /**< STM Control Register, offset: 0x0 */
  __IO uint32_t CNT;                               /**< STM Count Register, offset: 0x4 */
       uint8_t RESERVED_0[8];
  struct {                                         /* offset: 0x10, array step: 0x10 */
    __IO uint32_t CCR;                               /**< STM Channel Control Register, array offset: 0x10, array step: 0x10 */
    __IO uint32_t CIR;                               /**< STM Channel Interrupt Register, array offset: 0x14, array step: 0x10 */
    __IO uint32_t CMP;                               /**< STM Channel Compare Register, array offset: 0x18, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } CHANNEL[STM_CHANNEL_COUNT];
} STM_Type, *STM_MemMapPtr;

 /** Number of instances of the STM module. */
#define STM_INSTANCE_COUNT                       (1u)


/* STM - Peripheral instance base addresses */
/** Peripheral STM_0 base address */
#define STM_0_BASE                               (0xFFF3C000u)
/** Peripheral STM_0 base pointer */
#define STM_0                                    ((STM_Type *)STM_0_BASE)
/** Array initializer of STM peripheral base addresses */
#define STM_BASE_ADDRS                           { STM_0_BASE }
/** Array initializer of STM peripheral base pointers */
#define STM_BASE_PTRS                            { STM_0 }
/** Interrupt vectors for the STM peripheral type */
#define STM_IRQS                                 {{ STM_Ch0_IRQn, STM_Ch123_IRQn, STM_Ch123_IRQn, STM_Ch123_IRQn }}
/* ----------------------------------------------------------------------------
   -- STM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup STM_Register_Masks STM Register Masks
 * @{
 */

/* CR Bit Fields */
#define STM_CR_TEN_MASK                          0x1u
#define STM_CR_TEN_SHIFT                         0u
#define STM_CR_TEN_WIDTH                         1u
#define STM_CR_TEN(x)                            (((uint32_t)(((uint32_t)(x))<<STM_CR_TEN_SHIFT))&STM_CR_TEN_MASK)
#define STM_CR_FRZ_MASK                          0x2u
#define STM_CR_FRZ_SHIFT                         1u
#define STM_CR_FRZ_WIDTH                         1u
#define STM_CR_FRZ(x)                            (((uint32_t)(((uint32_t)(x))<<STM_CR_FRZ_SHIFT))&STM_CR_FRZ_MASK)
#define STM_CR_CPS_MASK                          0xFF00u
#define STM_CR_CPS_SHIFT                         8u
#define STM_CR_CPS_WIDTH                         8u
#define STM_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))<<STM_CR_CPS_SHIFT))&STM_CR_CPS_MASK)
/* CNT Bit Fields */
#define STM_CNT_CNT_MASK                         0xFFFFFFFFu
#define STM_CNT_CNT_SHIFT                        0u
#define STM_CNT_CNT_WIDTH                        32u
#define STM_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))<<STM_CNT_CNT_SHIFT))&STM_CNT_CNT_MASK)
/* CCR Bit Fields */
#define STM_CCR_CEN_MASK                         0x1u
#define STM_CCR_CEN_SHIFT                        0u
#define STM_CCR_CEN_WIDTH                        1u
#define STM_CCR_CEN(x)                           (((uint32_t)(((uint32_t)(x))<<STM_CCR_CEN_SHIFT))&STM_CCR_CEN_MASK)
/* CIR Bit Fields */
#define STM_CIR_CIF_MASK                         0x1u
#define STM_CIR_CIF_SHIFT                        0u
#define STM_CIR_CIF_WIDTH                        1u
#define STM_CIR_CIF(x)                           (((uint32_t)(((uint32_t)(x))<<STM_CIR_CIF_SHIFT))&STM_CIR_CIF_MASK)
/* CMP Bit Fields */
#define STM_CMP_CMP_MASK                         0xFFFFFFFFu
#define STM_CMP_CMP_SHIFT                        0u
#define STM_CMP_CMP_WIDTH                        32u
#define STM_CMP_CMP(x)                           (((uint32_t)(((uint32_t)(x))<<STM_CMP_CMP_SHIFT))&STM_CMP_CMP_MASK)

/*!
 * @}
 */ /* end of group STM_Register_Masks */


/*!
 * @}
 */ /* end of group STM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- SWT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SWT_Peripheral_Access_Layer SWT Peripheral Access Layer
 * @{
 */


/** SWT - Size of Registers Arrays */

/** SWT - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR;                                /**< SWT Control Register, offset: 0x0 */
  __IO uint32_t IR;                                /**< SWT Interrupt Register, offset: 0x4 */
  __IO uint32_t TO;                                /**< SWT Time-out Register, offset: 0x8 */
  __IO uint32_t WN;                                /**< SWT Window Register, offset: 0xC */
  __IO uint32_t SR;                                /**< SWT Service Register, offset: 0x10 */
  __I  uint32_t CO;                                /**< SWT Counter Output Register, offset: 0x14 */
  __IO uint32_t SK;                                /**< SWT Service Key Register, offset: 0x18 */
} SWT_Type, *SWT_MemMapPtr;

 /** Number of instances of the SWT module. */
#define SWT_INSTANCE_COUNT                       (2u)


/* SWT - Peripheral instance base addresses */
/** Peripheral SWT_0 base address */
#define SWT_0_BASE                               (0xFFF38000u)
/** Peripheral SWT_0 base pointer */
#define SWT_0                                    ((SWT_Type *)SWT_0_BASE)
/** Peripheral SWT_1 base address */
#define SWT_1_BASE                               (0xFFF34000u)
/** Peripheral SWT_1 base pointer */
#define SWT_1                                    ((SWT_Type *)SWT_1_BASE)
/** Array initializer of SWT peripheral base addresses */
#define SWT_BASE_ADDRS                           { SWT_0_BASE, SWT_1_BASE }
/** Array initializer of SWT peripheral base pointers */
#define SWT_BASE_PTRS                            { SWT_0, SWT_1 }
 /** Number of interrupt vector arrays for the SWT module. */
#define SWT_IRQS_ARR_COUNT                       (1u)
 /** Number of interrupt channels for the SWT module. */
#define SWT_IRQS_CH_COUNT                        (1u)
/** Interrupt vectors for the SWT peripheral type */
#define SWT_IRQS                                 { SWT0_IRQn, SWT1_IRQn }

/* ----------------------------------------------------------------------------
   -- SWT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SWT_Register_Masks SWT Register Masks
 * @{
 */

/* CR Bit Fields */
#define SWT_CR_WEN_MASK                          0x1u
#define SWT_CR_WEN_SHIFT                         0u
#define SWT_CR_WEN_WIDTH                         1u
#define SWT_CR_WEN(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_WEN_SHIFT))&SWT_CR_WEN_MASK)
#define SWT_CR_FRZ_MASK                          0x2u
#define SWT_CR_FRZ_SHIFT                         1u
#define SWT_CR_FRZ_WIDTH                         1u
#define SWT_CR_FRZ(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_FRZ_SHIFT))&SWT_CR_FRZ_MASK)
#define SWT_CR_STP_MASK                          0x4u
#define SWT_CR_STP_SHIFT                         2u
#define SWT_CR_STP_WIDTH                         1u
#define SWT_CR_STP(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_STP_SHIFT))&SWT_CR_STP_MASK)
#define SWT_CR_CSL_MASK                          0x8u
#define SWT_CR_CSL_SHIFT                         3u
#define SWT_CR_CSL_WIDTH                         1u
#define SWT_CR_CSL(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_CSL_SHIFT))&SWT_CR_CSL_MASK)
#define SWT_CR_SLK_MASK                          0x10u
#define SWT_CR_SLK_SHIFT                         4u
#define SWT_CR_SLK_WIDTH                         1u
#define SWT_CR_SLK(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_SLK_SHIFT))&SWT_CR_SLK_MASK)
#define SWT_CR_HLK_MASK                          0x20u
#define SWT_CR_HLK_SHIFT                         5u
#define SWT_CR_HLK_WIDTH                         1u
#define SWT_CR_HLK(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_HLK_SHIFT))&SWT_CR_HLK_MASK)
#define SWT_CR_ITR_MASK                          0x40u
#define SWT_CR_ITR_SHIFT                         6u
#define SWT_CR_ITR_WIDTH                         1u
#define SWT_CR_ITR(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_ITR_SHIFT))&SWT_CR_ITR_MASK)
#define SWT_CR_WND_MASK                          0x80u
#define SWT_CR_WND_SHIFT                         7u
#define SWT_CR_WND_WIDTH                         1u
#define SWT_CR_WND(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_WND_SHIFT))&SWT_CR_WND_MASK)
#define SWT_CR_RIA_MASK                          0x100u
#define SWT_CR_RIA_SHIFT                         8u
#define SWT_CR_RIA_WIDTH                         1u
#define SWT_CR_RIA(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_RIA_SHIFT))&SWT_CR_RIA_MASK)
#define SWT_CR_SMD_MASK                          0x600u
#define SWT_CR_SMD_SHIFT                         9u
#define SWT_CR_SMD_WIDTH                         2u
#define SWT_CR_SMD(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CR_SMD_SHIFT))&SWT_CR_SMD_MASK)
#define SWT_CR_MAP7_MASK                         0x1000000u
#define SWT_CR_MAP7_SHIFT                        24u
#define SWT_CR_MAP7_WIDTH                        1u
#define SWT_CR_MAP7(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP7_SHIFT))&SWT_CR_MAP7_MASK)
#define SWT_CR_MAP6_MASK                         0x2000000u
#define SWT_CR_MAP6_SHIFT                        25u
#define SWT_CR_MAP6_WIDTH                        1u
#define SWT_CR_MAP6(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP6_SHIFT))&SWT_CR_MAP6_MASK)
#define SWT_CR_MAP5_MASK                         0x4000000u
#define SWT_CR_MAP5_SHIFT                        26u
#define SWT_CR_MAP5_WIDTH                        1u
#define SWT_CR_MAP5(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP5_SHIFT))&SWT_CR_MAP5_MASK)
#define SWT_CR_MAP4_MASK                         0x8000000u
#define SWT_CR_MAP4_SHIFT                        27u
#define SWT_CR_MAP4_WIDTH                        1u
#define SWT_CR_MAP4(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP4_SHIFT))&SWT_CR_MAP4_MASK)
#define SWT_CR_MAP3_MASK                         0x10000000u
#define SWT_CR_MAP3_SHIFT                        28u
#define SWT_CR_MAP3_WIDTH                        1u
#define SWT_CR_MAP3(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP3_SHIFT))&SWT_CR_MAP3_MASK)
#define SWT_CR_MAP2_MASK                         0x20000000u
#define SWT_CR_MAP2_SHIFT                        29u
#define SWT_CR_MAP2_WIDTH                        1u
#define SWT_CR_MAP2(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP2_SHIFT))&SWT_CR_MAP2_MASK)
#define SWT_CR_MAP1_MASK                         0x40000000u
#define SWT_CR_MAP1_SHIFT                        30u
#define SWT_CR_MAP1_WIDTH                        1u
#define SWT_CR_MAP1(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP1_SHIFT))&SWT_CR_MAP1_MASK)
#define SWT_CR_MAP0_MASK                         0x80000000u
#define SWT_CR_MAP0_SHIFT                        31u
#define SWT_CR_MAP0_WIDTH                        1u
#define SWT_CR_MAP0(x)                           (((uint32_t)(((uint32_t)(x))<<SWT_CR_MAP0_SHIFT))&SWT_CR_MAP0_MASK)
/* IR Bit Fields */
#define SWT_IR_TIF_MASK                          0x1u
#define SWT_IR_TIF_SHIFT                         0u
#define SWT_IR_TIF_WIDTH                         1u
#define SWT_IR_TIF(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_IR_TIF_SHIFT))&SWT_IR_TIF_MASK)
/* TO Bit Fields */
#define SWT_TO_WTO_MASK                          0xFFFFFFFFu
#define SWT_TO_WTO_SHIFT                         0u
#define SWT_TO_WTO_WIDTH                         32u
#define SWT_TO_WTO(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_TO_WTO_SHIFT))&SWT_TO_WTO_MASK)
/* WN Bit Fields */
#define SWT_WN_WST_MASK                          0xFFFFFFFFu
#define SWT_WN_WST_SHIFT                         0u
#define SWT_WN_WST_WIDTH                         32u
#define SWT_WN_WST(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_WN_WST_SHIFT))&SWT_WN_WST_MASK)
/* SR Bit Fields */
#define SWT_SR_WSC_MASK                          0xFFFFu
#define SWT_SR_WSC_SHIFT                         0u
#define SWT_SR_WSC_WIDTH                         16u
#define SWT_SR_WSC(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_SR_WSC_SHIFT))&SWT_SR_WSC_MASK)
/* CO Bit Fields */
#define SWT_CO_CNT_MASK                          0xFFFFFFFFu
#define SWT_CO_CNT_SHIFT                         0u
#define SWT_CO_CNT_WIDTH                         32u
#define SWT_CO_CNT(x)                            (((uint32_t)(((uint32_t)(x))<<SWT_CO_CNT_SHIFT))&SWT_CO_CNT_MASK)
/* SK Bit Fields */
#define SWT_SK_SK_MASK                           0xFFFFu
#define SWT_SK_SK_SHIFT                          0u
#define SWT_SK_SK_WIDTH                          16u
#define SWT_SK_SK(x)                             (((uint32_t)(((uint32_t)(x))<<SWT_SK_SK_SHIFT))&SWT_SK_SK_MASK)

/*!
 * @}
 */ /* end of group SWT_Register_Masks */


/*!
 * @}
 */ /* end of group SWT_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- TDM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TDM_Peripheral_Access_Layer TDM Peripheral Access Layer
 * @{
 */


/** TDM - Size of Registers Arrays */
#define TDM_STO_KEY_COUNT                        6u

/** TDM - Register Layout Typedef */
typedef struct {
  __I  uint32_t TDRSR;                             /**< TDR Status Register, offset: 0x0 */
  __I  uint32_t LFPAR;                             /**< Last Flash Programmed Address Register, offset: 0x4 */
  __I  uint32_t DBA;                               /**< Diary Base Address, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t STO_KEY[TDM_STO_KEY_COUNT];        /**< Software Tamper Override Key Region, array offset: 0x10, array step: 0x4 */
} TDM_Type, *TDM_MemMapPtr;

 /** Number of instances of the TDM module. */
#define TDM_INSTANCE_COUNT                       (1u)


/* TDM - Peripheral instance base addresses */
/** Peripheral TDM base address */
#define TDM_BASE                                 (0xFFF18000u)
/** Peripheral TDM base pointer */
#define TDM                                      ((TDM_Type *)TDM_BASE)
/** Array initializer of TDM peripheral base addresses */
#define TDM_BASE_ADDRS                           { TDM_BASE }
/** Array initializer of TDM peripheral base pointers */
#define TDM_BASE_PTRS                            { TDM }

/* ----------------------------------------------------------------------------
   -- TDM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup TDM_Register_Masks TDM Register Masks
 * @{
 */

/* TDRSR Bit Fields */
#define TDM_TDRSR_TDRSR0_MASK                    0x1u
#define TDM_TDRSR_TDRSR0_SHIFT                   0u
#define TDM_TDRSR_TDRSR0_WIDTH                   1u
#define TDM_TDRSR_TDRSR0(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR0_SHIFT))&TDM_TDRSR_TDRSR0_MASK)
#define TDM_TDRSR_TDRSR1_MASK                    0x2u
#define TDM_TDRSR_TDRSR1_SHIFT                   1u
#define TDM_TDRSR_TDRSR1_WIDTH                   1u
#define TDM_TDRSR_TDRSR1(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR1_SHIFT))&TDM_TDRSR_TDRSR1_MASK)
#define TDM_TDRSR_TDRSR2_MASK                    0x4u
#define TDM_TDRSR_TDRSR2_SHIFT                   2u
#define TDM_TDRSR_TDRSR2_WIDTH                   1u
#define TDM_TDRSR_TDRSR2(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR2_SHIFT))&TDM_TDRSR_TDRSR2_MASK)
#define TDM_TDRSR_TDRSR3_MASK                    0x8u
#define TDM_TDRSR_TDRSR3_SHIFT                   3u
#define TDM_TDRSR_TDRSR3_WIDTH                   1u
#define TDM_TDRSR_TDRSR3(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR3_SHIFT))&TDM_TDRSR_TDRSR3_MASK)
#define TDM_TDRSR_TDRSR4_MASK                    0x10u
#define TDM_TDRSR_TDRSR4_SHIFT                   4u
#define TDM_TDRSR_TDRSR4_WIDTH                   1u
#define TDM_TDRSR_TDRSR4(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR4_SHIFT))&TDM_TDRSR_TDRSR4_MASK)
#define TDM_TDRSR_TDRSR5_MASK                    0x20u
#define TDM_TDRSR_TDRSR5_SHIFT                   5u
#define TDM_TDRSR_TDRSR5_WIDTH                   1u
#define TDM_TDRSR_TDRSR5(x)                      (((uint32_t)(((uint32_t)(x))<<TDM_TDRSR_TDRSR5_SHIFT))&TDM_TDRSR_TDRSR5_MASK)
/* LFPAR Bit Fields */
#define TDM_LFPAR_LFPAR_MASK                     0xFFFFFFFFu
#define TDM_LFPAR_LFPAR_SHIFT                    0u
#define TDM_LFPAR_LFPAR_WIDTH                    32u
#define TDM_LFPAR_LFPAR(x)                       (((uint32_t)(((uint32_t)(x))<<TDM_LFPAR_LFPAR_SHIFT))&TDM_LFPAR_LFPAR_MASK)
/* DBA Bit Fields */
#define TDM_DBA_DBA_MASK                         0xFFFFFFFFu
#define TDM_DBA_DBA_SHIFT                        0u
#define TDM_DBA_DBA_WIDTH                        32u
#define TDM_DBA_DBA(x)                           (((uint32_t)(((uint32_t)(x))<<TDM_DBA_DBA_SHIFT))&TDM_DBA_DBA_MASK)
/* STO_KEY Bit Fields */
#define TDM_STO_KEY_STO_KEY_MASK                 0xFFFFFFFFu
#define TDM_STO_KEY_STO_KEY_SHIFT                0u
#define TDM_STO_KEY_STO_KEY_WIDTH                32u
#define TDM_STO_KEY_STO_KEY(x)                   (((uint32_t)(((uint32_t)(x))<<TDM_STO_KEY_STO_KEY_SHIFT))&TDM_STO_KEY_STO_KEY_MASK)

/*!
 * @}
 */ /* end of group TDM_Register_Masks */


/*!
 * @}
 */ /* end of group TDM_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- XBAR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBAR_Peripheral_Access_Layer XBAR Peripheral Access Layer
 * @{
 */


/** XBAR - Size of Registers Arrays */
#define XBAR_PORT_COUNT                          8u

/** XBAR - Register Layout Typedef */
typedef struct {
  struct {                                         /* offset: 0x0, array step: 0x100 */
    __IO uint32_t PRS;                               /**< Priority Registers Slave, array offset: 0x0, array step: 0x100 */
         uint8_t RESERVED_0[12];
    __IO uint32_t CRS;                               /**< Control Register, array offset: 0x10, array step: 0x100 */
         uint8_t RESERVED_1[236];
  } PORT[XBAR_PORT_COUNT];
} XBAR_Type, *XBAR_MemMapPtr;

 /** Number of instances of the XBAR module. */
#define XBAR_INSTANCE_COUNT                      (1u)


/* XBAR - Peripheral instance base addresses */
/** Peripheral XBAR base address */
#define XBAR_BASE                                (0xFFF04000u)
/** Peripheral XBAR base pointer */
#define XBAR                                     ((XBAR_Type *)XBAR_BASE)
/** Array initializer of XBAR peripheral base addresses */
#define XBAR_BASE_ADDRS                          { XBAR_BASE }
/** Array initializer of XBAR peripheral base pointers */
#define XBAR_BASE_PTRS                           { XBAR }

/* ----------------------------------------------------------------------------
   -- XBAR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBAR_Register_Masks XBAR Register Masks
 * @{
 */

/* PRS Bit Fields */
#define XBAR_PRS_M0_MASK                         0x7u
#define XBAR_PRS_M0_SHIFT                        0u
#define XBAR_PRS_M0_WIDTH                        3u
#define XBAR_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M0_SHIFT))&XBAR_PRS_M0_MASK)
#define XBAR_PRS_M1_MASK                         0x70u
#define XBAR_PRS_M1_SHIFT                        4u
#define XBAR_PRS_M1_WIDTH                        3u
#define XBAR_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M1_SHIFT))&XBAR_PRS_M1_MASK)
#define XBAR_PRS_M2_MASK                         0x700u
#define XBAR_PRS_M2_SHIFT                        8u
#define XBAR_PRS_M2_WIDTH                        3u
#define XBAR_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M2_SHIFT))&XBAR_PRS_M2_MASK)
#define XBAR_PRS_M3_MASK                         0x7000u
#define XBAR_PRS_M3_SHIFT                        12u
#define XBAR_PRS_M3_WIDTH                        3u
#define XBAR_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M3_SHIFT))&XBAR_PRS_M3_MASK)
#define XBAR_PRS_M4_MASK                         0x70000u
#define XBAR_PRS_M4_SHIFT                        16u
#define XBAR_PRS_M4_WIDTH                        3u
#define XBAR_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M4_SHIFT))&XBAR_PRS_M4_MASK)
#define XBAR_PRS_M5_MASK                         0x700000u
#define XBAR_PRS_M5_SHIFT                        20u
#define XBAR_PRS_M5_WIDTH                        3u
#define XBAR_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M5_SHIFT))&XBAR_PRS_M5_MASK)
#define XBAR_PRS_M6_MASK                         0x7000000u
#define XBAR_PRS_M6_SHIFT                        24u
#define XBAR_PRS_M6_WIDTH                        3u
#define XBAR_PRS_M6(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M6_SHIFT))&XBAR_PRS_M6_MASK)
#define XBAR_PRS_M7_MASK                         0x70000000u
#define XBAR_PRS_M7_SHIFT                        28u
#define XBAR_PRS_M7_WIDTH                        3u
#define XBAR_PRS_M7(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_PRS_M7_SHIFT))&XBAR_PRS_M7_MASK)
/* CRS Bit Fields */
#define XBAR_CRS_PARK_MASK                       0x7u
#define XBAR_CRS_PARK_SHIFT                      0u
#define XBAR_CRS_PARK_WIDTH                      3u
#define XBAR_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_PARK_SHIFT))&XBAR_CRS_PARK_MASK)
#define XBAR_CRS_PCTL_MASK                       0x30u
#define XBAR_CRS_PCTL_SHIFT                      4u
#define XBAR_CRS_PCTL_WIDTH                      2u
#define XBAR_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_PCTL_SHIFT))&XBAR_CRS_PCTL_MASK)
#define XBAR_CRS_ARB_MASK                        0x300u
#define XBAR_CRS_ARB_SHIFT                       8u
#define XBAR_CRS_ARB_WIDTH                       2u
#define XBAR_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_ARB_SHIFT))&XBAR_CRS_ARB_MASK)
#define XBAR_CRS_HPE0_MASK                       0x10000u
#define XBAR_CRS_HPE0_SHIFT                      16u
#define XBAR_CRS_HPE0_WIDTH                      1u
#define XBAR_CRS_HPE0(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE0_SHIFT))&XBAR_CRS_HPE0_MASK)
#define XBAR_CRS_HPE1_MASK                       0x20000u
#define XBAR_CRS_HPE1_SHIFT                      17u
#define XBAR_CRS_HPE1_WIDTH                      1u
#define XBAR_CRS_HPE1(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE1_SHIFT))&XBAR_CRS_HPE1_MASK)
#define XBAR_CRS_HPE2_MASK                       0x40000u
#define XBAR_CRS_HPE2_SHIFT                      18u
#define XBAR_CRS_HPE2_WIDTH                      1u
#define XBAR_CRS_HPE2(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE2_SHIFT))&XBAR_CRS_HPE2_MASK)
#define XBAR_CRS_HPE3_MASK                       0x80000u
#define XBAR_CRS_HPE3_SHIFT                      19u
#define XBAR_CRS_HPE3_WIDTH                      1u
#define XBAR_CRS_HPE3(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE3_SHIFT))&XBAR_CRS_HPE3_MASK)
#define XBAR_CRS_HPE4_MASK                       0x100000u
#define XBAR_CRS_HPE4_SHIFT                      20u
#define XBAR_CRS_HPE4_WIDTH                      1u
#define XBAR_CRS_HPE4(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE4_SHIFT))&XBAR_CRS_HPE4_MASK)
#define XBAR_CRS_HPE5_MASK                       0x200000u
#define XBAR_CRS_HPE5_SHIFT                      21u
#define XBAR_CRS_HPE5_WIDTH                      1u
#define XBAR_CRS_HPE5(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE5_SHIFT))&XBAR_CRS_HPE5_MASK)
#define XBAR_CRS_HPE6_MASK                       0x400000u
#define XBAR_CRS_HPE6_SHIFT                      22u
#define XBAR_CRS_HPE6_WIDTH                      1u
#define XBAR_CRS_HPE6(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE6_SHIFT))&XBAR_CRS_HPE6_MASK)
#define XBAR_CRS_HPE7_MASK                       0x800000u
#define XBAR_CRS_HPE7_SHIFT                      23u
#define XBAR_CRS_HPE7_WIDTH                      1u
#define XBAR_CRS_HPE7(x)                         (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HPE7_SHIFT))&XBAR_CRS_HPE7_MASK)
#define XBAR_CRS_HLP_MASK                        0x40000000u
#define XBAR_CRS_HLP_SHIFT                       30u
#define XBAR_CRS_HLP_WIDTH                       1u
#define XBAR_CRS_HLP(x)                          (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_HLP_SHIFT))&XBAR_CRS_HLP_MASK)
#define XBAR_CRS_RO_MASK                         0x80000000u
#define XBAR_CRS_RO_SHIFT                        31u
#define XBAR_CRS_RO_WIDTH                        1u
#define XBAR_CRS_RO(x)                           (((uint32_t)(((uint32_t)(x))<<XBAR_CRS_RO_SHIFT))&XBAR_CRS_RO_MASK)

/*!
 * @}
 */ /* end of group XBAR_Register_Masks */


/*!
 * @}
 */ /* end of group XBAR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- XBIC Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBIC_Peripheral_Access_Layer XBIC Peripheral Access Layer
 * @{
 */


/** XBIC - Size of Registers Arrays */

/** XBIC - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< XBIC Module Control Register, offset: 0x0 */
  __IO uint32_t EIR;                               /**< XBIC Error Injection Register, offset: 0x4 */
  __I  uint32_t ESR;                               /**< XBIC Error Status Register, offset: 0x8 */
  __I  uint32_t EAR;                               /**< XBIC Error Address Register, offset: 0xC */
} XBIC_Type, *XBIC_MemMapPtr;

 /** Number of instances of the XBIC module. */
#define XBIC_INSTANCE_COUNT                      (1u)


/* XBIC - Peripheral instance base addresses */
/** Peripheral XBIC base address */
#define XBIC_BASE                                (0xFFF08000u)
/** Peripheral XBIC base pointer */
#define XBIC                                     ((XBIC_Type *)XBIC_BASE)
/** Array initializer of XBIC peripheral base addresses */
#define XBIC_BASE_ADDRS                          { XBIC_BASE }
/** Array initializer of XBIC peripheral base pointers */
#define XBIC_BASE_PTRS                           { XBIC }

/* ----------------------------------------------------------------------------
   -- XBIC Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XBIC_Register_Masks XBIC Register Masks
 * @{
 */

/* MCR Bit Fields */
#define XBIC_MCR_ME7_MASK                        0x10000u
#define XBIC_MCR_ME7_SHIFT                       16u
#define XBIC_MCR_ME7_WIDTH                       1u
#define XBIC_MCR_ME7(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME7_SHIFT))&XBIC_MCR_ME7_MASK)
#define XBIC_MCR_ME6_MASK                        0x20000u
#define XBIC_MCR_ME6_SHIFT                       17u
#define XBIC_MCR_ME6_WIDTH                       1u
#define XBIC_MCR_ME6(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME6_SHIFT))&XBIC_MCR_ME6_MASK)
#define XBIC_MCR_ME5_MASK                        0x40000u
#define XBIC_MCR_ME5_SHIFT                       18u
#define XBIC_MCR_ME5_WIDTH                       1u
#define XBIC_MCR_ME5(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME5_SHIFT))&XBIC_MCR_ME5_MASK)
#define XBIC_MCR_ME4_MASK                        0x80000u
#define XBIC_MCR_ME4_SHIFT                       19u
#define XBIC_MCR_ME4_WIDTH                       1u
#define XBIC_MCR_ME4(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME4_SHIFT))&XBIC_MCR_ME4_MASK)
#define XBIC_MCR_ME3_MASK                        0x100000u
#define XBIC_MCR_ME3_SHIFT                       20u
#define XBIC_MCR_ME3_WIDTH                       1u
#define XBIC_MCR_ME3(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME3_SHIFT))&XBIC_MCR_ME3_MASK)
#define XBIC_MCR_ME2_MASK                        0x200000u
#define XBIC_MCR_ME2_SHIFT                       21u
#define XBIC_MCR_ME2_WIDTH                       1u
#define XBIC_MCR_ME2(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME2_SHIFT))&XBIC_MCR_ME2_MASK)
#define XBIC_MCR_ME1_MASK                        0x400000u
#define XBIC_MCR_ME1_SHIFT                       22u
#define XBIC_MCR_ME1_WIDTH                       1u
#define XBIC_MCR_ME1(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME1_SHIFT))&XBIC_MCR_ME1_MASK)
#define XBIC_MCR_ME0_MASK                        0x800000u
#define XBIC_MCR_ME0_SHIFT                       23u
#define XBIC_MCR_ME0_WIDTH                       1u
#define XBIC_MCR_ME0(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_ME0_SHIFT))&XBIC_MCR_ME0_MASK)
#define XBIC_MCR_SE7_MASK                        0x1000000u
#define XBIC_MCR_SE7_SHIFT                       24u
#define XBIC_MCR_SE7_WIDTH                       1u
#define XBIC_MCR_SE7(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE7_SHIFT))&XBIC_MCR_SE7_MASK)
#define XBIC_MCR_SE6_MASK                        0x2000000u
#define XBIC_MCR_SE6_SHIFT                       25u
#define XBIC_MCR_SE6_WIDTH                       1u
#define XBIC_MCR_SE6(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE6_SHIFT))&XBIC_MCR_SE6_MASK)
#define XBIC_MCR_SE5_MASK                        0x4000000u
#define XBIC_MCR_SE5_SHIFT                       26u
#define XBIC_MCR_SE5_WIDTH                       1u
#define XBIC_MCR_SE5(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE5_SHIFT))&XBIC_MCR_SE5_MASK)
#define XBIC_MCR_SE4_MASK                        0x8000000u
#define XBIC_MCR_SE4_SHIFT                       27u
#define XBIC_MCR_SE4_WIDTH                       1u
#define XBIC_MCR_SE4(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE4_SHIFT))&XBIC_MCR_SE4_MASK)
#define XBIC_MCR_SE3_MASK                        0x10000000u
#define XBIC_MCR_SE3_SHIFT                       28u
#define XBIC_MCR_SE3_WIDTH                       1u
#define XBIC_MCR_SE3(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE3_SHIFT))&XBIC_MCR_SE3_MASK)
#define XBIC_MCR_SE2_MASK                        0x20000000u
#define XBIC_MCR_SE2_SHIFT                       29u
#define XBIC_MCR_SE2_WIDTH                       1u
#define XBIC_MCR_SE2(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE2_SHIFT))&XBIC_MCR_SE2_MASK)
#define XBIC_MCR_SE1_MASK                        0x40000000u
#define XBIC_MCR_SE1_SHIFT                       30u
#define XBIC_MCR_SE1_WIDTH                       1u
#define XBIC_MCR_SE1(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE1_SHIFT))&XBIC_MCR_SE1_MASK)
#define XBIC_MCR_SE0_MASK                        0x80000000u
#define XBIC_MCR_SE0_SHIFT                       31u
#define XBIC_MCR_SE0_WIDTH                       1u
#define XBIC_MCR_SE0(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_MCR_SE0_SHIFT))&XBIC_MCR_SE0_MASK)
/* EIR Bit Fields */
#define XBIC_EIR_SYN_MASK                        0xFFu
#define XBIC_EIR_SYN_SHIFT                       0u
#define XBIC_EIR_SYN_WIDTH                       8u
#define XBIC_EIR_SYN(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_EIR_SYN_SHIFT))&XBIC_EIR_SYN_MASK)
#define XBIC_EIR_MST_MASK                        0xF00u
#define XBIC_EIR_MST_SHIFT                       8u
#define XBIC_EIR_MST_WIDTH                       4u
#define XBIC_EIR_MST(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_EIR_MST_SHIFT))&XBIC_EIR_MST_MASK)
#define XBIC_EIR_SLV_MASK                        0x7000u
#define XBIC_EIR_SLV_SHIFT                       12u
#define XBIC_EIR_SLV_WIDTH                       3u
#define XBIC_EIR_SLV(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_EIR_SLV_SHIFT))&XBIC_EIR_SLV_MASK)
#define XBIC_EIR_EIE_MASK                        0x80000000u
#define XBIC_EIR_EIE_SHIFT                       31u
#define XBIC_EIR_EIE_WIDTH                       1u
#define XBIC_EIR_EIE(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_EIR_EIE_SHIFT))&XBIC_EIR_EIE_MASK)
/* ESR Bit Fields */
#define XBIC_ESR_SYN_MASK                        0xFFu
#define XBIC_ESR_SYN_SHIFT                       0u
#define XBIC_ESR_SYN_WIDTH                       8u
#define XBIC_ESR_SYN(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_SYN_SHIFT))&XBIC_ESR_SYN_MASK)
#define XBIC_ESR_MST_MASK                        0xF00u
#define XBIC_ESR_MST_SHIFT                       8u
#define XBIC_ESR_MST_WIDTH                       4u
#define XBIC_ESR_MST(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_MST_SHIFT))&XBIC_ESR_MST_MASK)
#define XBIC_ESR_SLV_MASK                        0x7000u
#define XBIC_ESR_SLV_SHIFT                       12u
#define XBIC_ESR_SLV_WIDTH                       3u
#define XBIC_ESR_SLV(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_SLV_SHIFT))&XBIC_ESR_SLV_MASK)
#define XBIC_ESR_DPME7_MASK                      0x8000u
#define XBIC_ESR_DPME7_SHIFT                     15u
#define XBIC_ESR_DPME7_WIDTH                     1u
#define XBIC_ESR_DPME7(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME7_SHIFT))&XBIC_ESR_DPME7_MASK)
#define XBIC_ESR_DPME6_MASK                      0x10000u
#define XBIC_ESR_DPME6_SHIFT                     16u
#define XBIC_ESR_DPME6_WIDTH                     1u
#define XBIC_ESR_DPME6(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME6_SHIFT))&XBIC_ESR_DPME6_MASK)
#define XBIC_ESR_DPME5_MASK                      0x20000u
#define XBIC_ESR_DPME5_SHIFT                     17u
#define XBIC_ESR_DPME5_WIDTH                     1u
#define XBIC_ESR_DPME5(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME5_SHIFT))&XBIC_ESR_DPME5_MASK)
#define XBIC_ESR_DPME4_MASK                      0x40000u
#define XBIC_ESR_DPME4_SHIFT                     18u
#define XBIC_ESR_DPME4_WIDTH                     1u
#define XBIC_ESR_DPME4(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME4_SHIFT))&XBIC_ESR_DPME4_MASK)
#define XBIC_ESR_DPME3_MASK                      0x80000u
#define XBIC_ESR_DPME3_SHIFT                     19u
#define XBIC_ESR_DPME3_WIDTH                     1u
#define XBIC_ESR_DPME3(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME3_SHIFT))&XBIC_ESR_DPME3_MASK)
#define XBIC_ESR_DPME2_MASK                      0x100000u
#define XBIC_ESR_DPME2_SHIFT                     20u
#define XBIC_ESR_DPME2_WIDTH                     1u
#define XBIC_ESR_DPME2(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME2_SHIFT))&XBIC_ESR_DPME2_MASK)
#define XBIC_ESR_DPME1_MASK                      0x200000u
#define XBIC_ESR_DPME1_SHIFT                     21u
#define XBIC_ESR_DPME1_WIDTH                     1u
#define XBIC_ESR_DPME1(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME1_SHIFT))&XBIC_ESR_DPME1_MASK)
#define XBIC_ESR_DPME0_MASK                      0x400000u
#define XBIC_ESR_DPME0_SHIFT                     22u
#define XBIC_ESR_DPME0_WIDTH                     1u
#define XBIC_ESR_DPME0(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPME0_SHIFT))&XBIC_ESR_DPME0_MASK)
#define XBIC_ESR_DPSE7_MASK                      0x800000u
#define XBIC_ESR_DPSE7_SHIFT                     23u
#define XBIC_ESR_DPSE7_WIDTH                     1u
#define XBIC_ESR_DPSE7(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE7_SHIFT))&XBIC_ESR_DPSE7_MASK)
#define XBIC_ESR_DPSE6_MASK                      0x1000000u
#define XBIC_ESR_DPSE6_SHIFT                     24u
#define XBIC_ESR_DPSE6_WIDTH                     1u
#define XBIC_ESR_DPSE6(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE6_SHIFT))&XBIC_ESR_DPSE6_MASK)
#define XBIC_ESR_DPSE5_MASK                      0x2000000u
#define XBIC_ESR_DPSE5_SHIFT                     25u
#define XBIC_ESR_DPSE5_WIDTH                     1u
#define XBIC_ESR_DPSE5(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE5_SHIFT))&XBIC_ESR_DPSE5_MASK)
#define XBIC_ESR_DPSE4_MASK                      0x4000000u
#define XBIC_ESR_DPSE4_SHIFT                     26u
#define XBIC_ESR_DPSE4_WIDTH                     1u
#define XBIC_ESR_DPSE4(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE4_SHIFT))&XBIC_ESR_DPSE4_MASK)
#define XBIC_ESR_DPSE3_MASK                      0x8000000u
#define XBIC_ESR_DPSE3_SHIFT                     27u
#define XBIC_ESR_DPSE3_WIDTH                     1u
#define XBIC_ESR_DPSE3(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE3_SHIFT))&XBIC_ESR_DPSE3_MASK)
#define XBIC_ESR_DPSE2_MASK                      0x10000000u
#define XBIC_ESR_DPSE2_SHIFT                     28u
#define XBIC_ESR_DPSE2_WIDTH                     1u
#define XBIC_ESR_DPSE2(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE2_SHIFT))&XBIC_ESR_DPSE2_MASK)
#define XBIC_ESR_DPSE1_MASK                      0x20000000u
#define XBIC_ESR_DPSE1_SHIFT                     29u
#define XBIC_ESR_DPSE1_WIDTH                     1u
#define XBIC_ESR_DPSE1(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE1_SHIFT))&XBIC_ESR_DPSE1_MASK)
#define XBIC_ESR_DPSE0_MASK                      0x40000000u
#define XBIC_ESR_DPSE0_SHIFT                     30u
#define XBIC_ESR_DPSE0_WIDTH                     1u
#define XBIC_ESR_DPSE0(x)                        (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_DPSE0_SHIFT))&XBIC_ESR_DPSE0_MASK)
#define XBIC_ESR_VLD_MASK                        0x80000000u
#define XBIC_ESR_VLD_SHIFT                       31u
#define XBIC_ESR_VLD_WIDTH                       1u
#define XBIC_ESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))<<XBIC_ESR_VLD_SHIFT))&XBIC_ESR_VLD_MASK)
/* EAR Bit Fields */
#define XBIC_EAR_ADDR_MASK                       0xFFFFFFFFu
#define XBIC_EAR_ADDR_SHIFT                      0u
#define XBIC_EAR_ADDR_WIDTH                      32u
#define XBIC_EAR_ADDR(x)                         (((uint32_t)(((uint32_t)(x))<<XBIC_EAR_ADDR_SHIFT))&XBIC_EAR_ADDR_MASK)

/*!
 * @}
 */ /* end of group XBIC_Register_Masks */


/*!
 * @}
 */ /* end of group XBIC_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eMIOS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eMIOS_Peripheral_Access_Layer eMIOS Peripheral Access Layer
 * @{
 */


/** eMIOS - Size of Registers Arrays */
#define eMIOS_UC_COUNT                           24u

/** eMIOS - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< eMIOS Module Configuration Register, offset: 0x0 */
  __I  uint32_t GFLAG;                             /**< eMIOS Global FLAG Register, offset: 0x4 */
  __IO uint32_t OUDIS;                             /**< eMIOS Output Update Disable register, offset: 0x8 */
       uint8_t RESERVED_0[20];
  struct {                                         /* offset: 0x20, array step: 0x20 */
    __IO uint32_t A;                                 /**< eMIOS UC A register n, array offset: 0x20, array step: 0x20 */
    __IO uint32_t B;                                 /**< eMIOS UC B register n, array offset: 0x24, array step: 0x20 */
    __IO uint32_t CNT;                               /**< eMIOS CNT register n, array offset: 0x28, array step: 0x20 */
    __IO uint32_t C;                                 /**< eMIOS UC Control register n, array offset: 0x2C, array step: 0x20 */
    __IO uint32_t S;                                 /**< eMIOS UC Status register n, array offset: 0x30, array step: 0x20 */
    __IO uint32_t ALTA;                              /**< eMIOS Alternate Address register n, array offset: 0x34, array step: 0x20 */
         uint8_t RESERVED_0[8];
  } UC[eMIOS_UC_COUNT];
} eMIOS_Type, *eMIOS_MemMapPtr;

 /** Number of instances of the eMIOS module. */
#define eMIOS_INSTANCE_COUNT                     (2u)


/* eMIOS - Peripheral instance base addresses */
/** Peripheral eMIOS_0 base address */
#define eMIOS_0_BASE                             (0xFFE64000u)
/** Peripheral eMIOS_0 base pointer */
#define eMIOS_0                                  ((eMIOS_Type *)eMIOS_0_BASE)
/** Peripheral eMIOS_1 base address */
#define eMIOS_1_BASE                             (0xC3FA0000u)
/** Peripheral eMIOS_1 base pointer */
#define eMIOS_1                                  ((eMIOS_Type *)eMIOS_1_BASE)
/** Array initializer of eMIOS peripheral base addresses */
#define eMIOS_BASE_ADDRS                         { eMIOS_0_BASE, eMIOS_1_BASE }
/** Array initializer of eMIOS peripheral base pointers */
#define eMIOS_BASE_PTRS                          { eMIOS_0, eMIOS_1 }
/** Interrupt vectors for the eMIOS peripheral type */
#define eMIOS_IRQS                               { { EMIOS0_F0_IRQn,   EMIOS0_F1_IRQn,   EMIOS0_F2_IRQn,   EMIOS0_F3_IRQn,   EMIOS0_F4_IRQn,   EMIOS0_F5_IRQn,   EMIOS0_F6_IRQn,   EMIOS0_F7_IRQn, \
                                                     NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn, \
                                                     EMIOS0_CH16_IRQn, EMIOS0_CH17_IRQn, EMIOS0_CH18_IRQn, EMIOS0_CH19_IRQn, EMIOS0_CH20_IRQn, EMIOS0_CH21_IRQn, EMIOS0_CH22_IRQn, EMIOS0_CH23_IRQn }, \
                                                   { EMIOS1_F0_IRQn,   EMIOS1_F1_IRQn,   EMIOS1_F2_IRQn,   EMIOS1_F3_IRQn,   EMIOS1_F4_IRQn,   EMIOS1_F5_IRQn,   EMIOS1_F6_IRQn,   EMIOS1_F7_IRQn, \
                                                     NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn,    NotAvail_IRQn, \
                                                     EMIOS1_CH16_IRQn, EMIOS1_CH17_IRQn, EMIOS1_CH18_IRQn, EMIOS1_CH19_IRQn, EMIOS1_CH20_IRQn, EMIOS1_CH21_IRQn, EMIOS1_CH22_IRQn, EMIOS1_CH23_IRQn } }
#define eMIOS_IRQS_16CH                          { { EMIOS0_F0_IRQn,   EMIOS0_F1_IRQn,   EMIOS0_F2_IRQn,   EMIOS0_F3_IRQn,   EMIOS0_F4_IRQn,   EMIOS0_F5_IRQn,   EMIOS0_F6_IRQn,   EMIOS0_F7_IRQn, \
                                                     EMIOS0_CH16_IRQn, EMIOS0_CH17_IRQn, EMIOS0_CH18_IRQn, EMIOS0_CH19_IRQn, EMIOS0_CH20_IRQn, EMIOS0_CH21_IRQn, EMIOS0_CH22_IRQn, EMIOS0_CH23_IRQn }, \
                                                   { EMIOS1_F0_IRQn,   EMIOS1_F1_IRQn,   EMIOS1_F2_IRQn,   EMIOS1_F3_IRQn,   EMIOS1_F4_IRQn,   EMIOS1_F5_IRQn,   EMIOS1_F6_IRQn,   EMIOS1_F7_IRQn, \
                                                     EMIOS1_CH16_IRQn, EMIOS1_CH17_IRQn, EMIOS1_CH18_IRQn, EMIOS1_CH19_IRQn, EMIOS1_CH20_IRQn, EMIOS1_CH21_IRQn, EMIOS1_CH22_IRQn, EMIOS1_CH23_IRQn } }

/* ----------------------------------------------------------------------------
   -- eMIOS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eMIOS_Register_Masks eMIOS Register Masks
 * @{
 */

/* MCR Bit Fields */
#define eMIOS_MCR_GPRE_MASK                      0xFF00u
#define eMIOS_MCR_GPRE_SHIFT                     8u
#define eMIOS_MCR_GPRE_WIDTH                     8u
#define eMIOS_MCR_GPRE(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_GPRE_SHIFT))&eMIOS_MCR_GPRE_MASK)
#define eMIOS_MCR_SRV_MASK                       0xF0000u
#define eMIOS_MCR_SRV_SHIFT                      16u
#define eMIOS_MCR_SRV_WIDTH                      4u
#define eMIOS_MCR_SRV(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_SRV_SHIFT))&eMIOS_MCR_SRV_MASK)
#define eMIOS_MCR_GPREN_MASK                     0x4000000u
#define eMIOS_MCR_GPREN_SHIFT                    26u
#define eMIOS_MCR_GPREN_WIDTH                    1u
#define eMIOS_MCR_GPREN(x)                       (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_GPREN_SHIFT))&eMIOS_MCR_GPREN_MASK)
#define eMIOS_MCR_ETB_MASK                       0x8000000u
#define eMIOS_MCR_ETB_SHIFT                      27u
#define eMIOS_MCR_ETB_WIDTH                      1u
#define eMIOS_MCR_ETB(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_ETB_SHIFT))&eMIOS_MCR_ETB_MASK)
#define eMIOS_MCR_GTBE_MASK                      0x10000000u
#define eMIOS_MCR_GTBE_SHIFT                     28u
#define eMIOS_MCR_GTBE_WIDTH                     1u
#define eMIOS_MCR_GTBE(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_GTBE_SHIFT))&eMIOS_MCR_GTBE_MASK)
#define eMIOS_MCR_FRZ_MASK                       0x20000000u
#define eMIOS_MCR_FRZ_SHIFT                      29u
#define eMIOS_MCR_FRZ_WIDTH                      1u
#define eMIOS_MCR_FRZ(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_FRZ_SHIFT))&eMIOS_MCR_FRZ_MASK)
#define eMIOS_MCR_MDIS_MASK                      0x40000000u
#define eMIOS_MCR_MDIS_SHIFT                     30u
#define eMIOS_MCR_MDIS_WIDTH                     1u
#define eMIOS_MCR_MDIS(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_MCR_MDIS_SHIFT))&eMIOS_MCR_MDIS_MASK)
/* GFLAG Bit Fields */
#define eMIOS_GFLAG_F7_F0_MASK                   0xFFu
#define eMIOS_GFLAG_F7_F0_SHIFT                  0u
#define eMIOS_GFLAG_F7_F0_WIDTH                  8u
#define eMIOS_GFLAG_F7_F0(x)                     (((uint32_t)(((uint32_t)(x))<<eMIOS_GFLAG_F7_F0_SHIFT))&eMIOS_GFLAG_F7_F0_MASK)
#define eMIOS_GFLAG_F23_F16_MASK                 0xFF0000u
#define eMIOS_GFLAG_F23_F16_SHIFT                16u
#define eMIOS_GFLAG_F23_F16_WIDTH                8u
#define eMIOS_GFLAG_F23_F16(x)                   (((uint32_t)(((uint32_t)(x))<<eMIOS_GFLAG_F23_F16_SHIFT))&eMIOS_GFLAG_F23_F16_MASK)
/* OUDIS Bit Fields */
#define eMIOS_OUDIS_OU7_OU0_MASK                 0xFFu
#define eMIOS_OUDIS_OU7_OU0_SHIFT                0u
#define eMIOS_OUDIS_OU7_OU0_WIDTH                8u
#define eMIOS_OUDIS_OU7_OU0(x)                   (((uint32_t)(((uint32_t)(x))<<eMIOS_OUDIS_OU7_OU0_SHIFT))&eMIOS_OUDIS_OU7_OU0_MASK)
#define eMIOS_OUDIS_OU23_OU16_MASK               0xFF0000u
#define eMIOS_OUDIS_OU23_OU16_SHIFT              16u
#define eMIOS_OUDIS_OU23_OU16_WIDTH              8u
#define eMIOS_OUDIS_OU23_OU16(x)                 (((uint32_t)(((uint32_t)(x))<<eMIOS_OUDIS_OU23_OU16_SHIFT))&eMIOS_OUDIS_OU23_OU16_MASK)
/* A Bit Fields */
#define eMIOS_A_A_MASK                           0xFFFFFFu
#define eMIOS_A_A_SHIFT                          0u
#define eMIOS_A_A_WIDTH                          24u
#define eMIOS_A_A(x)                             (((uint32_t)(((uint32_t)(x))<<eMIOS_A_A_SHIFT))&eMIOS_A_A_MASK)
/* B Bit Fields */
#define eMIOS_B_B_MASK                           0xFFFFFFu
#define eMIOS_B_B_SHIFT                          0u
#define eMIOS_B_B_WIDTH                          24u
#define eMIOS_B_B(x)                             (((uint32_t)(((uint32_t)(x))<<eMIOS_B_B_SHIFT))&eMIOS_B_B_MASK)
/* CNT Bit Fields */
#define eMIOS_CNT_C_MASK                         0xFFFFFFu
#define eMIOS_CNT_C_SHIFT                        0u
#define eMIOS_CNT_C_WIDTH                        24u
#define eMIOS_CNT_C(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_CNT_C_SHIFT))&eMIOS_CNT_C_MASK)
/* C Bit Fields */
#define eMIOS_C_MODE_MASK                        0x7Fu
#define eMIOS_C_MODE_SHIFT                       0u
#define eMIOS_C_MODE_WIDTH                       7u
#define eMIOS_C_MODE(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_C_MODE_SHIFT))&eMIOS_C_MODE_MASK)
#define eMIOS_C_EDPOL_MASK                       0x80u
#define eMIOS_C_EDPOL_SHIFT                      7u
#define eMIOS_C_EDPOL_WIDTH                      1u
#define eMIOS_C_EDPOL(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_C_EDPOL_SHIFT))&eMIOS_C_EDPOL_MASK)
#define eMIOS_C_EDSEL_MASK                       0x100u
#define eMIOS_C_EDSEL_SHIFT                      8u
#define eMIOS_C_EDSEL_WIDTH                      1u
#define eMIOS_C_EDSEL(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_C_EDSEL_SHIFT))&eMIOS_C_EDSEL_MASK)
#define eMIOS_C_BSL_MASK                         0x600u
#define eMIOS_C_BSL_SHIFT                        9u
#define eMIOS_C_BSL_WIDTH                        2u
#define eMIOS_C_BSL(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_C_BSL_SHIFT))&eMIOS_C_BSL_MASK)
#define eMIOS_C_FORCMB_MASK                      0x1000u
#define eMIOS_C_FORCMB_SHIFT                     12u
#define eMIOS_C_FORCMB_WIDTH                     1u
#define eMIOS_C_FORCMB(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_C_FORCMB_SHIFT))&eMIOS_C_FORCMB_MASK)
#define eMIOS_C_FORCMA_MASK                      0x2000u
#define eMIOS_C_FORCMA_SHIFT                     13u
#define eMIOS_C_FORCMA_WIDTH                     1u
#define eMIOS_C_FORCMA(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_C_FORCMA_SHIFT))&eMIOS_C_FORCMA_MASK)
#define eMIOS_C_FEN_MASK                         0x20000u
#define eMIOS_C_FEN_SHIFT                        17u
#define eMIOS_C_FEN_WIDTH                        1u
#define eMIOS_C_FEN(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_C_FEN_SHIFT))&eMIOS_C_FEN_MASK)
#define eMIOS_C_FCK_MASK                         0x40000u
#define eMIOS_C_FCK_SHIFT                        18u
#define eMIOS_C_FCK_WIDTH                        1u
#define eMIOS_C_FCK(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_C_FCK_SHIFT))&eMIOS_C_FCK_MASK)
#define eMIOS_C_IF_MASK                          0x780000u
#define eMIOS_C_IF_SHIFT                         19u
#define eMIOS_C_IF_WIDTH                         4u
#define eMIOS_C_IF(x)                            (((uint32_t)(((uint32_t)(x))<<eMIOS_C_IF_SHIFT))&eMIOS_C_IF_MASK)
#define eMIOS_C_DMA_MASK                         0x1000000u
#define eMIOS_C_DMA_SHIFT                        24u
#define eMIOS_C_DMA_WIDTH                        1u
#define eMIOS_C_DMA(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_C_DMA_SHIFT))&eMIOS_C_DMA_MASK)
#define eMIOS_C_UCPREN_MASK                      0x2000000u
#define eMIOS_C_UCPREN_SHIFT                     25u
#define eMIOS_C_UCPREN_WIDTH                     1u
#define eMIOS_C_UCPREN(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_C_UCPREN_SHIFT))&eMIOS_C_UCPREN_MASK)
#define eMIOS_C_UCPRE_MASK                       0xC000000u
#define eMIOS_C_UCPRE_SHIFT                      26u
#define eMIOS_C_UCPRE_WIDTH                      2u
#define eMIOS_C_UCPRE(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_C_UCPRE_SHIFT))&eMIOS_C_UCPRE_MASK)
#define eMIOS_C_ODISSL_MASK                      0x30000000u
#define eMIOS_C_ODISSL_SHIFT                     28u
#define eMIOS_C_ODISSL_WIDTH                     2u
#define eMIOS_C_ODISSL(x)                        (((uint32_t)(((uint32_t)(x))<<eMIOS_C_ODISSL_SHIFT))&eMIOS_C_ODISSL_MASK)
#define eMIOS_C_ODIS_MASK                        0x40000000u
#define eMIOS_C_ODIS_SHIFT                       30u
#define eMIOS_C_ODIS_WIDTH                       1u
#define eMIOS_C_ODIS(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_C_ODIS_SHIFT))&eMIOS_C_ODIS_MASK)
#define eMIOS_C_FREN_MASK                        0x80000000u
#define eMIOS_C_FREN_SHIFT                       31u
#define eMIOS_C_FREN_WIDTH                       1u
#define eMIOS_C_FREN(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_C_FREN_SHIFT))&eMIOS_C_FREN_MASK)
/* S Bit Fields */
#define eMIOS_S_FLAG_MASK                        0x1u
#define eMIOS_S_FLAG_SHIFT                       0u
#define eMIOS_S_FLAG_WIDTH                       1u
#define eMIOS_S_FLAG(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_S_FLAG_SHIFT))&eMIOS_S_FLAG_MASK)
#define eMIOS_S_UCOUT_MASK                       0x2u
#define eMIOS_S_UCOUT_SHIFT                      1u
#define eMIOS_S_UCOUT_WIDTH                      1u
#define eMIOS_S_UCOUT(x)                         (((uint32_t)(((uint32_t)(x))<<eMIOS_S_UCOUT_SHIFT))&eMIOS_S_UCOUT_MASK)
#define eMIOS_S_UCIN_MASK                        0x4u
#define eMIOS_S_UCIN_SHIFT                       2u
#define eMIOS_S_UCIN_WIDTH                       1u
#define eMIOS_S_UCIN(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_S_UCIN_SHIFT))&eMIOS_S_UCIN_MASK)
#define eMIOS_S_OVFL_MASK                        0x8000u
#define eMIOS_S_OVFL_SHIFT                       15u
#define eMIOS_S_OVFL_WIDTH                       1u
#define eMIOS_S_OVFL(x)                          (((uint32_t)(((uint32_t)(x))<<eMIOS_S_OVFL_SHIFT))&eMIOS_S_OVFL_MASK)
#define eMIOS_S_OVR_MASK                         0x80000000u
#define eMIOS_S_OVR_SHIFT                        31u
#define eMIOS_S_OVR_WIDTH                        1u
#define eMIOS_S_OVR(x)                           (((uint32_t)(((uint32_t)(x))<<eMIOS_S_OVR_SHIFT))&eMIOS_S_OVR_MASK)
/* ALTA Bit Fields */
#define eMIOS_ALTA_ALTA_MASK                     0xFFFFFFu
#define eMIOS_ALTA_ALTA_SHIFT                    0u
#define eMIOS_ALTA_ALTA_WIDTH                    24u
#define eMIOS_ALTA_ALTA(x)                       (((uint32_t)(((uint32_t)(x))<<eMIOS_ALTA_ALTA_SHIFT))&eMIOS_ALTA_ALTA_MASK)

/*!
 * @}
 */ /* end of group eMIOS_Register_Masks */


/*!
 * @}
 */ /* end of group eMIOS_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eSCI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eSCI_Peripheral_Access_Layer eSCI Peripheral Access Layer
 * @{
 */


/** eSCI - Size of Registers Arrays */

/** eSCI - Register Layout Typedef */
typedef struct {
  __IO uint16_t BRR;                               /**< Baud Rate Register, offset: 0x0 */
  __IO uint16_t CR1;                               /**< Control Register 1, offset: 0x2 */
  __IO uint16_t CR2;                               /**< Control Register 2, offset: 0x4 */
  __IO uint16_t SDR;                               /**< SCI Data Register, offset: 0x6 */
  __IO uint16_t IFSR1;                             /**< Interrupt Flag and Status Register 1, offset: 0x8 */
  __IO uint16_t IFSR2;                             /**< Interrupt Flag and Status Register 2, offset: 0xA */
  __IO uint16_t LCR1;                              /**< LIN Control Register 1, offset: 0xC */
  __IO uint16_t LCR2;                              /**< LIN Control Register 2, offset: 0xE */
  __IO uint8_t LTR;                                /**< LIN Transmit Register, offset: 0x10 */
       uint8_t RESERVED_0[3];
  __I  uint8_t LRR;                                /**< LIN Receive Register, offset: 0x14 */
       uint8_t RESERVED_1[3];
  __IO uint16_t LPR;                               /**< LIN CRC Polynomial Register, offset: 0x18 */
  __IO uint16_t CR3;                               /**< Control Register 3, offset: 0x1A */
} eSCI_Type, *eSCI_MemMapPtr;

 /** Number of instances of the eSCI module. */
#define eSCI_INSTANCE_COUNT                      (6u)


/* eSCI - Peripheral instance base addresses */
/** Peripheral eSCI_0 base address */
#define eSCI_0_BASE                              (0xFFFB0000u)
/** Peripheral eSCI_0 base pointer */
#define eSCI_0                                   ((eSCI_Type *)eSCI_0_BASE)
/** Peripheral eSCI_1 base address */
#define eSCI_1_BASE                              (0xFFFB4000u)
/** Peripheral eSCI_1 base pointer */
#define eSCI_1                                   ((eSCI_Type *)eSCI_1_BASE)
/** Peripheral eSCI_2 base address */
#define eSCI_2_BASE                              (0xFFFB8000u)
/** Peripheral eSCI_2 base pointer */
#define eSCI_2                                   ((eSCI_Type *)eSCI_2_BASE)
/** Peripheral eSCI_3 base address */
#define eSCI_3_BASE                              (0xC3FB0000u)
/** Peripheral eSCI_3 base pointer */
#define eSCI_3                                   ((eSCI_Type *)eSCI_3_BASE)
/** Peripheral eSCI_4 base address */
#define eSCI_4_BASE                              (0xC3FB4000u)
/** Peripheral eSCI_4 base pointer */
#define eSCI_4                                   ((eSCI_Type *)eSCI_4_BASE)
/** Peripheral eSCI_5 base address */
#define eSCI_5_BASE                              (0xC3FB8000u)
/** Peripheral eSCI_5 base pointer */
#define eSCI_5                                   ((eSCI_Type *)eSCI_5_BASE)
/** Array initializer of eSCI peripheral base addresses */
#define eSCI_BASE_ADDRS                          { eSCI_0_BASE, eSCI_1_BASE, eSCI_2_BASE, eSCI_3_BASE, eSCI_4_BASE, eSCI_5_BASE }
/** Array initializer of eSCI peripheral base pointers */
#define eSCI_BASE_PTRS                           { eSCI_0, eSCI_1, eSCI_2, eSCI_3, eSCI_4, eSCI_5 }

/* ----------------------------------------------------------------------------
   -- eSCI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eSCI_Register_Masks eSCI Register Masks
 * @{
 */

/* BRR Bit Fields */
#define eSCI_BRR_SBR_MASK                        0x1FFFu
#define eSCI_BRR_SBR_SHIFT                       0u
#define eSCI_BRR_SBR_WIDTH                       13u
#define eSCI_BRR_SBR(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_BRR_SBR_SHIFT))&eSCI_BRR_SBR_MASK)
/* CR1 Bit Fields */
#define eSCI_CR1_SBK_MASK                        0x1u
#define eSCI_CR1_SBK_SHIFT                       0u
#define eSCI_CR1_SBK_WIDTH                       1u
#define eSCI_CR1_SBK(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_SBK_SHIFT))&eSCI_CR1_SBK_MASK)
#define eSCI_CR1_RWU_MASK                        0x2u
#define eSCI_CR1_RWU_SHIFT                       1u
#define eSCI_CR1_RWU_WIDTH                       1u
#define eSCI_CR1_RWU(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_RWU_SHIFT))&eSCI_CR1_RWU_MASK)
#define eSCI_CR1_RE_MASK                         0x4u
#define eSCI_CR1_RE_SHIFT                        2u
#define eSCI_CR1_RE_WIDTH                        1u
#define eSCI_CR1_RE(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_RE_SHIFT))&eSCI_CR1_RE_MASK)
#define eSCI_CR1_TE_MASK                         0x8u
#define eSCI_CR1_TE_SHIFT                        3u
#define eSCI_CR1_TE_WIDTH                        1u
#define eSCI_CR1_TE(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_TE_SHIFT))&eSCI_CR1_TE_MASK)
#define eSCI_CR1_ILIE_MASK                       0x10u
#define eSCI_CR1_ILIE_SHIFT                      4u
#define eSCI_CR1_ILIE_WIDTH                      1u
#define eSCI_CR1_ILIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_ILIE_SHIFT))&eSCI_CR1_ILIE_MASK)
#define eSCI_CR1_RIE_MASK                        0x20u
#define eSCI_CR1_RIE_SHIFT                       5u
#define eSCI_CR1_RIE_WIDTH                       1u
#define eSCI_CR1_RIE(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_RIE_SHIFT))&eSCI_CR1_RIE_MASK)
#define eSCI_CR1_TCIE_MASK                       0x40u
#define eSCI_CR1_TCIE_SHIFT                      6u
#define eSCI_CR1_TCIE_WIDTH                      1u
#define eSCI_CR1_TCIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_TCIE_SHIFT))&eSCI_CR1_TCIE_MASK)
#define eSCI_CR1_TIE_MASK                        0x80u
#define eSCI_CR1_TIE_SHIFT                       7u
#define eSCI_CR1_TIE_WIDTH                       1u
#define eSCI_CR1_TIE(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_TIE_SHIFT))&eSCI_CR1_TIE_MASK)
#define eSCI_CR1_PT_MASK                         0x100u
#define eSCI_CR1_PT_SHIFT                        8u
#define eSCI_CR1_PT_WIDTH                        1u
#define eSCI_CR1_PT(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_PT_SHIFT))&eSCI_CR1_PT_MASK)
#define eSCI_CR1_PE_MASK                         0x200u
#define eSCI_CR1_PE_SHIFT                        9u
#define eSCI_CR1_PE_WIDTH                        1u
#define eSCI_CR1_PE(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_PE_SHIFT))&eSCI_CR1_PE_MASK)
#define eSCI_CR1_WAKE_MASK                       0x800u
#define eSCI_CR1_WAKE_SHIFT                      11u
#define eSCI_CR1_WAKE_WIDTH                      1u
#define eSCI_CR1_WAKE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_WAKE_SHIFT))&eSCI_CR1_WAKE_MASK)
#define eSCI_CR1_M_MASK                          0x1000u
#define eSCI_CR1_M_SHIFT                         12u
#define eSCI_CR1_M_WIDTH                         1u
#define eSCI_CR1_M(x)                            (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_M_SHIFT))&eSCI_CR1_M_MASK)
#define eSCI_CR1_RSRC_MASK                       0x2000u
#define eSCI_CR1_RSRC_SHIFT                      13u
#define eSCI_CR1_RSRC_WIDTH                      1u
#define eSCI_CR1_RSRC(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_RSRC_SHIFT))&eSCI_CR1_RSRC_MASK)
#define eSCI_CR1_LOOPS_MASK                      0x8000u
#define eSCI_CR1_LOOPS_SHIFT                     15u
#define eSCI_CR1_LOOPS_WIDTH                     1u
#define eSCI_CR1_LOOPS(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR1_LOOPS_SHIFT))&eSCI_CR1_LOOPS_MASK)
/* CR2 Bit Fields */
#define eSCI_CR2_PFIE_MASK                       0x1u
#define eSCI_CR2_PFIE_SHIFT                      0u
#define eSCI_CR2_PFIE_WIDTH                      1u
#define eSCI_CR2_PFIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_PFIE_SHIFT))&eSCI_CR2_PFIE_MASK)
#define eSCI_CR2_FEIE_MASK                       0x2u
#define eSCI_CR2_FEIE_SHIFT                      1u
#define eSCI_CR2_FEIE_WIDTH                      1u
#define eSCI_CR2_FEIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_FEIE_SHIFT))&eSCI_CR2_FEIE_MASK)
#define eSCI_CR2_NFIE_MASK                       0x4u
#define eSCI_CR2_NFIE_SHIFT                      2u
#define eSCI_CR2_NFIE_WIDTH                      1u
#define eSCI_CR2_NFIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_NFIE_SHIFT))&eSCI_CR2_NFIE_MASK)
#define eSCI_CR2_ORIE_MASK                       0x8u
#define eSCI_CR2_ORIE_SHIFT                      3u
#define eSCI_CR2_ORIE_WIDTH                      1u
#define eSCI_CR2_ORIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_ORIE_SHIFT))&eSCI_CR2_ORIE_MASK)
#define eSCI_CR2_PMSK_MASK                       0x10u
#define eSCI_CR2_PMSK_SHIFT                      4u
#define eSCI_CR2_PMSK_WIDTH                      1u
#define eSCI_CR2_PMSK(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_PMSK_SHIFT))&eSCI_CR2_PMSK_MASK)
#define eSCI_CR2_RXPOL_MASK                      0x20u
#define eSCI_CR2_RXPOL_SHIFT                     5u
#define eSCI_CR2_RXPOL_WIDTH                     1u
#define eSCI_CR2_RXPOL(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_RXPOL_SHIFT))&eSCI_CR2_RXPOL_MASK)
#define eSCI_CR2_BESTP_MASK                      0x40u
#define eSCI_CR2_BESTP_SHIFT                     6u
#define eSCI_CR2_BESTP_WIDTH                     1u
#define eSCI_CR2_BESTP(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_BESTP_SHIFT))&eSCI_CR2_BESTP_MASK)
#define eSCI_CR2_BESM_MASK                       0x80u
#define eSCI_CR2_BESM_SHIFT                      7u
#define eSCI_CR2_BESM_WIDTH                      1u
#define eSCI_CR2_BESM(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_BESM_SHIFT))&eSCI_CR2_BESM_MASK)
#define eSCI_CR2_TXDIR_MASK                      0x100u
#define eSCI_CR2_TXDIR_SHIFT                     8u
#define eSCI_CR2_TXDIR_WIDTH                     1u
#define eSCI_CR2_TXDIR(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_TXDIR_SHIFT))&eSCI_CR2_TXDIR_MASK)
#define eSCI_CR2_BRCL_MASK                       0x200u
#define eSCI_CR2_BRCL_SHIFT                      9u
#define eSCI_CR2_BRCL_WIDTH                      1u
#define eSCI_CR2_BRCL(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_BRCL_SHIFT))&eSCI_CR2_BRCL_MASK)
#define eSCI_CR2_TXDMA_MASK                      0x400u
#define eSCI_CR2_TXDMA_SHIFT                     10u
#define eSCI_CR2_TXDMA_WIDTH                     1u
#define eSCI_CR2_TXDMA(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_TXDMA_SHIFT))&eSCI_CR2_TXDMA_MASK)
#define eSCI_CR2_RXDMA_MASK                      0x800u
#define eSCI_CR2_RXDMA_SHIFT                     11u
#define eSCI_CR2_RXDMA_WIDTH                     1u
#define eSCI_CR2_RXDMA(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_RXDMA_SHIFT))&eSCI_CR2_RXDMA_MASK)
#define eSCI_CR2_BERRIE_MASK                     0x1000u
#define eSCI_CR2_BERRIE_SHIFT                    12u
#define eSCI_CR2_BERRIE_WIDTH                    1u
#define eSCI_CR2_BERRIE(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_BERRIE_SHIFT))&eSCI_CR2_BERRIE_MASK)
#define eSCI_CR2_BSTP_MASK                       0x2000u
#define eSCI_CR2_BSTP_SHIFT                      13u
#define eSCI_CR2_BSTP_WIDTH                      1u
#define eSCI_CR2_BSTP(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_BSTP_SHIFT))&eSCI_CR2_BSTP_MASK)
#define eSCI_CR2_FBR_MASK                        0x4000u
#define eSCI_CR2_FBR_SHIFT                       14u
#define eSCI_CR2_FBR_WIDTH                       1u
#define eSCI_CR2_FBR(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_FBR_SHIFT))&eSCI_CR2_FBR_MASK)
#define eSCI_CR2_MDIS_MASK                       0x8000u
#define eSCI_CR2_MDIS_SHIFT                      15u
#define eSCI_CR2_MDIS_WIDTH                      1u
#define eSCI_CR2_MDIS(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR2_MDIS_SHIFT))&eSCI_CR2_MDIS_MASK)
/* SDR Bit Fields */
#define eSCI_SDR_RDTD_MASK                       0xFFFu
#define eSCI_SDR_RDTD_SHIFT                      0u
#define eSCI_SDR_RDTD_WIDTH                      12u
#define eSCI_SDR_RDTD(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_SDR_RDTD_SHIFT))&eSCI_SDR_RDTD_MASK)
#define eSCI_SDR_ERR_MASK                        0x2000u
#define eSCI_SDR_ERR_SHIFT                       13u
#define eSCI_SDR_ERR_WIDTH                       1u
#define eSCI_SDR_ERR(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_SDR_ERR_SHIFT))&eSCI_SDR_ERR_MASK)
#define eSCI_SDR_TN_MASK                         0x4000u
#define eSCI_SDR_TN_SHIFT                        14u
#define eSCI_SDR_TN_WIDTH                        1u
#define eSCI_SDR_TN(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_SDR_TN_SHIFT))&eSCI_SDR_TN_MASK)
#define eSCI_SDR_RN_MASK                         0x8000u
#define eSCI_SDR_RN_SHIFT                        15u
#define eSCI_SDR_RN_WIDTH                        1u
#define eSCI_SDR_RN(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_SDR_RN_SHIFT))&eSCI_SDR_RN_MASK)
/* IFSR1 Bit Fields */
#define eSCI_IFSR1_RACT_MASK                     0x1u
#define eSCI_IFSR1_RACT_SHIFT                    0u
#define eSCI_IFSR1_RACT_WIDTH                    1u
#define eSCI_IFSR1_RACT(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_RACT_SHIFT))&eSCI_IFSR1_RACT_MASK)
#define eSCI_IFSR1_TACT_MASK                     0x2u
#define eSCI_IFSR1_TACT_SHIFT                    1u
#define eSCI_IFSR1_TACT_WIDTH                    1u
#define eSCI_IFSR1_TACT(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_TACT_SHIFT))&eSCI_IFSR1_TACT_MASK)
#define eSCI_IFSR1_LACT_MASK                     0x4u
#define eSCI_IFSR1_LACT_SHIFT                    2u
#define eSCI_IFSR1_LACT_WIDTH                    1u
#define eSCI_IFSR1_LACT(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_LACT_SHIFT))&eSCI_IFSR1_LACT_MASK)
#define eSCI_IFSR1_WACT_MASK                     0x8u
#define eSCI_IFSR1_WACT_SHIFT                    3u
#define eSCI_IFSR1_WACT_WIDTH                    1u
#define eSCI_IFSR1_WACT(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_WACT_SHIFT))&eSCI_IFSR1_WACT_MASK)
#define eSCI_IFSR1_BERR_MASK                     0x10u
#define eSCI_IFSR1_BERR_SHIFT                    4u
#define eSCI_IFSR1_BERR_WIDTH                    1u
#define eSCI_IFSR1_BERR(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_BERR_SHIFT))&eSCI_IFSR1_BERR_MASK)
#define eSCI_IFSR1_DACT_MASK                     0x20u
#define eSCI_IFSR1_DACT_SHIFT                    5u
#define eSCI_IFSR1_DACT_WIDTH                    1u
#define eSCI_IFSR1_DACT(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_DACT_SHIFT))&eSCI_IFSR1_DACT_MASK)
#define eSCI_IFSR1_PF_MASK                       0x100u
#define eSCI_IFSR1_PF_SHIFT                      8u
#define eSCI_IFSR1_PF_WIDTH                      1u
#define eSCI_IFSR1_PF(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_PF_SHIFT))&eSCI_IFSR1_PF_MASK)
#define eSCI_IFSR1_FE_MASK                       0x200u
#define eSCI_IFSR1_FE_SHIFT                      9u
#define eSCI_IFSR1_FE_WIDTH                      1u
#define eSCI_IFSR1_FE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_FE_SHIFT))&eSCI_IFSR1_FE_MASK)
#define eSCI_IFSR1_NF_MASK                       0x400u
#define eSCI_IFSR1_NF_SHIFT                      10u
#define eSCI_IFSR1_NF_WIDTH                      1u
#define eSCI_IFSR1_NF(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_NF_SHIFT))&eSCI_IFSR1_NF_MASK)
#define eSCI_IFSR1_OR_MASK                       0x800u
#define eSCI_IFSR1_OR_SHIFT                      11u
#define eSCI_IFSR1_OR_WIDTH                      1u
#define eSCI_IFSR1_OR(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_OR_SHIFT))&eSCI_IFSR1_OR_MASK)
#define eSCI_IFSR1_IDLE_MASK                     0x1000u
#define eSCI_IFSR1_IDLE_SHIFT                    12u
#define eSCI_IFSR1_IDLE_WIDTH                    1u
#define eSCI_IFSR1_IDLE(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_IDLE_SHIFT))&eSCI_IFSR1_IDLE_MASK)
#define eSCI_IFSR1_RDRF_MASK                     0x2000u
#define eSCI_IFSR1_RDRF_SHIFT                    13u
#define eSCI_IFSR1_RDRF_WIDTH                    1u
#define eSCI_IFSR1_RDRF(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_RDRF_SHIFT))&eSCI_IFSR1_RDRF_MASK)
#define eSCI_IFSR1_TC_MASK                       0x4000u
#define eSCI_IFSR1_TC_SHIFT                      14u
#define eSCI_IFSR1_TC_WIDTH                      1u
#define eSCI_IFSR1_TC(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_TC_SHIFT))&eSCI_IFSR1_TC_MASK)
#define eSCI_IFSR1_TDRE_MASK                     0x8000u
#define eSCI_IFSR1_TDRE_SHIFT                    15u
#define eSCI_IFSR1_TDRE_WIDTH                    1u
#define eSCI_IFSR1_TDRE(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR1_TDRE_SHIFT))&eSCI_IFSR1_TDRE_MASK)
/* IFSR2 Bit Fields */
#define eSCI_IFSR2_OVFL_MASK                     0x1u
#define eSCI_IFSR2_OVFL_SHIFT                    0u
#define eSCI_IFSR2_OVFL_WIDTH                    1u
#define eSCI_IFSR2_OVFL(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_OVFL_SHIFT))&eSCI_IFSR2_OVFL_MASK)
#define eSCI_IFSR2_UREQ_MASK                     0x2u
#define eSCI_IFSR2_UREQ_SHIFT                    1u
#define eSCI_IFSR2_UREQ_WIDTH                    1u
#define eSCI_IFSR2_UREQ(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_UREQ_SHIFT))&eSCI_IFSR2_UREQ_MASK)
#define eSCI_IFSR2_FRC_MASK                      0x100u
#define eSCI_IFSR2_FRC_SHIFT                     8u
#define eSCI_IFSR2_FRC_WIDTH                     1u
#define eSCI_IFSR2_FRC(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_FRC_SHIFT))&eSCI_IFSR2_FRC_MASK)
#define eSCI_IFSR2_CKERR_MASK                    0x200u
#define eSCI_IFSR2_CKERR_SHIFT                   9u
#define eSCI_IFSR2_CKERR_WIDTH                   1u
#define eSCI_IFSR2_CKERR(x)                      (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_CKERR_SHIFT))&eSCI_IFSR2_CKERR_MASK)
#define eSCI_IFSR2_CERR_MASK                     0x400u
#define eSCI_IFSR2_CERR_SHIFT                    10u
#define eSCI_IFSR2_CERR_WIDTH                    1u
#define eSCI_IFSR2_CERR(x)                       (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_CERR_SHIFT))&eSCI_IFSR2_CERR_MASK)
#define eSCI_IFSR2_PBERR_MASK                    0x800u
#define eSCI_IFSR2_PBERR_SHIFT                   11u
#define eSCI_IFSR2_PBERR_WIDTH                   1u
#define eSCI_IFSR2_PBERR(x)                      (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_PBERR_SHIFT))&eSCI_IFSR2_PBERR_MASK)
#define eSCI_IFSR2_STO_MASK                      0x1000u
#define eSCI_IFSR2_STO_SHIFT                     12u
#define eSCI_IFSR2_STO_WIDTH                     1u
#define eSCI_IFSR2_STO(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_STO_SHIFT))&eSCI_IFSR2_STO_MASK)
#define eSCI_IFSR2_LWAKE_MASK                    0x2000u
#define eSCI_IFSR2_LWAKE_SHIFT                   13u
#define eSCI_IFSR2_LWAKE_WIDTH                   1u
#define eSCI_IFSR2_LWAKE(x)                      (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_LWAKE_SHIFT))&eSCI_IFSR2_LWAKE_MASK)
#define eSCI_IFSR2_TXRDY_MASK                    0x4000u
#define eSCI_IFSR2_TXRDY_SHIFT                   14u
#define eSCI_IFSR2_TXRDY_WIDTH                   1u
#define eSCI_IFSR2_TXRDY(x)                      (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_TXRDY_SHIFT))&eSCI_IFSR2_TXRDY_MASK)
#define eSCI_IFSR2_RXRDY_MASK                    0x8000u
#define eSCI_IFSR2_RXRDY_SHIFT                   15u
#define eSCI_IFSR2_RXRDY_WIDTH                   1u
#define eSCI_IFSR2_RXRDY(x)                      (((uint16_t)(((uint16_t)(x))<<eSCI_IFSR2_RXRDY_SHIFT))&eSCI_IFSR2_RXRDY_MASK)
/* LCR1 Bit Fields */
#define eSCI_LCR1_FCIE_MASK                      0x1u
#define eSCI_LCR1_FCIE_SHIFT                     0u
#define eSCI_LCR1_FCIE_WIDTH                     1u
#define eSCI_LCR1_FCIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_FCIE_SHIFT))&eSCI_LCR1_FCIE_MASK)
#define eSCI_LCR1_CKIE_MASK                      0x2u
#define eSCI_LCR1_CKIE_SHIFT                     1u
#define eSCI_LCR1_CKIE_WIDTH                     1u
#define eSCI_LCR1_CKIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_CKIE_SHIFT))&eSCI_LCR1_CKIE_MASK)
#define eSCI_LCR1_CIE_MASK                       0x4u
#define eSCI_LCR1_CIE_SHIFT                      2u
#define eSCI_LCR1_CIE_WIDTH                      1u
#define eSCI_LCR1_CIE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_CIE_SHIFT))&eSCI_LCR1_CIE_MASK)
#define eSCI_LCR1_PBIE_MASK                      0x8u
#define eSCI_LCR1_PBIE_SHIFT                     3u
#define eSCI_LCR1_PBIE_WIDTH                     1u
#define eSCI_LCR1_PBIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_PBIE_SHIFT))&eSCI_LCR1_PBIE_MASK)
#define eSCI_LCR1_STIE_MASK                      0x10u
#define eSCI_LCR1_STIE_SHIFT                     4u
#define eSCI_LCR1_STIE_WIDTH                     1u
#define eSCI_LCR1_STIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_STIE_SHIFT))&eSCI_LCR1_STIE_MASK)
#define eSCI_LCR1_WUIE_MASK                      0x20u
#define eSCI_LCR1_WUIE_SHIFT                     5u
#define eSCI_LCR1_WUIE_WIDTH                     1u
#define eSCI_LCR1_WUIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_WUIE_SHIFT))&eSCI_LCR1_WUIE_MASK)
#define eSCI_LCR1_TXIE_MASK                      0x40u
#define eSCI_LCR1_TXIE_SHIFT                     6u
#define eSCI_LCR1_TXIE_WIDTH                     1u
#define eSCI_LCR1_TXIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_TXIE_SHIFT))&eSCI_LCR1_TXIE_MASK)
#define eSCI_LCR1_RXIE_MASK                      0x80u
#define eSCI_LCR1_RXIE_SHIFT                     7u
#define eSCI_LCR1_RXIE_WIDTH                     1u
#define eSCI_LCR1_RXIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_RXIE_SHIFT))&eSCI_LCR1_RXIE_MASK)
#define eSCI_LCR1_LIN_MASK                       0x100u
#define eSCI_LCR1_LIN_SHIFT                      8u
#define eSCI_LCR1_LIN_WIDTH                      1u
#define eSCI_LCR1_LIN(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_LIN_SHIFT))&eSCI_LCR1_LIN_MASK)
#define eSCI_LCR1_PRTY_MASK                      0x200u
#define eSCI_LCR1_PRTY_SHIFT                     9u
#define eSCI_LCR1_PRTY_WIDTH                     1u
#define eSCI_LCR1_PRTY(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_PRTY_SHIFT))&eSCI_LCR1_PRTY_MASK)
#define eSCI_LCR1_WUD_MASK                       0x3000u
#define eSCI_LCR1_WUD_SHIFT                      12u
#define eSCI_LCR1_WUD_WIDTH                      2u
#define eSCI_LCR1_WUD(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_WUD_SHIFT))&eSCI_LCR1_WUD_MASK)
#define eSCI_LCR1_WU_MASK                        0x4000u
#define eSCI_LCR1_WU_SHIFT                       14u
#define eSCI_LCR1_WU_WIDTH                       1u
#define eSCI_LCR1_WU(x)                          (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_WU_SHIFT))&eSCI_LCR1_WU_MASK)
#define eSCI_LCR1_LRES_MASK                      0x8000u
#define eSCI_LCR1_LRES_SHIFT                     15u
#define eSCI_LCR1_LRES_WIDTH                     1u
#define eSCI_LCR1_LRES(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR1_LRES_SHIFT))&eSCI_LCR1_LRES_MASK)
/* LCR2 Bit Fields */
#define eSCI_LCR2_OFIE_MASK                      0x100u
#define eSCI_LCR2_OFIE_SHIFT                     8u
#define eSCI_LCR2_OFIE_WIDTH                     1u
#define eSCI_LCR2_OFIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR2_OFIE_SHIFT))&eSCI_LCR2_OFIE_MASK)
#define eSCI_LCR2_UQIE_MASK                      0x200u
#define eSCI_LCR2_UQIE_SHIFT                     9u
#define eSCI_LCR2_UQIE_WIDTH                     1u
#define eSCI_LCR2_UQIE(x)                        (((uint16_t)(((uint16_t)(x))<<eSCI_LCR2_UQIE_SHIFT))&eSCI_LCR2_UQIE_MASK)
/* LTR Bit Fields */
#define eSCI_LTR_DATA_MASK                       0xFFu
#define eSCI_LTR_DATA_SHIFT                      0u
#define eSCI_LTR_DATA_WIDTH                      8u
#define eSCI_LTR_DATA(x)                         (((uint8_t)(((uint8_t)(x))<<eSCI_LTR_DATA_SHIFT))&eSCI_LTR_DATA_MASK)
/* LRR Bit Fields */
#define eSCI_LRR_D_MASK                          0xFFu
#define eSCI_LRR_D_SHIFT                         0u
#define eSCI_LRR_D_WIDTH                         8u
#define eSCI_LRR_D(x)                            (((uint8_t)(((uint8_t)(x))<<eSCI_LRR_D_SHIFT))&eSCI_LRR_D_MASK)
/* LPR Bit Fields */
#define eSCI_LPR_P_MASK                          0xFFFFu
#define eSCI_LPR_P_SHIFT                         0u
#define eSCI_LPR_P_WIDTH                         16u
#define eSCI_LPR_P(x)                            (((uint16_t)(((uint16_t)(x))<<eSCI_LPR_P_SHIFT))&eSCI_LPR_P_MASK)
/* CR3 Bit Fields */
#define eSCI_CR3_M2_MASK                         0x100u
#define eSCI_CR3_M2_SHIFT                        8u
#define eSCI_CR3_M2_WIDTH                        1u
#define eSCI_CR3_M2(x)                           (((uint16_t)(((uint16_t)(x))<<eSCI_CR3_M2_SHIFT))&eSCI_CR3_M2_MASK)
#define eSCI_CR3_ERPE_MASK                       0x200u
#define eSCI_CR3_ERPE_SHIFT                      9u
#define eSCI_CR3_ERPE_WIDTH                      1u
#define eSCI_CR3_ERPE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR3_ERPE_SHIFT))&eSCI_CR3_ERPE_MASK)
#define eSCI_CR3_ERFE_MASK                       0x400u
#define eSCI_CR3_ERFE_SHIFT                      10u
#define eSCI_CR3_ERFE_WIDTH                      1u
#define eSCI_CR3_ERFE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR3_ERFE_SHIFT))&eSCI_CR3_ERFE_MASK)
#define eSCI_CR3_EROE_MASK                       0x800u
#define eSCI_CR3_EROE_SHIFT                      11u
#define eSCI_CR3_EROE_WIDTH                      1u
#define eSCI_CR3_EROE(x)                         (((uint16_t)(((uint16_t)(x))<<eSCI_CR3_EROE_SHIFT))&eSCI_CR3_EROE_MASK)

/*!
 * @}
 */ /* end of group eSCI_Register_Masks */


/*!
 * @}
 */ /* end of group eSCI_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_CCCR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_CCCR_Peripheral_Access_Layer eTPU_CCCR Peripheral Access Layer
 * @{
 */


/** eTPU_CCCR - Size of Registers Arrays */
#define eTPU_CCCR_CR1_COUNT                      32u
#define eTPU_CCCR_CR2_COUNT                      32u

/** eTPU_CCCR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[1024];
  struct {                                         /* offset: 0x400, array step: 0x10 */
    __IO uint32_t CCR_ENG1;                          /**< eTPU Channel n Configuration Register for Engine 1, array offset: 0x400, array step: 0x10 */
    __IO uint32_t CSCR_ENG1;                         /**< eTPU Channel n Status Control Register for Engine 1, array offset: 0x404, array step: 0x10 */
    __IO uint32_t CHSRR_ENG1;                        /**< eTPU Channel n Host Service Request Register for Engine 1, array offset: 0x408, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } CR1[eTPU_CCCR_CR1_COUNT];
       uint8_t RESERVED_1[512];
  struct {                                         /* offset: 0x800, array step: 0x10 */
    __IO uint32_t CCR_ENG2;                          /**< eTPU Channel n Configuration Register for Engine 2, array offset: 0x800, array step: 0x10 */
    __IO uint32_t CSCR_ENG2;                         /**< eTPU Channel n Status Control Register for Engine 2, array offset: 0x804, array step: 0x10 */
    __IO uint32_t CHSRR_ENG2;                        /**< eTPU Channel n Host Service Request Register for Engine 2, array offset: 0x808, array step: 0x10 */
         uint8_t RESERVED_0[4];
  } CR2[eTPU_CCCR_CR2_COUNT];
} eTPU_CCCR_Type, *eTPU_CCCR_MemMapPtr;

 /** Number of instances of the eTPU_CCCR module. */
#define eTPU_CCCR_INSTANCE_COUNT                 (2u)


/* eTPU_CCCR - Peripheral instance base addresses */
/** Peripheral eTPU_CCCR_01 base address */
#define eTPU_CCCR_01_BASE                        (0xC3FC0000u)
/** Peripheral eTPU_CCCR_01 base pointer */
#define eTPU_CCCR_01                             ((eTPU_CCCR_Type *)eTPU_CCCR_01_BASE)
/** Peripheral eTPU_CCCR_2 base address */
#define eTPU_CCCR_2_BASE                         (0xFFE00000u)
/** Peripheral eTPU_CCCR_2 base pointer */
#define eTPU_CCCR_2                              ((eTPU_CCCR_Type *)eTPU_CCCR_2_BASE)
/** Array initializer of eTPU_CCCR peripheral base addresses */
#define eTPU_CCCR_BASE_ADDRS                     { eTPU_CCCR_01_BASE, eTPU_CCCR_2_BASE }
/** Array initializer of eTPU_CCCR peripheral base pointers */
#define eTPU_CCCR_BASE_PTRS                      { eTPU_CCCR_01, eTPU_CCCR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_CCCR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_CCCR_Register_Masks eTPU_CCCR Register Masks
 * @{
 */

/* CCR_ENG1 Bit Fields */
#define eTPU_CCCR_CCR_ENG1_CPBA_MASK             0x7FFu
#define eTPU_CCCR_CCR_ENG1_CPBA_SHIFT            0u
#define eTPU_CCCR_CCR_ENG1_CPBA_WIDTH            11u
#define eTPU_CCCR_CCR_ENG1_CPBA(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_CPBA_SHIFT))&eTPU_CCCR_CCR_ENG1_CPBA_MASK)
#define eTPU_CCCR_CCR_ENG1_OPOL_MASK             0x4000u
#define eTPU_CCCR_CCR_ENG1_OPOL_SHIFT            14u
#define eTPU_CCCR_CCR_ENG1_OPOL_WIDTH            1u
#define eTPU_CCCR_CCR_ENG1_OPOL(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_OPOL_SHIFT))&eTPU_CCCR_CCR_ENG1_OPOL_MASK)
#define eTPU_CCCR_CCR_ENG1_ODIS_MASK             0x8000u
#define eTPU_CCCR_CCR_ENG1_ODIS_SHIFT            15u
#define eTPU_CCCR_CCR_ENG1_ODIS_WIDTH            1u
#define eTPU_CCCR_CCR_ENG1_ODIS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_ODIS_SHIFT))&eTPU_CCCR_CCR_ENG1_ODIS_MASK)
#define eTPU_CCCR_CCR_ENG1_CFS_MASK              0x1F0000u
#define eTPU_CCCR_CCR_ENG1_CFS_SHIFT             16u
#define eTPU_CCCR_CCR_ENG1_CFS_WIDTH             5u
#define eTPU_CCCR_CCR_ENG1_CFS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_CFS_SHIFT))&eTPU_CCCR_CCR_ENG1_CFS_MASK)
#define eTPU_CCCR_CCR_ENG1_ETCS_MASK             0x1000000u
#define eTPU_CCCR_CCR_ENG1_ETCS_SHIFT            24u
#define eTPU_CCCR_CCR_ENG1_ETCS_WIDTH            1u
#define eTPU_CCCR_CCR_ENG1_ETCS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_ETCS_SHIFT))&eTPU_CCCR_CCR_ENG1_ETCS_MASK)
#define eTPU_CCCR_CCR_ENG1_ETPD_MASK             0x2000000u
#define eTPU_CCCR_CCR_ENG1_ETPD_SHIFT            25u
#define eTPU_CCCR_CCR_ENG1_ETPD_WIDTH            1u
#define eTPU_CCCR_CCR_ENG1_ETPD(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_ETPD_SHIFT))&eTPU_CCCR_CCR_ENG1_ETPD_MASK)
#define eTPU_CCCR_CCR_ENG1_SSMAE_MASK            0x4000000u
#define eTPU_CCCR_CCR_ENG1_SSMAE_SHIFT           26u
#define eTPU_CCCR_CCR_ENG1_SSMAE_WIDTH           1u
#define eTPU_CCCR_CCR_ENG1_SSMAE(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_SSMAE_SHIFT))&eTPU_CCCR_CCR_ENG1_SSMAE_MASK)
#define eTPU_CCCR_CCR_ENG1_T4DIS_MASK            0x8000000u
#define eTPU_CCCR_CCR_ENG1_T4DIS_SHIFT           27u
#define eTPU_CCCR_CCR_ENG1_T4DIS_WIDTH           1u
#define eTPU_CCCR_CCR_ENG1_T4DIS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_T4DIS_SHIFT))&eTPU_CCCR_CCR_ENG1_T4DIS_MASK)
#define eTPU_CCCR_CCR_ENG1_CPR_MASK              0x30000000u
#define eTPU_CCCR_CCR_ENG1_CPR_SHIFT             28u
#define eTPU_CCCR_CCR_ENG1_CPR_WIDTH             2u
#define eTPU_CCCR_CCR_ENG1_CPR(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_CPR_SHIFT))&eTPU_CCCR_CCR_ENG1_CPR_MASK)
#define eTPU_CCCR_CCR_ENG1_DTRE_MASK             0x40000000u
#define eTPU_CCCR_CCR_ENG1_DTRE_SHIFT            30u
#define eTPU_CCCR_CCR_ENG1_DTRE_WIDTH            1u
#define eTPU_CCCR_CCR_ENG1_DTRE(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_DTRE_SHIFT))&eTPU_CCCR_CCR_ENG1_DTRE_MASK)
#define eTPU_CCCR_CCR_ENG1_CIE_MASK              0x80000000u
#define eTPU_CCCR_CCR_ENG1_CIE_SHIFT             31u
#define eTPU_CCCR_CCR_ENG1_CIE_WIDTH             1u
#define eTPU_CCCR_CCR_ENG1_CIE(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG1_CIE_SHIFT))&eTPU_CCCR_CCR_ENG1_CIE_MASK)
/* CSCR_ENG1 Bit Fields */
#define eTPU_CCCR_CSCR_ENG1_FM_MASK              0x3u
#define eTPU_CCCR_CSCR_ENG1_FM_SHIFT             0u
#define eTPU_CCCR_CSCR_ENG1_FM_WIDTH             2u
#define eTPU_CCCR_CSCR_ENG1_FM(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_FM_SHIFT))&eTPU_CCCR_CSCR_ENG1_FM_MASK)
#define eTPU_CCCR_CSCR_ENG1_OPS_MASK             0x4000u
#define eTPU_CCCR_CSCR_ENG1_OPS_SHIFT            14u
#define eTPU_CCCR_CSCR_ENG1_OPS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG1_OPS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_OPS_SHIFT))&eTPU_CCCR_CSCR_ENG1_OPS_MASK)
#define eTPU_CCCR_CSCR_ENG1_IPS_MASK             0x8000u
#define eTPU_CCCR_CSCR_ENG1_IPS_SHIFT            15u
#define eTPU_CCCR_CSCR_ENG1_IPS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG1_IPS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_IPS_SHIFT))&eTPU_CCCR_CSCR_ENG1_IPS_MASK)
#define eTPU_CCCR_CSCR_ENG1_DTROS_MASK           0x400000u
#define eTPU_CCCR_CSCR_ENG1_DTROS_SHIFT          22u
#define eTPU_CCCR_CSCR_ENG1_DTROS_WIDTH          1u
#define eTPU_CCCR_CSCR_ENG1_DTROS(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_DTROS_SHIFT))&eTPU_CCCR_CSCR_ENG1_DTROS_MASK)
#define eTPU_CCCR_CSCR_ENG1_DTRS_MASK            0x800000u
#define eTPU_CCCR_CSCR_ENG1_DTRS_SHIFT           23u
#define eTPU_CCCR_CSCR_ENG1_DTRS_WIDTH           1u
#define eTPU_CCCR_CSCR_ENG1_DTRS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_DTRS_SHIFT))&eTPU_CCCR_CSCR_ENG1_DTRS_MASK)
#define eTPU_CCCR_CSCR_ENG1_CIOS_MASK            0x40000000u
#define eTPU_CCCR_CSCR_ENG1_CIOS_SHIFT           30u
#define eTPU_CCCR_CSCR_ENG1_CIOS_WIDTH           1u
#define eTPU_CCCR_CSCR_ENG1_CIOS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_CIOS_SHIFT))&eTPU_CCCR_CSCR_ENG1_CIOS_MASK)
#define eTPU_CCCR_CSCR_ENG1_CIS_MASK             0x80000000u
#define eTPU_CCCR_CSCR_ENG1_CIS_SHIFT            31u
#define eTPU_CCCR_CSCR_ENG1_CIS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG1_CIS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG1_CIS_SHIFT))&eTPU_CCCR_CSCR_ENG1_CIS_MASK)
/* CHSRR_ENG1 Bit Fields */
#define eTPU_CCCR_CHSRR_ENG1_HSR_MASK            0x7u
#define eTPU_CCCR_CHSRR_ENG1_HSR_SHIFT           0u
#define eTPU_CCCR_CHSRR_ENG1_HSR_WIDTH           3u
#define eTPU_CCCR_CHSRR_ENG1_HSR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CHSRR_ENG1_HSR_SHIFT))&eTPU_CCCR_CHSRR_ENG1_HSR_MASK)
/* CCR_ENG2 Bit Fields */
#define eTPU_CCCR_CCR_ENG2_CPBA_MASK             0x7FFu
#define eTPU_CCCR_CCR_ENG2_CPBA_SHIFT            0u
#define eTPU_CCCR_CCR_ENG2_CPBA_WIDTH            11u
#define eTPU_CCCR_CCR_ENG2_CPBA(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_CPBA_SHIFT))&eTPU_CCCR_CCR_ENG2_CPBA_MASK)
#define eTPU_CCCR_CCR_ENG2_OPOL_MASK             0x4000u
#define eTPU_CCCR_CCR_ENG2_OPOL_SHIFT            14u
#define eTPU_CCCR_CCR_ENG2_OPOL_WIDTH            1u
#define eTPU_CCCR_CCR_ENG2_OPOL(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_OPOL_SHIFT))&eTPU_CCCR_CCR_ENG2_OPOL_MASK)
#define eTPU_CCCR_CCR_ENG2_ODIS_MASK             0x8000u
#define eTPU_CCCR_CCR_ENG2_ODIS_SHIFT            15u
#define eTPU_CCCR_CCR_ENG2_ODIS_WIDTH            1u
#define eTPU_CCCR_CCR_ENG2_ODIS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_ODIS_SHIFT))&eTPU_CCCR_CCR_ENG2_ODIS_MASK)
#define eTPU_CCCR_CCR_ENG2_CFS_MASK              0x1F0000u
#define eTPU_CCCR_CCR_ENG2_CFS_SHIFT             16u
#define eTPU_CCCR_CCR_ENG2_CFS_WIDTH             5u
#define eTPU_CCCR_CCR_ENG2_CFS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_CFS_SHIFT))&eTPU_CCCR_CCR_ENG2_CFS_MASK)
#define eTPU_CCCR_CCR_ENG2_ETCS_MASK             0x1000000u
#define eTPU_CCCR_CCR_ENG2_ETCS_SHIFT            24u
#define eTPU_CCCR_CCR_ENG2_ETCS_WIDTH            1u
#define eTPU_CCCR_CCR_ENG2_ETCS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_ETCS_SHIFT))&eTPU_CCCR_CCR_ENG2_ETCS_MASK)
#define eTPU_CCCR_CCR_ENG2_ETPD_MASK             0x2000000u
#define eTPU_CCCR_CCR_ENG2_ETPD_SHIFT            25u
#define eTPU_CCCR_CCR_ENG2_ETPD_WIDTH            1u
#define eTPU_CCCR_CCR_ENG2_ETPD(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_ETPD_SHIFT))&eTPU_CCCR_CCR_ENG2_ETPD_MASK)
#define eTPU_CCCR_CCR_ENG2_SSMAE_MASK            0x4000000u
#define eTPU_CCCR_CCR_ENG2_SSMAE_SHIFT           26u
#define eTPU_CCCR_CCR_ENG2_SSMAE_WIDTH           1u
#define eTPU_CCCR_CCR_ENG2_SSMAE(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_SSMAE_SHIFT))&eTPU_CCCR_CCR_ENG2_SSMAE_MASK)
#define eTPU_CCCR_CCR_ENG2_T4DIS_MASK            0x8000000u
#define eTPU_CCCR_CCR_ENG2_T4DIS_SHIFT           27u
#define eTPU_CCCR_CCR_ENG2_T4DIS_WIDTH           1u
#define eTPU_CCCR_CCR_ENG2_T4DIS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_T4DIS_SHIFT))&eTPU_CCCR_CCR_ENG2_T4DIS_MASK)
#define eTPU_CCCR_CCR_ENG2_CPR_MASK              0x30000000u
#define eTPU_CCCR_CCR_ENG2_CPR_SHIFT             28u
#define eTPU_CCCR_CCR_ENG2_CPR_WIDTH             2u
#define eTPU_CCCR_CCR_ENG2_CPR(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_CPR_SHIFT))&eTPU_CCCR_CCR_ENG2_CPR_MASK)
#define eTPU_CCCR_CCR_ENG2_DTRE_MASK             0x40000000u
#define eTPU_CCCR_CCR_ENG2_DTRE_SHIFT            30u
#define eTPU_CCCR_CCR_ENG2_DTRE_WIDTH            1u
#define eTPU_CCCR_CCR_ENG2_DTRE(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_DTRE_SHIFT))&eTPU_CCCR_CCR_ENG2_DTRE_MASK)
#define eTPU_CCCR_CCR_ENG2_CIE_MASK              0x80000000u
#define eTPU_CCCR_CCR_ENG2_CIE_SHIFT             31u
#define eTPU_CCCR_CCR_ENG2_CIE_WIDTH             1u
#define eTPU_CCCR_CCR_ENG2_CIE(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CCR_ENG2_CIE_SHIFT))&eTPU_CCCR_CCR_ENG2_CIE_MASK)
/* CSCR_ENG2 Bit Fields */
#define eTPU_CCCR_CSCR_ENG2_FM_MASK              0x3u
#define eTPU_CCCR_CSCR_ENG2_FM_SHIFT             0u
#define eTPU_CCCR_CSCR_ENG2_FM_WIDTH             2u
#define eTPU_CCCR_CSCR_ENG2_FM(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_FM_SHIFT))&eTPU_CCCR_CSCR_ENG2_FM_MASK)
#define eTPU_CCCR_CSCR_ENG2_OPS_MASK             0x4000u
#define eTPU_CCCR_CSCR_ENG2_OPS_SHIFT            14u
#define eTPU_CCCR_CSCR_ENG2_OPS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG2_OPS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_OPS_SHIFT))&eTPU_CCCR_CSCR_ENG2_OPS_MASK)
#define eTPU_CCCR_CSCR_ENG2_IPS_MASK             0x8000u
#define eTPU_CCCR_CSCR_ENG2_IPS_SHIFT            15u
#define eTPU_CCCR_CSCR_ENG2_IPS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG2_IPS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_IPS_SHIFT))&eTPU_CCCR_CSCR_ENG2_IPS_MASK)
#define eTPU_CCCR_CSCR_ENG2_DTROS_MASK           0x400000u
#define eTPU_CCCR_CSCR_ENG2_DTROS_SHIFT          22u
#define eTPU_CCCR_CSCR_ENG2_DTROS_WIDTH          1u
#define eTPU_CCCR_CSCR_ENG2_DTROS(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_DTROS_SHIFT))&eTPU_CCCR_CSCR_ENG2_DTROS_MASK)
#define eTPU_CCCR_CSCR_ENG2_DTRS_MASK            0x800000u
#define eTPU_CCCR_CSCR_ENG2_DTRS_SHIFT           23u
#define eTPU_CCCR_CSCR_ENG2_DTRS_WIDTH           1u
#define eTPU_CCCR_CSCR_ENG2_DTRS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_DTRS_SHIFT))&eTPU_CCCR_CSCR_ENG2_DTRS_MASK)
#define eTPU_CCCR_CSCR_ENG2_CIOS_MASK            0x40000000u
#define eTPU_CCCR_CSCR_ENG2_CIOS_SHIFT           30u
#define eTPU_CCCR_CSCR_ENG2_CIOS_WIDTH           1u
#define eTPU_CCCR_CSCR_ENG2_CIOS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_CIOS_SHIFT))&eTPU_CCCR_CSCR_ENG2_CIOS_MASK)
#define eTPU_CCCR_CSCR_ENG2_CIS_MASK             0x80000000u
#define eTPU_CCCR_CSCR_ENG2_CIS_SHIFT            31u
#define eTPU_CCCR_CSCR_ENG2_CIS_WIDTH            1u
#define eTPU_CCCR_CSCR_ENG2_CIS(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CSCR_ENG2_CIS_SHIFT))&eTPU_CCCR_CSCR_ENG2_CIS_MASK)
/* CHSRR_ENG2 Bit Fields */
#define eTPU_CCCR_CHSRR_ENG2_HSR_MASK            0x7u
#define eTPU_CCCR_CHSRR_ENG2_HSR_SHIFT           0u
#define eTPU_CCCR_CHSRR_ENG2_HSR_WIDTH           3u
#define eTPU_CCCR_CHSRR_ENG2_HSR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_CCCR_CHSRR_ENG2_HSR_SHIFT))&eTPU_CCCR_CHSRR_ENG2_HSR_MASK)

/*!
 * @}
 */ /* end of group eTPU_CCCR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_CCCR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_ER Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_ER_Peripheral_Access_Layer eTPU_ER Peripheral Access Layer
 * @{
 */


/** eTPU_ER - Size of Registers Arrays */

/** eTPU_ER - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[96];
  __IO uint32_t WDTR_ENG1;                         /**< eTPU Watchdog Timer Register for Engine 1, offset: 0x60 */
       uint8_t RESERVED_1[4];
  __IO uint32_t IDLER_ENG1;                        /**< eTPU Idle Register for Engine 1, offset: 0x68 */
       uint8_t RESERVED_2[4];
  __IO uint32_t WDTR_ENG2;                         /**< eTPU Watchdog Timer Register for Engine 2, offset: 0x70 */
       uint8_t RESERVED_3[4];
  __IO uint32_t IDLER_ENG2;                        /**< eTPU Idle Register for Engine 2, offset: 0x78 */
} eTPU_ER_Type, *eTPU_ER_MemMapPtr;

 /** Number of instances of the eTPU_ER module. */
#define eTPU_ER_INSTANCE_COUNT                   (2u)


/* eTPU_ER - Peripheral instance base addresses */
/** Peripheral eTPU_ER_01 base address */
#define eTPU_ER_01_BASE                          (0xC3FC0000u)
/** Peripheral eTPU_ER_01 base pointer */
#define eTPU_ER_01                               ((eTPU_ER_Type *)eTPU_ER_01_BASE)
/** Peripheral eTPU_ER_2 base address */
#define eTPU_ER_2_BASE                           (0xFFE00000u)
/** Peripheral eTPU_ER_2 base pointer */
#define eTPU_ER_2                                ((eTPU_ER_Type *)eTPU_ER_2_BASE)
/** Array initializer of eTPU_ER peripheral base addresses */
#define eTPU_ER_BASE_ADDRS                       { eTPU_ER_01_BASE, eTPU_ER_2_BASE }
/** Array initializer of eTPU_ER peripheral base pointers */
#define eTPU_ER_BASE_PTRS                        { eTPU_ER_01, eTPU_ER_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_ER Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_ER_Register_Masks eTPU_ER Register Masks
 * @{
 */

/* WDTR_ENG1 Bit Fields */
#define eTPU_ER_WDTR_ENG1_WDCNT_MASK             0xFFFFu
#define eTPU_ER_WDTR_ENG1_WDCNT_SHIFT            0u
#define eTPU_ER_WDTR_ENG1_WDCNT_WIDTH            16u
#define eTPU_ER_WDTR_ENG1_WDCNT(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG1_WDCNT_SHIFT))&eTPU_ER_WDTR_ENG1_WDCNT_MASK)
#define eTPU_ER_WDTR_ENG1_WMO_MASK               0x10000000u
#define eTPU_ER_WDTR_ENG1_WMO_SHIFT              28u
#define eTPU_ER_WDTR_ENG1_WMO_WIDTH              1u
#define eTPU_ER_WDTR_ENG1_WMO(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG1_WMO_SHIFT))&eTPU_ER_WDTR_ENG1_WMO_MASK)
#define eTPU_ER_WDTR_ENG1_WDM_MASK               0xC0000000u
#define eTPU_ER_WDTR_ENG1_WDM_SHIFT              30u
#define eTPU_ER_WDTR_ENG1_WDM_WIDTH              2u
#define eTPU_ER_WDTR_ENG1_WDM(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG1_WDM_SHIFT))&eTPU_ER_WDTR_ENG1_WDM_MASK)
/* IDLER_ENG1 Bit Fields */
#define eTPU_ER_IDLER_ENG1_ICLR_MASK             0x1u
#define eTPU_ER_IDLER_ENG1_ICLR_SHIFT            0u
#define eTPU_ER_IDLER_ENG1_ICLR_WIDTH            1u
#define eTPU_ER_IDLER_ENG1_ICLR(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_ER_IDLER_ENG1_ICLR_SHIFT))&eTPU_ER_IDLER_ENG1_ICLR_MASK)
#define eTPU_ER_IDLER_ENG1_IDLE_CNT_MASK         0xFFFFFFFEu
#define eTPU_ER_IDLER_ENG1_IDLE_CNT_SHIFT        1u
#define eTPU_ER_IDLER_ENG1_IDLE_CNT_WIDTH        31u
#define eTPU_ER_IDLER_ENG1_IDLE_CNT(x)           (((uint32_t)(((uint32_t)(x))<<eTPU_ER_IDLER_ENG1_IDLE_CNT_SHIFT))&eTPU_ER_IDLER_ENG1_IDLE_CNT_MASK)
/* WDTR_ENG2 Bit Fields */
#define eTPU_ER_WDTR_ENG2_WDCNT_MASK             0xFFFFu
#define eTPU_ER_WDTR_ENG2_WDCNT_SHIFT            0u
#define eTPU_ER_WDTR_ENG2_WDCNT_WIDTH            16u
#define eTPU_ER_WDTR_ENG2_WDCNT(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG2_WDCNT_SHIFT))&eTPU_ER_WDTR_ENG2_WDCNT_MASK)
#define eTPU_ER_WDTR_ENG2_WMO_MASK               0x10000000u
#define eTPU_ER_WDTR_ENG2_WMO_SHIFT              28u
#define eTPU_ER_WDTR_ENG2_WMO_WIDTH              1u
#define eTPU_ER_WDTR_ENG2_WMO(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG2_WMO_SHIFT))&eTPU_ER_WDTR_ENG2_WMO_MASK)
#define eTPU_ER_WDTR_ENG2_WDM_MASK               0xC0000000u
#define eTPU_ER_WDTR_ENG2_WDM_SHIFT              30u
#define eTPU_ER_WDTR_ENG2_WDM_WIDTH              2u
#define eTPU_ER_WDTR_ENG2_WDM(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_ER_WDTR_ENG2_WDM_SHIFT))&eTPU_ER_WDTR_ENG2_WDM_MASK)
/* IDLER_ENG2 Bit Fields */
#define eTPU_ER_IDLER_ENG2_ICLR_MASK             0x1u
#define eTPU_ER_IDLER_ENG2_ICLR_SHIFT            0u
#define eTPU_ER_IDLER_ENG2_ICLR_WIDTH            1u
#define eTPU_ER_IDLER_ENG2_ICLR(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_ER_IDLER_ENG2_ICLR_SHIFT))&eTPU_ER_IDLER_ENG2_ICLR_MASK)
#define eTPU_ER_IDLER_ENG2_IDLE_CNT_MASK         0xFFFFFFFEu
#define eTPU_ER_IDLER_ENG2_IDLE_CNT_SHIFT        1u
#define eTPU_ER_IDLER_ENG2_IDLE_CNT_WIDTH        31u
#define eTPU_ER_IDLER_ENG2_IDLE_CNT(x)           (((uint32_t)(((uint32_t)(x))<<eTPU_ER_IDLER_ENG2_IDLE_CNT_SHIFT))&eTPU_ER_IDLER_ENG2_IDLE_CNT_MASK)

/*!
 * @}
 */ /* end of group eTPU_ER_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_ER_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_GCR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_GCR_Peripheral_Access_Layer eTPU_GCR Peripheral Access Layer
 * @{
 */


/** eTPU_GCR - Size of Registers Arrays */

/** eTPU_GCR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  __IO uint32_t CISR_ENG1;                         /**< eTPU Channel Interrupt Status Register for Engine 1, offset: 0x200 */
  __IO uint32_t CISR_ENG2;                         /**< eTPU Channel Interrupt Status Register for Engine 2, offset: 0x204 */
       uint8_t RESERVED_1[8];
  __IO uint32_t CDTRSR_ENG1;                       /**< eTPU Channel Data Transfer Request Status Register for Engine 1, offset: 0x210 */
  __IO uint32_t CDTRSR_ENG2;                       /**< eTPU Channel Data Transfer Request Status Register for Engine 2, offset: 0x214 */
       uint8_t RESERVED_2[8];
  __IO uint32_t CIOSR_ENG1;                        /**< eTPU Channel Interrupt Overflow Status Register for Engine 1, offset: 0x220 */
  __IO uint32_t CIOSR_ENG2;                        /**< eTPU Channel Interrupt Overflow Status Register for Engine 2, offset: 0x224 */
       uint8_t RESERVED_3[8];
  __IO uint32_t CDTROSR_ENG1;                      /**< eTPU Channel Data Transfer Request Overflow Status Register for Engine 1, offset: 0x230 */
  __IO uint32_t CDTROSR_ENG2;                      /**< eTPU Channel Data Transfer Request Overflow Status Register for Engine 2, offset: 0x234 */
       uint8_t RESERVED_4[8];
  __IO uint32_t CIER_ENG1;                         /**< eTPU Channel Interrupt Enable Register for Engine 1, offset: 0x240 */
  __IO uint32_t CIER_ENG2;                         /**< eTPU Channel Interrupt Enable Register for Engine 2, offset: 0x244 */
       uint8_t RESERVED_5[8];
  __IO uint32_t CDTRER_ENG1;                       /**< eTPU Channel Data Transfer Request Enable Register for Engine 1, offset: 0x250 */
  __IO uint32_t CDTRER_ENG2;                       /**< eTPU Channel Data Transfer Request Enable Register for Engine 2, offset: 0x254 */
       uint8_t RESERVED_6[8];
  __IO uint32_t WDSR_ENG1;                         /**< eTPU Watchdog Status Register for Engine 1, offset: 0x260 */
  __IO uint32_t WDSR_ENG2;                         /**< eTPU Watchdog Status Register for Engine 2, offset: 0x264 */
       uint8_t RESERVED_7[24];
  __I  uint32_t CPSSR_ENG1;                        /**< eTPU Channel Pending Service Status Register for Engine 1, offset: 0x280 */
  __I  uint32_t CPSSR_ENG2;                        /**< eTPU Channel Pending Service Status Register for Engine 2, offset: 0x284 */
       uint8_t RESERVED_8[8];
  __I  uint32_t CSSR_ENG1;                         /**< eTPU Channel Service Status Register for Engine 1, offset: 0x290 */
  __I  uint32_t CSSR_ENG2;                         /**< eTPU Channel Service Status Register for Engine 2, offset: 0x294 */
} eTPU_GCR_Type, *eTPU_GCR_MemMapPtr;

 /** Number of instances of the eTPU_GCR module. */
#define eTPU_GCR_INSTANCE_COUNT                  (2u)


/* eTPU_GCR - Peripheral instance base addresses */
/** Peripheral eTPU_GCR_01 base address */
#define eTPU_GCR_01_BASE                         (0xC3FC0000u)
/** Peripheral eTPU_GCR_01 base pointer */
#define eTPU_GCR_01                              ((eTPU_GCR_Type *)eTPU_GCR_01_BASE)
/** Peripheral eTPU_GCR_2 base address */
#define eTPU_GCR_2_BASE                          (0xFFE00000u)
/** Peripheral eTPU_GCR_2 base pointer */
#define eTPU_GCR_2                               ((eTPU_GCR_Type *)eTPU_GCR_2_BASE)
/** Array initializer of eTPU_GCR peripheral base addresses */
#define eTPU_GCR_BASE_ADDRS                      { eTPU_GCR_01_BASE, eTPU_GCR_2_BASE }
/** Array initializer of eTPU_GCR peripheral base pointers */
#define eTPU_GCR_BASE_PTRS                       { eTPU_GCR_01, eTPU_GCR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_GCR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_GCR_Register_Masks eTPU_GCR Register Masks
 * @{
 */

/* CISR_ENG1 Bit Fields */
#define eTPU_GCR_CISR_ENG1_CISn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CISR_ENG1_CISn_SHIFT            0u
#define eTPU_GCR_CISR_ENG1_CISn_WIDTH            32u
#define eTPU_GCR_CISR_ENG1_CISn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CISR_ENG1_CISn_SHIFT))&eTPU_GCR_CISR_ENG1_CISn_MASK)
/* CISR_ENG2 Bit Fields */
#define eTPU_GCR_CISR_ENG2_CISn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CISR_ENG2_CISn_SHIFT            0u
#define eTPU_GCR_CISR_ENG2_CISn_WIDTH            32u
#define eTPU_GCR_CISR_ENG2_CISn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CISR_ENG2_CISn_SHIFT))&eTPU_GCR_CISR_ENG2_CISn_MASK)
/* CDTRSR_ENG1 Bit Fields */
#define eTPU_GCR_CDTRSR_ENG1_DTRSn_MASK          0xFFFFFFFFu
#define eTPU_GCR_CDTRSR_ENG1_DTRSn_SHIFT         0u
#define eTPU_GCR_CDTRSR_ENG1_DTRSn_WIDTH         32u
#define eTPU_GCR_CDTRSR_ENG1_DTRSn(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTRSR_ENG1_DTRSn_SHIFT))&eTPU_GCR_CDTRSR_ENG1_DTRSn_MASK)
/* CDTRSR_ENG2 Bit Fields */
#define eTPU_GCR_CDTRSR_ENG2_DTRSn_MASK          0xFFFFFFFFu
#define eTPU_GCR_CDTRSR_ENG2_DTRSn_SHIFT         0u
#define eTPU_GCR_CDTRSR_ENG2_DTRSn_WIDTH         32u
#define eTPU_GCR_CDTRSR_ENG2_DTRSn(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTRSR_ENG2_DTRSn_SHIFT))&eTPU_GCR_CDTRSR_ENG2_DTRSn_MASK)
/* CIOSR_ENG1 Bit Fields */
#define eTPU_GCR_CIOSR_ENG1_CIOSn_MASK           0xFFFFFFFFu
#define eTPU_GCR_CIOSR_ENG1_CIOSn_SHIFT          0u
#define eTPU_GCR_CIOSR_ENG1_CIOSn_WIDTH          32u
#define eTPU_GCR_CIOSR_ENG1_CIOSn(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CIOSR_ENG1_CIOSn_SHIFT))&eTPU_GCR_CIOSR_ENG1_CIOSn_MASK)
/* CIOSR_ENG2 Bit Fields */
#define eTPU_GCR_CIOSR_ENG2_CIOSn_MASK           0xFFFFFFFFu
#define eTPU_GCR_CIOSR_ENG2_CIOSn_SHIFT          0u
#define eTPU_GCR_CIOSR_ENG2_CIOSn_WIDTH          32u
#define eTPU_GCR_CIOSR_ENG2_CIOSn(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CIOSR_ENG2_CIOSn_SHIFT))&eTPU_GCR_CIOSR_ENG2_CIOSn_MASK)
/* CDTROSR_ENG1 Bit Fields */
#define eTPU_GCR_CDTROSR_ENG1_DTROSn_MASK        0xFFFFFFFFu
#define eTPU_GCR_CDTROSR_ENG1_DTROSn_SHIFT       0u
#define eTPU_GCR_CDTROSR_ENG1_DTROSn_WIDTH       32u
#define eTPU_GCR_CDTROSR_ENG1_DTROSn(x)          (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTROSR_ENG1_DTROSn_SHIFT))&eTPU_GCR_CDTROSR_ENG1_DTROSn_MASK)
/* CDTROSR_ENG2 Bit Fields */
#define eTPU_GCR_CDTROSR_ENG2_DTROSn_MASK        0xFFFFFFFFu
#define eTPU_GCR_CDTROSR_ENG2_DTROSn_SHIFT       0u
#define eTPU_GCR_CDTROSR_ENG2_DTROSn_WIDTH       32u
#define eTPU_GCR_CDTROSR_ENG2_DTROSn(x)          (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTROSR_ENG2_DTROSn_SHIFT))&eTPU_GCR_CDTROSR_ENG2_DTROSn_MASK)
/* CIER_ENG1 Bit Fields */
#define eTPU_GCR_CIER_ENG1_CIEn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CIER_ENG1_CIEn_SHIFT            0u
#define eTPU_GCR_CIER_ENG1_CIEn_WIDTH            32u
#define eTPU_GCR_CIER_ENG1_CIEn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CIER_ENG1_CIEn_SHIFT))&eTPU_GCR_CIER_ENG1_CIEn_MASK)
/* CIER_ENG2 Bit Fields */
#define eTPU_GCR_CIER_ENG2_CIEn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CIER_ENG2_CIEn_SHIFT            0u
#define eTPU_GCR_CIER_ENG2_CIEn_WIDTH            32u
#define eTPU_GCR_CIER_ENG2_CIEn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CIER_ENG2_CIEn_SHIFT))&eTPU_GCR_CIER_ENG2_CIEn_MASK)
/* CDTRER_ENG1 Bit Fields */
#define eTPU_GCR_CDTRER_ENG1_DTREn_MASK          0xFFFFFFFFu
#define eTPU_GCR_CDTRER_ENG1_DTREn_SHIFT         0u
#define eTPU_GCR_CDTRER_ENG1_DTREn_WIDTH         32u
#define eTPU_GCR_CDTRER_ENG1_DTREn(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTRER_ENG1_DTREn_SHIFT))&eTPU_GCR_CDTRER_ENG1_DTREn_MASK)
/* CDTRER_ENG2 Bit Fields */
#define eTPU_GCR_CDTRER_ENG2_DTREn_MASK          0xFFFFFFFFu
#define eTPU_GCR_CDTRER_ENG2_DTREn_SHIFT         0u
#define eTPU_GCR_CDTRER_ENG2_DTREn_WIDTH         32u
#define eTPU_GCR_CDTRER_ENG2_DTREn(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CDTRER_ENG2_DTREn_SHIFT))&eTPU_GCR_CDTRER_ENG2_DTREn_MASK)
/* WDSR_ENG1 Bit Fields */
#define eTPU_GCR_WDSR_ENG1_WDSn_MASK             0xFFFFFFFFu
#define eTPU_GCR_WDSR_ENG1_WDSn_SHIFT            0u
#define eTPU_GCR_WDSR_ENG1_WDSn_WIDTH            32u
#define eTPU_GCR_WDSR_ENG1_WDSn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_WDSR_ENG1_WDSn_SHIFT))&eTPU_GCR_WDSR_ENG1_WDSn_MASK)
/* WDSR_ENG2 Bit Fields */
#define eTPU_GCR_WDSR_ENG2_WDSn_MASK             0xFFFFFFFFu
#define eTPU_GCR_WDSR_ENG2_WDSn_SHIFT            0u
#define eTPU_GCR_WDSR_ENG2_WDSn_WIDTH            32u
#define eTPU_GCR_WDSR_ENG2_WDSn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_WDSR_ENG2_WDSn_SHIFT))&eTPU_GCR_WDSR_ENG2_WDSn_MASK)
/* CPSSR_ENG1 Bit Fields */
#define eTPU_GCR_CPSSR_ENG1_SRn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CPSSR_ENG1_SRn_SHIFT            0u
#define eTPU_GCR_CPSSR_ENG1_SRn_WIDTH            32u
#define eTPU_GCR_CPSSR_ENG1_SRn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CPSSR_ENG1_SRn_SHIFT))&eTPU_GCR_CPSSR_ENG1_SRn_MASK)
/* CPSSR_ENG2 Bit Fields */
#define eTPU_GCR_CPSSR_ENG2_SRn_MASK             0xFFFFFFFFu
#define eTPU_GCR_CPSSR_ENG2_SRn_SHIFT            0u
#define eTPU_GCR_CPSSR_ENG2_SRn_WIDTH            32u
#define eTPU_GCR_CPSSR_ENG2_SRn(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CPSSR_ENG2_SRn_SHIFT))&eTPU_GCR_CPSSR_ENG2_SRn_MASK)
/* CSSR_ENG1 Bit Fields */
#define eTPU_GCR_CSSR_ENG1_SSn_MASK              0xFFFFFFFFu
#define eTPU_GCR_CSSR_ENG1_SSn_SHIFT             0u
#define eTPU_GCR_CSSR_ENG1_SSn_WIDTH             32u
#define eTPU_GCR_CSSR_ENG1_SSn(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CSSR_ENG1_SSn_SHIFT))&eTPU_GCR_CSSR_ENG1_SSn_MASK)
/* CSSR_ENG2 Bit Fields */
#define eTPU_GCR_CSSR_ENG2_SSn_MASK              0xFFFFFFFFu
#define eTPU_GCR_CSSR_ENG2_SSn_SHIFT             0u
#define eTPU_GCR_CSSR_ENG2_SSn_WIDTH             32u
#define eTPU_GCR_CSSR_ENG2_SSn(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_GCR_CSSR_ENG2_SSn_SHIFT))&eTPU_GCR_CSSR_ENG2_SSn_MASK)

/*!
 * @}
 */ /* end of group eTPU_GCR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_GCR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_LMR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_LMR_Peripheral_Access_Layer eTPU_LMR Peripheral Access Layer
 * @{
 */


/** eTPU_LMR - Size of Registers Arrays */
#define eTPU_LMR_LMR1_COUNT                      6u
#define eTPU_LMR_LMR2_COUNT                      6u

/** eTPU_LMR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[128];
  struct {                                         /* offset: 0x80, array step: 0x8 */
    __IO uint32_t LMCR_ENG1;                         /**< eTPU Latency Monitor Configuration Register for Engine 1, array offset: 0x80, array step: 0x8 */
    __IO uint32_t LMMR_ENG1;                         /**< eTPU Latency Monitor Measure Register for Engine 1, array offset: 0x84, array step: 0x8 */
  } LMR1[eTPU_LMR_LMR1_COUNT];
       uint8_t RESERVED_1[16];
  struct {                                         /* offset: 0xC0, array step: 0x8 */
    __IO uint32_t LMCR_ENG2;                         /**< eTPU Latency Monitor Configuration Register for Engine 2, array offset: 0xC0, array step: 0x8 */
    __IO uint32_t LMMR_ENG2;                         /**< eTPU Latency Monitor Measure Register for Engine 2, array offset: 0xC4, array step: 0x8 */
  } LMR2[eTPU_LMR_LMR2_COUNT];
} eTPU_LMR_Type, *eTPU_LMR_MemMapPtr;

 /** Number of instances of the eTPU_LMR module. */
#define eTPU_LMR_INSTANCE_COUNT                  (2u)


/* eTPU_LMR - Peripheral instance base addresses */
/** Peripheral eTPU_LMR_01 base address */
#define eTPU_LMR_01_BASE                         (0xC3FC0000u)
/** Peripheral eTPU_LMR_01 base pointer */
#define eTPU_LMR_01                              ((eTPU_LMR_Type *)eTPU_LMR_01_BASE)
/** Peripheral eTPU_LMR_2 base address */
#define eTPU_LMR_2_BASE                          (0xFFE00000u)
/** Peripheral eTPU_LMR_2 base pointer */
#define eTPU_LMR_2                               ((eTPU_LMR_Type *)eTPU_LMR_2_BASE)
/** Array initializer of eTPU_LMR peripheral base addresses */
#define eTPU_LMR_BASE_ADDRS                      { eTPU_LMR_01_BASE, eTPU_LMR_2_BASE }
/** Array initializer of eTPU_LMR peripheral base pointers */
#define eTPU_LMR_BASE_PTRS                       { eTPU_LMR_01, eTPU_LMR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_LMR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_LMR_Register_Masks eTPU_LMR Register Masks
 * @{
 */

/* LMCR_ENG1 Bit Fields */
#define eTPU_LMR_LMCR_ENG1_MAXLAT_MASK           0xFFFFu
#define eTPU_LMR_LMCR_ENG1_MAXLAT_SHIFT          0u
#define eTPU_LMR_LMCR_ENG1_MAXLAT_WIDTH          16u
#define eTPU_LMR_LMCR_ENG1_MAXLAT(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG1_MAXLAT_SHIFT))&eTPU_LMR_LMCR_ENG1_MAXLAT_MASK)
#define eTPU_LMR_LMCR_ENG1_MONCHAN_MASK          0x1F0000u
#define eTPU_LMR_LMCR_ENG1_MONCHAN_SHIFT         16u
#define eTPU_LMR_LMCR_ENG1_MONCHAN_WIDTH         5u
#define eTPU_LMR_LMCR_ENG1_MONCHAN(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG1_MONCHAN_SHIFT))&eTPU_LMR_LMCR_ENG1_MONCHAN_MASK)
#define eTPU_LMR_LMCR_ENG1_SRSEL_MASK            0x7000000u
#define eTPU_LMR_LMCR_ENG1_SRSEL_SHIFT           24u
#define eTPU_LMR_LMCR_ENG1_SRSEL_WIDTH           3u
#define eTPU_LMR_LMCR_ENG1_SRSEL(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG1_SRSEL_SHIFT))&eTPU_LMR_LMCR_ENG1_SRSEL_MASK)
#define eTPU_LMR_LMCR_ENG1_LMM_MASK              0xC0000000u
#define eTPU_LMR_LMCR_ENG1_LMM_SHIFT             30u
#define eTPU_LMR_LMCR_ENG1_LMM_WIDTH             2u
#define eTPU_LMR_LMCR_ENG1_LMM(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG1_LMM_SHIFT))&eTPU_LMR_LMCR_ENG1_LMM_MASK)
/* LMMR_ENG1 Bit Fields */
#define eTPU_LMR_LMMR_ENG1_LTC_MASK              0x1u
#define eTPU_LMR_LMMR_ENG1_LTC_SHIFT             0u
#define eTPU_LMR_LMMR_ENG1_LTC_WIDTH             1u
#define eTPU_LMR_LMMR_ENG1_LTC(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMMR_ENG1_LTC_SHIFT))&eTPU_LMR_LMMR_ENG1_LTC_MASK)
#define eTPU_LMR_LMMR_ENG1_LATENCY_MASK          0xFFFEu
#define eTPU_LMR_LMMR_ENG1_LATENCY_SHIFT         1u
#define eTPU_LMR_LMMR_ENG1_LATENCY_WIDTH         15u
#define eTPU_LMR_LMMR_ENG1_LATENCY(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMMR_ENG1_LATENCY_SHIFT))&eTPU_LMR_LMMR_ENG1_LATENCY_MASK)
/* LMCR_ENG2 Bit Fields */
#define eTPU_LMR_LMCR_ENG2_MAXLAT_MASK           0xFFFFu
#define eTPU_LMR_LMCR_ENG2_MAXLAT_SHIFT          0u
#define eTPU_LMR_LMCR_ENG2_MAXLAT_WIDTH          16u
#define eTPU_LMR_LMCR_ENG2_MAXLAT(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG2_MAXLAT_SHIFT))&eTPU_LMR_LMCR_ENG2_MAXLAT_MASK)
#define eTPU_LMR_LMCR_ENG2_MONCHAN_MASK          0x1F0000u
#define eTPU_LMR_LMCR_ENG2_MONCHAN_SHIFT         16u
#define eTPU_LMR_LMCR_ENG2_MONCHAN_WIDTH         5u
#define eTPU_LMR_LMCR_ENG2_MONCHAN(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG2_MONCHAN_SHIFT))&eTPU_LMR_LMCR_ENG2_MONCHAN_MASK)
#define eTPU_LMR_LMCR_ENG2_SRSEL_MASK            0x7000000u
#define eTPU_LMR_LMCR_ENG2_SRSEL_SHIFT           24u
#define eTPU_LMR_LMCR_ENG2_SRSEL_WIDTH           3u
#define eTPU_LMR_LMCR_ENG2_SRSEL(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG2_SRSEL_SHIFT))&eTPU_LMR_LMCR_ENG2_SRSEL_MASK)
#define eTPU_LMR_LMCR_ENG2_LMM_MASK              0xC0000000u
#define eTPU_LMR_LMCR_ENG2_LMM_SHIFT             30u
#define eTPU_LMR_LMCR_ENG2_LMM_WIDTH             2u
#define eTPU_LMR_LMCR_ENG2_LMM(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMCR_ENG2_LMM_SHIFT))&eTPU_LMR_LMCR_ENG2_LMM_MASK)
/* LMMR_ENG2 Bit Fields */
#define eTPU_LMR_LMMR_ENG2_LTC_MASK              0x1u
#define eTPU_LMR_LMMR_ENG2_LTC_SHIFT             0u
#define eTPU_LMR_LMMR_ENG2_LTC_WIDTH             1u
#define eTPU_LMR_LMMR_ENG2_LTC(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMMR_ENG2_LTC_SHIFT))&eTPU_LMR_LMMR_ENG2_LTC_MASK)
#define eTPU_LMR_LMMR_ENG2_LATENCY_MASK          0xFFFEu
#define eTPU_LMR_LMMR_ENG2_LATENCY_SHIFT         1u
#define eTPU_LMR_LMMR_ENG2_LATENCY_WIDTH         15u
#define eTPU_LMR_LMMR_ENG2_LATENCY(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_LMR_LMMR_ENG2_LATENCY_SHIFT))&eTPU_LMR_LMMR_ENG2_LATENCY_MASK)

/*!
 * @}
 */ /* end of group eTPU_LMR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_LMR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_MESR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_MESR_Peripheral_Access_Layer eTPU_MESR Peripheral Access Layer
 * @{
 */


/** eTPU_MESR - Size of Registers Arrays */

/** eTPU_MESR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[256];
  __IO uint32_t MECR;                              /**< eTPU Memory Error Control Register, offset: 0x100 */
  __IO uint32_t DEIAR;                             /**< eTPU Data Error Injection Address Register, offset: 0x104 */
  __IO uint32_t DEIDPR;                            /**< eTPU Data Error Injection Data Pattern Register, offset: 0x108 */
  __IO uint32_t DEIPPR;                            /**< eTPU Data Error Injection Parity Pattern Register, offset: 0x10C */
  __I  uint32_t DERAR;                             /**< eTPU Data Error Report Address Register, offset: 0x110 */
  __I  uint32_t DERDR;                             /**< eTPU Data Error Report Data Register, offset: 0x114 */
  __I  uint32_t DERSR;                             /**< eTPU Data Error Report Syndrome Register, offset: 0x118 */
       uint8_t RESERVED_1[4];
  __IO uint32_t MESR;                              /**< eTPU Memory Error Status Register, offset: 0x120 */
  __IO uint32_t CEIAR;                             /**< eTPU Code Error Injection Address Register, offset: 0x124 */
  __IO uint32_t CEIDPR;                            /**< eTPU Code Error Injection Data Pattern Register, offset: 0x128 */
  __IO uint32_t CEIPPR;                            /**< eTPU Code Error Injection Parity Pattern Register, offset: 0x12C */
  __I  uint32_t CERAR;                             /**< eTPU Code Error Report Address Register, offset: 0x130 */
  __I  uint32_t CERDR;                             /**< eTPU Code Error Report Data Register, offset: 0x134 */
  __I  uint32_t CERSR;                             /**< eTPU Code Error Report Syndrome Register, offset: 0x138 */
  __IO uint32_t CEFR;                              /**< eTPU Code Error Fix Register, offset: 0x13C */
} eTPU_MESR_Type, *eTPU_MESR_MemMapPtr;

 /** Number of instances of the eTPU_MESR module. */
#define eTPU_MESR_INSTANCE_COUNT                 (2u)


/* eTPU_MESR - Peripheral instance base addresses */
/** Peripheral eTPU_MESR_01 base address */
#define eTPU_MESR_01_BASE                        (0xC3FC0000u)
/** Peripheral eTPU_MESR_01 base pointer */
#define eTPU_MESR_01                             ((eTPU_MESR_Type *)eTPU_MESR_01_BASE)
/** Peripheral eTPU_MESR_2 base address */
#define eTPU_MESR_2_BASE                         (0xFFE00000u)
/** Peripheral eTPU_MESR_2 base pointer */
#define eTPU_MESR_2                              ((eTPU_MESR_Type *)eTPU_MESR_2_BASE)
/** Array initializer of eTPU_MESR peripheral base addresses */
#define eTPU_MESR_BASE_ADDRS                     { eTPU_MESR_01_BASE, eTPU_MESR_2_BASE }
/** Array initializer of eTPU_MESR peripheral base pointers */
#define eTPU_MESR_BASE_PTRS                      { eTPU_MESR_01, eTPU_MESR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_MESR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_MESR_Register_Masks eTPU_MESR Register Masks
 * @{
 */

/* MECR Bit Fields */
#define eTPU_MESR_MECR_CEDD_MASK                 0x1u
#define eTPU_MESR_MECR_CEDD_SHIFT                0u
#define eTPU_MESR_MECR_CEDD_WIDTH                1u
#define eTPU_MESR_MECR_CEDD(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_CEDD_SHIFT))&eTPU_MESR_MECR_CEDD_MASK)
#define eTPU_MESR_MECR_CRDIS_MASK                0x2u
#define eTPU_MESR_MECR_CRDIS_SHIFT               1u
#define eTPU_MESR_MECR_CRDIS_WIDTH               1u
#define eTPU_MESR_MECR_CRDIS(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_CRDIS_SHIFT))&eTPU_MESR_MECR_CRDIS_MASK)
#define eTPU_MESR_MECR_CTEND_MASK                0x4u
#define eTPU_MESR_MECR_CTEND_SHIFT               2u
#define eTPU_MESR_MECR_CTEND_WIDTH               1u
#define eTPU_MESR_MECR_CTEND(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_CTEND_SHIFT))&eTPU_MESR_MECR_CTEND_MASK)
#define eTPU_MESR_MECR_CEIE_MASK                 0x80u
#define eTPU_MESR_MECR_CEIE_SHIFT                7u
#define eTPU_MESR_MECR_CEIE_WIDTH                1u
#define eTPU_MESR_MECR_CEIE(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_CEIE_SHIFT))&eTPU_MESR_MECR_CEIE_MASK)
#define eTPU_MESR_MECR_DEDD_MASK                 0x100u
#define eTPU_MESR_MECR_DEDD_SHIFT                8u
#define eTPU_MESR_MECR_DEDD_WIDTH                1u
#define eTPU_MESR_MECR_DEDD(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_DEDD_SHIFT))&eTPU_MESR_MECR_DEDD_MASK)
#define eTPU_MESR_MECR_DRDIS_MASK                0x200u
#define eTPU_MESR_MECR_DRDIS_SHIFT               9u
#define eTPU_MESR_MECR_DRDIS_WIDTH               1u
#define eTPU_MESR_MECR_DRDIS(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_DRDIS_SHIFT))&eTPU_MESR_MECR_DRDIS_MASK)
#define eTPU_MESR_MECR_DTEND_MASK                0x400u
#define eTPU_MESR_MECR_DTEND_SHIFT               10u
#define eTPU_MESR_MECR_DTEND_WIDTH               1u
#define eTPU_MESR_MECR_DTEND(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_DTEND_SHIFT))&eTPU_MESR_MECR_DTEND_MASK)
#define eTPU_MESR_MECR_MDEIE_MASK                0x4000u
#define eTPU_MESR_MECR_MDEIE_SHIFT               14u
#define eTPU_MESR_MECR_MDEIE_WIDTH               1u
#define eTPU_MESR_MECR_MDEIE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_MDEIE_SHIFT))&eTPU_MESR_MECR_MDEIE_MASK)
#define eTPU_MESR_MECR_HDEIE_MASK                0x8000u
#define eTPU_MESR_MECR_HDEIE_SHIFT               15u
#define eTPU_MESR_MECR_HDEIE_WIDTH               1u
#define eTPU_MESR_MECR_HDEIE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_HDEIE_SHIFT))&eTPU_MESR_MECR_HDEIE_MASK)
#define eTPU_MESR_MECR_MECIE_MASK                0x10000u
#define eTPU_MESR_MECR_MECIE_SHIFT               16u
#define eTPU_MESR_MECR_MECIE_WIDTH               1u
#define eTPU_MESR_MECR_MECIE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_MECIE_SHIFT))&eTPU_MESR_MECR_MECIE_MASK)
#define eTPU_MESR_MECR_FME_MASK                  0x80000000u
#define eTPU_MESR_MECR_FME_SHIFT                 31u
#define eTPU_MESR_MECR_FME_WIDTH                 1u
#define eTPU_MESR_MECR_FME(x)                    (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MECR_FME_SHIFT))&eTPU_MESR_MECR_FME_MASK)
/* DEIAR Bit Fields */
#define eTPU_MESR_DEIAR_INJ_ADDR_MASK            0x3FFCu
#define eTPU_MESR_DEIAR_INJ_ADDR_SHIFT           2u
#define eTPU_MESR_DEIAR_INJ_ADDR_WIDTH           12u
#define eTPU_MESR_DEIAR_INJ_ADDR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIAR_INJ_ADDR_SHIFT))&eTPU_MESR_DEIAR_INJ_ADDR_MASK)
/* DEIDPR Bit Fields */
#define eTPU_MESR_DEIDPR_DFLIP_MASK              0xFFFFFFFFu
#define eTPU_MESR_DEIDPR_DFLIP_SHIFT             0u
#define eTPU_MESR_DEIDPR_DFLIP_WIDTH             32u
#define eTPU_MESR_DEIDPR_DFLIP(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIDPR_DFLIP_SHIFT))&eTPU_MESR_DEIDPR_DFLIP_MASK)
/* DEIPPR Bit Fields */
#define eTPU_MESR_DEIPPR_PFLIP_4_0_MASK          0x1Fu
#define eTPU_MESR_DEIPPR_PFLIP_4_0_SHIFT         0u
#define eTPU_MESR_DEIPPR_PFLIP_4_0_WIDTH         5u
#define eTPU_MESR_DEIPPR_PFLIP_4_0(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIPPR_PFLIP_4_0_SHIFT))&eTPU_MESR_DEIPPR_PFLIP_4_0_MASK)
#define eTPU_MESR_DEIPPR_PFLIP_9_5_MASK          0x1F00u
#define eTPU_MESR_DEIPPR_PFLIP_9_5_SHIFT         8u
#define eTPU_MESR_DEIPPR_PFLIP_9_5_WIDTH         5u
#define eTPU_MESR_DEIPPR_PFLIP_9_5(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIPPR_PFLIP_9_5_SHIFT))&eTPU_MESR_DEIPPR_PFLIP_9_5_MASK)
#define eTPU_MESR_DEIPPR_PFLIP_14_10_MASK        0x1F0000u
#define eTPU_MESR_DEIPPR_PFLIP_14_10_SHIFT       16u
#define eTPU_MESR_DEIPPR_PFLIP_14_10_WIDTH       5u
#define eTPU_MESR_DEIPPR_PFLIP_14_10(x)          (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIPPR_PFLIP_14_10_SHIFT))&eTPU_MESR_DEIPPR_PFLIP_14_10_MASK)
#define eTPU_MESR_DEIPPR_PFLIP_19_15_MASK        0x1F000000u
#define eTPU_MESR_DEIPPR_PFLIP_19_15_SHIFT       24u
#define eTPU_MESR_DEIPPR_PFLIP_19_15_WIDTH       5u
#define eTPU_MESR_DEIPPR_PFLIP_19_15(x)          (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DEIPPR_PFLIP_19_15_SHIFT))&eTPU_MESR_DEIPPR_PFLIP_19_15_MASK)
/* DERAR Bit Fields */
#define eTPU_MESR_DERAR_ERR_ADDR_MASK            0x3FFCu
#define eTPU_MESR_DERAR_ERR_ADDR_SHIFT           2u
#define eTPU_MESR_DERAR_ERR_ADDR_WIDTH           12u
#define eTPU_MESR_DERAR_ERR_ADDR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERAR_ERR_ADDR_SHIFT))&eTPU_MESR_DERAR_ERR_ADDR_MASK)
#define eTPU_MESR_DERAR_ERR_CHANNEL_MASK         0x1F000000u
#define eTPU_MESR_DERAR_ERR_CHANNEL_SHIFT        24u
#define eTPU_MESR_DERAR_ERR_CHANNEL_WIDTH        5u
#define eTPU_MESR_DERAR_ERR_CHANNEL(x)           (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERAR_ERR_CHANNEL_SHIFT))&eTPU_MESR_DERAR_ERR_CHANNEL_MASK)
#define eTPU_MESR_DERAR_ERR_ACC_MASK             0xC0000000u
#define eTPU_MESR_DERAR_ERR_ACC_SHIFT            30u
#define eTPU_MESR_DERAR_ERR_ACC_WIDTH            2u
#define eTPU_MESR_DERAR_ERR_ACC(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERAR_ERR_ACC_SHIFT))&eTPU_MESR_DERAR_ERR_ACC_MASK)
/* DERDR Bit Fields */
#define eTPU_MESR_DERDR_DATA_MASK                0xFFFFFFFFu
#define eTPU_MESR_DERDR_DATA_SHIFT               0u
#define eTPU_MESR_DERDR_DATA_WIDTH               32u
#define eTPU_MESR_DERDR_DATA(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERDR_DATA_SHIFT))&eTPU_MESR_DERDR_DATA_MASK)
/* DERSR Bit Fields */
#define eTPU_MESR_DERSR_SYND0_MASK               0x1Fu
#define eTPU_MESR_DERSR_SYND0_SHIFT              0u
#define eTPU_MESR_DERSR_SYND0_WIDTH              5u
#define eTPU_MESR_DERSR_SYND0(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_SYND0_SHIFT))&eTPU_MESR_DERSR_SYND0_MASK)
#define eTPU_MESR_DERSR_BE0_MASK                 0x80u
#define eTPU_MESR_DERSR_BE0_SHIFT                7u
#define eTPU_MESR_DERSR_BE0_WIDTH                1u
#define eTPU_MESR_DERSR_BE0(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_BE0_SHIFT))&eTPU_MESR_DERSR_BE0_MASK)
#define eTPU_MESR_DERSR_SYND1_MASK               0x1F00u
#define eTPU_MESR_DERSR_SYND1_SHIFT              8u
#define eTPU_MESR_DERSR_SYND1_WIDTH              5u
#define eTPU_MESR_DERSR_SYND1(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_SYND1_SHIFT))&eTPU_MESR_DERSR_SYND1_MASK)
#define eTPU_MESR_DERSR_BE1_MASK                 0x8000u
#define eTPU_MESR_DERSR_BE1_SHIFT                15u
#define eTPU_MESR_DERSR_BE1_WIDTH                1u
#define eTPU_MESR_DERSR_BE1(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_BE1_SHIFT))&eTPU_MESR_DERSR_BE1_MASK)
#define eTPU_MESR_DERSR_SYND2_MASK               0x1F0000u
#define eTPU_MESR_DERSR_SYND2_SHIFT              16u
#define eTPU_MESR_DERSR_SYND2_WIDTH              5u
#define eTPU_MESR_DERSR_SYND2(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_SYND2_SHIFT))&eTPU_MESR_DERSR_SYND2_MASK)
#define eTPU_MESR_DERSR_BE2_MASK                 0x800000u
#define eTPU_MESR_DERSR_BE2_SHIFT                23u
#define eTPU_MESR_DERSR_BE2_WIDTH                1u
#define eTPU_MESR_DERSR_BE2(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_BE2_SHIFT))&eTPU_MESR_DERSR_BE2_MASK)
#define eTPU_MESR_DERSR_SYND3_MASK               0x1F000000u
#define eTPU_MESR_DERSR_SYND3_SHIFT              24u
#define eTPU_MESR_DERSR_SYND3_WIDTH              5u
#define eTPU_MESR_DERSR_SYND3(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_SYND3_SHIFT))&eTPU_MESR_DERSR_SYND3_MASK)
#define eTPU_MESR_DERSR_BE3_MASK                 0x80000000u
#define eTPU_MESR_DERSR_BE3_SHIFT                31u
#define eTPU_MESR_DERSR_BE3_WIDTH                1u
#define eTPU_MESR_DERSR_BE3(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_DERSR_BE3_SHIFT))&eTPU_MESR_DERSR_BE3_MASK)
/* MESR Bit Fields */
#define eTPU_MESR_MESR_CNCOVR_MASK               0x1u
#define eTPU_MESR_MESR_CNCOVR_SHIFT              0u
#define eTPU_MESR_MESR_CNCOVR_WIDTH              1u
#define eTPU_MESR_MESR_CNCOVR(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_CNCOVR_SHIFT))&eTPU_MESR_MESR_CNCOVR_MASK)
#define eTPU_MESR_MESR_CNCERR_MASK               0x80u
#define eTPU_MESR_MESR_CNCERR_SHIFT              7u
#define eTPU_MESR_MESR_CNCERR_WIDTH              1u
#define eTPU_MESR_MESR_CNCERR(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_CNCERR_SHIFT))&eTPU_MESR_MESR_CNCERR_MASK)
#define eTPU_MESR_MESR_DNCOVR_MASK               0x100u
#define eTPU_MESR_MESR_DNCOVR_SHIFT              8u
#define eTPU_MESR_MESR_DNCOVR_WIDTH              1u
#define eTPU_MESR_MESR_DNCOVR(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_DNCOVR_SHIFT))&eTPU_MESR_MESR_DNCOVR_MASK)
#define eTPU_MESR_MESR_DNCERR_MASK               0x8000u
#define eTPU_MESR_MESR_DNCERR_SHIFT              15u
#define eTPU_MESR_MESR_DNCERR_WIDTH              1u
#define eTPU_MESR_MESR_DNCERR(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_DNCERR_SHIFT))&eTPU_MESR_MESR_DNCERR_MASK)
#define eTPU_MESR_MESR_CCOVR_MASK                0x10000u
#define eTPU_MESR_MESR_CCOVR_SHIFT               16u
#define eTPU_MESR_MESR_CCOVR_WIDTH               1u
#define eTPU_MESR_MESR_CCOVR(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_CCOVR_SHIFT))&eTPU_MESR_MESR_CCOVR_MASK)
#define eTPU_MESR_MESR_CCERR_MASK                0x800000u
#define eTPU_MESR_MESR_CCERR_SHIFT               23u
#define eTPU_MESR_MESR_CCERR_WIDTH               1u
#define eTPU_MESR_MESR_CCERR(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_CCERR_SHIFT))&eTPU_MESR_MESR_CCERR_MASK)
#define eTPU_MESR_MESR_DCOVR_MASK                0x1000000u
#define eTPU_MESR_MESR_DCOVR_SHIFT               24u
#define eTPU_MESR_MESR_DCOVR_WIDTH               1u
#define eTPU_MESR_MESR_DCOVR(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_DCOVR_SHIFT))&eTPU_MESR_MESR_DCOVR_MASK)
#define eTPU_MESR_MESR_DCERR_MASK                0x80000000u
#define eTPU_MESR_MESR_DCERR_SHIFT               31u
#define eTPU_MESR_MESR_DCERR_WIDTH               1u
#define eTPU_MESR_MESR_DCERR(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_MESR_DCERR_SHIFT))&eTPU_MESR_MESR_DCERR_MASK)
/* CEIAR Bit Fields */
#define eTPU_MESR_CEIAR_INJ_ADDR_MASK            0xFFFCu
#define eTPU_MESR_CEIAR_INJ_ADDR_SHIFT           2u
#define eTPU_MESR_CEIAR_INJ_ADDR_WIDTH           14u
#define eTPU_MESR_CEIAR_INJ_ADDR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CEIAR_INJ_ADDR_SHIFT))&eTPU_MESR_CEIAR_INJ_ADDR_MASK)
/* CEIDPR Bit Fields */
#define eTPU_MESR_CEIDPR_DFLIP_MASK              0xFFFFFFFFu
#define eTPU_MESR_CEIDPR_DFLIP_SHIFT             0u
#define eTPU_MESR_CEIDPR_DFLIP_WIDTH             32u
#define eTPU_MESR_CEIDPR_DFLIP(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CEIDPR_DFLIP_SHIFT))&eTPU_MESR_CEIDPR_DFLIP_MASK)
/* CEIPPR Bit Fields */
#define eTPU_MESR_CEIPPR_PFLIP_MASK              0x7Fu
#define eTPU_MESR_CEIPPR_PFLIP_SHIFT             0u
#define eTPU_MESR_CEIPPR_PFLIP_WIDTH             7u
#define eTPU_MESR_CEIPPR_PFLIP(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CEIPPR_PFLIP_SHIFT))&eTPU_MESR_CEIPPR_PFLIP_MASK)
/* CERAR Bit Fields */
#define eTPU_MESR_CERAR_ERR_ADDR_MASK            0xFFFCu
#define eTPU_MESR_CERAR_ERR_ADDR_SHIFT           2u
#define eTPU_MESR_CERAR_ERR_ADDR_WIDTH           14u
#define eTPU_MESR_CERAR_ERR_ADDR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CERAR_ERR_ADDR_SHIFT))&eTPU_MESR_CERAR_ERR_ADDR_MASK)
#define eTPU_MESR_CERAR_ERR_CHANNEL_MASK         0x1F000000u
#define eTPU_MESR_CERAR_ERR_CHANNEL_SHIFT        24u
#define eTPU_MESR_CERAR_ERR_CHANNEL_WIDTH        5u
#define eTPU_MESR_CERAR_ERR_CHANNEL(x)           (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CERAR_ERR_CHANNEL_SHIFT))&eTPU_MESR_CERAR_ERR_CHANNEL_MASK)
#define eTPU_MESR_CERAR_ERR_ACC_MASK             0xC0000000u
#define eTPU_MESR_CERAR_ERR_ACC_SHIFT            30u
#define eTPU_MESR_CERAR_ERR_ACC_WIDTH            2u
#define eTPU_MESR_CERAR_ERR_ACC(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CERAR_ERR_ACC_SHIFT))&eTPU_MESR_CERAR_ERR_ACC_MASK)
/* CERDR Bit Fields */
#define eTPU_MESR_CERDR_CODE_MASK                0xFFFFFFFFu
#define eTPU_MESR_CERDR_CODE_SHIFT               0u
#define eTPU_MESR_CERDR_CODE_WIDTH               32u
#define eTPU_MESR_CERDR_CODE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CERDR_CODE_SHIFT))&eTPU_MESR_CERDR_CODE_MASK)
/* CERSR Bit Fields */
#define eTPU_MESR_CERSR_SYND_MASK                0x7Fu
#define eTPU_MESR_CERSR_SYND_SHIFT               0u
#define eTPU_MESR_CERSR_SYND_WIDTH               7u
#define eTPU_MESR_CERSR_SYND(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CERSR_SYND_SHIFT))&eTPU_MESR_CERSR_SYND_MASK)
/* CEFR Bit Fields */
#define eTPU_MESR_CEFR_CFIX_ADDR_MASK            0xFFFCu
#define eTPU_MESR_CEFR_CFIX_ADDR_SHIFT           2u
#define eTPU_MESR_CEFR_CFIX_ADDR_WIDTH           14u
#define eTPU_MESR_CEFR_CFIX_ADDR(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CEFR_CFIX_ADDR_SHIFT))&eTPU_MESR_CEFR_CFIX_ADDR_MASK)
#define eTPU_MESR_CEFR_CFIXM_MASK                0xC0000000u
#define eTPU_MESR_CEFR_CFIXM_SHIFT               30u
#define eTPU_MESR_CEFR_CFIXM_WIDTH               2u
#define eTPU_MESR_CEFR_CFIXM(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_MESR_CEFR_CFIXM_SHIFT))&eTPU_MESR_CEFR_CFIXM_MASK)

/*!
 * @}
 */ /* end of group eTPU_MESR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_MESR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_SCR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_SCR_Peripheral_Access_Layer eTPU_SCR Peripheral Access Layer
 * @{
 */


/** eTPU_SCR - Size of Registers Arrays */

/** eTPU_SCR - Register Layout Typedef */
typedef struct {
  __IO uint32_t MCR;                               /**< eTPU Module Configuration Register, offset: 0x0 */
  __IO uint32_t CDCR;                              /**< eTPU Coherent Dual-Parameter Controller Register, offset: 0x4 */
       uint8_t RESERVED_0[4];
  __IO uint32_t MISCCMPR;                          /**< eTPU MISC Compare Register, offset: 0xC */
  __IO uint32_t SCMOFFDATAR;                       /**< eTPU SCM Off-range Data Register, offset: 0x10 */
  __IO uint32_t ECR_ENG1;                          /**< eTPU Engine 1 Configuration Register, offset: 0x14 */
  __IO uint32_t ECR_ENG2;                          /**< eTPU Engine 2 Configuration Register, offset: 0x18 */
} eTPU_SCR_Type, *eTPU_SCR_MemMapPtr;

 /** Number of instances of the eTPU_SCR module. */
#define eTPU_SCR_INSTANCE_COUNT                  (2u)


/* eTPU_SCR - Peripheral instance base addresses */
/** Peripheral eTPU_SCR_01 base address */
#define eTPU_SCR_01_BASE                         (0xC3FC0000u)
/** Peripheral eTPU_SCR_01 base pointer */
#define eTPU_SCR_01                              ((eTPU_SCR_Type *)eTPU_SCR_01_BASE)
/** Peripheral eTPU_SCR_2 base address */
#define eTPU_SCR_2_BASE                          (0xFFE00000u)
/** Peripheral eTPU_SCR_2 base pointer */
#define eTPU_SCR_2                               ((eTPU_SCR_Type *)eTPU_SCR_2_BASE)
/** Array initializer of eTPU_SCR peripheral base addresses */
#define eTPU_SCR_BASE_ADDRS                      { eTPU_SCR_01_BASE, eTPU_SCR_2_BASE }
/** Array initializer of eTPU_SCR peripheral base pointers */
#define eTPU_SCR_BASE_PTRS                       { eTPU_SCR_01, eTPU_SCR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_SCR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_SCR_Register_Masks eTPU_SCR Register Masks
 * @{
 */

/* MCR Bit Fields */
#define eTPU_SCR_MCR_GTBE_MASK                   0x1u
#define eTPU_SCR_MCR_GTBE_SHIFT                  0u
#define eTPU_SCR_MCR_GTBE_WIDTH                  1u
#define eTPU_SCR_MCR_GTBE(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_GTBE_SHIFT))&eTPU_SCR_MCR_GTBE_MASK)
#define eTPU_SCR_MCR_VIS_MASK                    0x40u
#define eTPU_SCR_MCR_VIS_SHIFT                   6u
#define eTPU_SCR_MCR_VIS_WIDTH                   1u
#define eTPU_SCR_MCR_VIS(x)                      (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_VIS_SHIFT))&eTPU_SCR_MCR_VIS_MASK)
#define eTPU_SCR_MCR_SCMERR_MASK                 0x100u
#define eTPU_SCR_MCR_SCMERR_SHIFT                8u
#define eTPU_SCR_MCR_SCMERR_WIDTH                1u
#define eTPU_SCR_MCR_SCMERR(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SCMERR_SHIFT))&eTPU_SCR_MCR_SCMERR_MASK)
#define eTPU_SCR_MCR_SCMMISEN_MASK               0x200u
#define eTPU_SCR_MCR_SCMMISEN_SHIFT              9u
#define eTPU_SCR_MCR_SCMMISEN_WIDTH              1u
#define eTPU_SCR_MCR_SCMMISEN(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SCMMISEN_SHIFT))&eTPU_SCR_MCR_SCMMISEN_MASK)
#define eTPU_SCR_MCR_SCMMISF_MASK                0x400u
#define eTPU_SCR_MCR_SCMMISF_SHIFT               10u
#define eTPU_SCR_MCR_SCMMISF_WIDTH               1u
#define eTPU_SCR_MCR_SCMMISF(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SCMMISF_SHIFT))&eTPU_SCR_MCR_SCMMISF_MASK)
#define eTPU_SCR_MCR_SCMMISC_MASK                0x800u
#define eTPU_SCR_MCR_SCMMISC_SHIFT               11u
#define eTPU_SCR_MCR_SCMMISC_WIDTH               1u
#define eTPU_SCR_MCR_SCMMISC(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SCMMISC_SHIFT))&eTPU_SCR_MCR_SCMMISC_MASK)
#define eTPU_SCR_MCR_LTO2_MASK                   0x4000u
#define eTPU_SCR_MCR_LTO2_SHIFT                  14u
#define eTPU_SCR_MCR_LTO2_WIDTH                  1u
#define eTPU_SCR_MCR_LTO2(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_LTO2_SHIFT))&eTPU_SCR_MCR_LTO2_MASK)
#define eTPU_SCR_MCR_LTO1_MASK                   0x8000u
#define eTPU_SCR_MCR_LTO1_SHIFT                  15u
#define eTPU_SCR_MCR_LTO1_WIDTH                  1u
#define eTPU_SCR_MCR_LTO1(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_LTO1_SHIFT))&eTPU_SCR_MCR_LTO1_MASK)
#define eTPU_SCR_MCR_SCMSIZE_MASK                0x1F0000u
#define eTPU_SCR_MCR_SCMSIZE_SHIFT               16u
#define eTPU_SCR_MCR_SCMSIZE_WIDTH               5u
#define eTPU_SCR_MCR_SCMSIZE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SCMSIZE_SHIFT))&eTPU_SCR_MCR_SCMSIZE_MASK)
#define eTPU_SCR_MCR_SSAERR_MASK                 0x800000u
#define eTPU_SCR_MCR_SSAERR_SHIFT                23u
#define eTPU_SCR_MCR_SSAERR_WIDTH                1u
#define eTPU_SCR_MCR_SSAERR(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SSAERR_SHIFT))&eTPU_SCR_MCR_SSAERR_MASK)
#define eTPU_SCR_MCR_ILF2_MASK                   0x1000000u
#define eTPU_SCR_MCR_ILF2_SHIFT                  24u
#define eTPU_SCR_MCR_ILF2_WIDTH                  1u
#define eTPU_SCR_MCR_ILF2(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_ILF2_SHIFT))&eTPU_SCR_MCR_ILF2_MASK)
#define eTPU_SCR_MCR_ILF1_MASK                   0x2000000u
#define eTPU_SCR_MCR_ILF1_SHIFT                  25u
#define eTPU_SCR_MCR_ILF1_WIDTH                  1u
#define eTPU_SCR_MCR_ILF1(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_ILF1_SHIFT))&eTPU_SCR_MCR_ILF1_MASK)
#define eTPU_SCR_MCR_MGE2_MASK                   0x4000000u
#define eTPU_SCR_MCR_MGE2_SHIFT                  26u
#define eTPU_SCR_MCR_MGE2_WIDTH                  1u
#define eTPU_SCR_MCR_MGE2(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_MGE2_SHIFT))&eTPU_SCR_MCR_MGE2_MASK)
#define eTPU_SCR_MCR_MGE1_MASK                   0x8000000u
#define eTPU_SCR_MCR_MGE1_SHIFT                  27u
#define eTPU_SCR_MCR_MGE1_WIDTH                  1u
#define eTPU_SCR_MCR_MGE1(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_MGE1_SHIFT))&eTPU_SCR_MCR_MGE1_MASK)
#define eTPU_SCR_MCR_WDTO2_MASK                  0x10000000u
#define eTPU_SCR_MCR_WDTO2_SHIFT                 28u
#define eTPU_SCR_MCR_WDTO2_WIDTH                 1u
#define eTPU_SCR_MCR_WDTO2(x)                    (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_WDTO2_SHIFT))&eTPU_SCR_MCR_WDTO2_MASK)
#define eTPU_SCR_MCR_WDTO1_MASK                  0x20000000u
#define eTPU_SCR_MCR_WDTO1_SHIFT                 29u
#define eTPU_SCR_MCR_WDTO1_WIDTH                 1u
#define eTPU_SCR_MCR_WDTO1(x)                    (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_WDTO1_SHIFT))&eTPU_SCR_MCR_WDTO1_MASK)
#define eTPU_SCR_MCR_SDMERR_MASK                 0x40000000u
#define eTPU_SCR_MCR_SDMERR_SHIFT                30u
#define eTPU_SCR_MCR_SDMERR_WIDTH                1u
#define eTPU_SCR_MCR_SDMERR(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_SDMERR_SHIFT))&eTPU_SCR_MCR_SDMERR_MASK)
#define eTPU_SCR_MCR_GEC_MASK                    0x80000000u
#define eTPU_SCR_MCR_GEC_SHIFT                   31u
#define eTPU_SCR_MCR_GEC_WIDTH                   1u
#define eTPU_SCR_MCR_GEC(x)                      (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MCR_GEC_SHIFT))&eTPU_SCR_MCR_GEC_MASK)
/* CDCR Bit Fields */
#define eTPU_SCR_CDCR_PARM1_MASK                 0x7Fu
#define eTPU_SCR_CDCR_PARM1_SHIFT                0u
#define eTPU_SCR_CDCR_PARM1_WIDTH                7u
#define eTPU_SCR_CDCR_PARM1(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_PARM1_SHIFT))&eTPU_SCR_CDCR_PARM1_MASK)
#define eTPU_SCR_CDCR_WR_MASK                    0x80u
#define eTPU_SCR_CDCR_WR_SHIFT                   7u
#define eTPU_SCR_CDCR_WR_WIDTH                   1u
#define eTPU_SCR_CDCR_WR(x)                      (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_WR_SHIFT))&eTPU_SCR_CDCR_WR_MASK)
#define eTPU_SCR_CDCR_PARM0_MASK                 0x7F00u
#define eTPU_SCR_CDCR_PARM0_SHIFT                8u
#define eTPU_SCR_CDCR_PARM0_WIDTH                7u
#define eTPU_SCR_CDCR_PARM0(x)                   (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_PARM0_SHIFT))&eTPU_SCR_CDCR_PARM0_MASK)
#define eTPU_SCR_CDCR_PWIDTH_MASK                0x8000u
#define eTPU_SCR_CDCR_PWIDTH_SHIFT               15u
#define eTPU_SCR_CDCR_PWIDTH_WIDTH               1u
#define eTPU_SCR_CDCR_PWIDTH(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_PWIDTH_SHIFT))&eTPU_SCR_CDCR_PWIDTH_MASK)
#define eTPU_SCR_CDCR_PBBASE_MASK                0x3FF0000u
#define eTPU_SCR_CDCR_PBBASE_SHIFT               16u
#define eTPU_SCR_CDCR_PBBASE_WIDTH               10u
#define eTPU_SCR_CDCR_PBBASE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_PBBASE_SHIFT))&eTPU_SCR_CDCR_PBBASE_MASK)
#define eTPU_SCR_CDCR_CTBASE_MASK                0x7C000000u
#define eTPU_SCR_CDCR_CTBASE_SHIFT               26u
#define eTPU_SCR_CDCR_CTBASE_WIDTH               5u
#define eTPU_SCR_CDCR_CTBASE(x)                  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_CTBASE_SHIFT))&eTPU_SCR_CDCR_CTBASE_MASK)
#define eTPU_SCR_CDCR_STS_MASK                   0x80000000u
#define eTPU_SCR_CDCR_STS_SHIFT                  31u
#define eTPU_SCR_CDCR_STS_WIDTH                  1u
#define eTPU_SCR_CDCR_STS(x)                     (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_CDCR_STS_SHIFT))&eTPU_SCR_CDCR_STS_MASK)
/* MISCCMPR Bit Fields */
#define eTPU_SCR_MISCCMPR_ETPUMISCCMP_MASK       0xFFFFFFFFu
#define eTPU_SCR_MISCCMPR_ETPUMISCCMP_SHIFT      0u
#define eTPU_SCR_MISCCMPR_ETPUMISCCMP_WIDTH      32u
#define eTPU_SCR_MISCCMPR_ETPUMISCCMP(x)         (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_MISCCMPR_ETPUMISCCMP_SHIFT))&eTPU_SCR_MISCCMPR_ETPUMISCCMP_MASK)
/* SCMOFFDATAR Bit Fields */
#define eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR_MASK 0xFFFFFFFFu
#define eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR_SHIFT 0u
#define eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR_WIDTH 32u
#define eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR(x)  (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR_SHIFT))&eTPU_SCR_SCMOFFDATAR_ETPUSCMOFFDATAR_MASK)
/* ECR_ENG1 Bit Fields */
#define eTPU_SCR_ECR_ENG1_ETB_MASK               0x1Fu
#define eTPU_SCR_ECR_ENG1_ETB_SHIFT              0u
#define eTPU_SCR_ECR_ENG1_ETB_WIDTH              5u
#define eTPU_SCR_ECR_ENG1_ETB(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_ETB_SHIFT))&eTPU_SCR_ECR_ENG1_ETB_MASK)
#define eTPU_SCR_ECR_ENG1_SPPDIS_MASK            0x80u
#define eTPU_SCR_ECR_ENG1_SPPDIS_SHIFT           7u
#define eTPU_SCR_ECR_ENG1_SPPDIS_WIDTH           1u
#define eTPU_SCR_ECR_ENG1_SPPDIS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_SPPDIS_SHIFT))&eTPU_SCR_ECR_ENG1_SPPDIS_MASK)
#define eTPU_SCR_ECR_ENG1_ERBA_MASK              0x1F00u
#define eTPU_SCR_ECR_ENG1_ERBA_SHIFT             8u
#define eTPU_SCR_ECR_ENG1_ERBA_WIDTH             5u
#define eTPU_SCR_ECR_ENG1_ERBA(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_ERBA_SHIFT))&eTPU_SCR_ECR_ENG1_ERBA_MASK)
#define eTPU_SCR_ECR_ENG1_CDFC_MASK              0xC000u
#define eTPU_SCR_ECR_ENG1_CDFC_SHIFT             14u
#define eTPU_SCR_ECR_ENG1_CDFC_WIDTH             2u
#define eTPU_SCR_ECR_ENG1_CDFC(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_CDFC_SHIFT))&eTPU_SCR_ECR_ENG1_CDFC_MASK)
#define eTPU_SCR_ECR_ENG1_FPSCK_MASK             0x70000u
#define eTPU_SCR_ECR_ENG1_FPSCK_SHIFT            16u
#define eTPU_SCR_ECR_ENG1_FPSCK_WIDTH            3u
#define eTPU_SCR_ECR_ENG1_FPSCK(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_FPSCK_SHIFT))&eTPU_SCR_ECR_ENG1_FPSCK_MASK)
#define eTPU_SCR_ECR_ENG1_FCSS_MASK              0x80000u
#define eTPU_SCR_ECR_ENG1_FCSS_SHIFT             19u
#define eTPU_SCR_ECR_ENG1_FCSS_WIDTH             1u
#define eTPU_SCR_ECR_ENG1_FCSS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_FCSS_SHIFT))&eTPU_SCR_ECR_ENG1_FCSS_MASK)
#define eTPU_SCR_ECR_ENG1_HLTF_MASK              0x800000u
#define eTPU_SCR_ECR_ENG1_HLTF_SHIFT             23u
#define eTPU_SCR_ECR_ENG1_HLTF_WIDTH             1u
#define eTPU_SCR_ECR_ENG1_HLTF(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_HLTF_SHIFT))&eTPU_SCR_ECR_ENG1_HLTF_MASK)
#define eTPU_SCR_ECR_ENG1_STF_MASK               0x10000000u
#define eTPU_SCR_ECR_ENG1_STF_SHIFT              28u
#define eTPU_SCR_ECR_ENG1_STF_WIDTH              1u
#define eTPU_SCR_ECR_ENG1_STF(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_STF_SHIFT))&eTPU_SCR_ECR_ENG1_STF_MASK)
#define eTPU_SCR_ECR_ENG1_MDIS_MASK              0x40000000u
#define eTPU_SCR_ECR_ENG1_MDIS_SHIFT             30u
#define eTPU_SCR_ECR_ENG1_MDIS_WIDTH             1u
#define eTPU_SCR_ECR_ENG1_MDIS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_MDIS_SHIFT))&eTPU_SCR_ECR_ENG1_MDIS_MASK)
#define eTPU_SCR_ECR_ENG1_FEND_MASK              0x80000000u
#define eTPU_SCR_ECR_ENG1_FEND_SHIFT             31u
#define eTPU_SCR_ECR_ENG1_FEND_WIDTH             1u
#define eTPU_SCR_ECR_ENG1_FEND(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG1_FEND_SHIFT))&eTPU_SCR_ECR_ENG1_FEND_MASK)
/* ECR_ENG2 Bit Fields */
#define eTPU_SCR_ECR_ENG2_ETB_MASK               0x1Fu
#define eTPU_SCR_ECR_ENG2_ETB_SHIFT              0u
#define eTPU_SCR_ECR_ENG2_ETB_WIDTH              5u
#define eTPU_SCR_ECR_ENG2_ETB(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_ETB_SHIFT))&eTPU_SCR_ECR_ENG2_ETB_MASK)
#define eTPU_SCR_ECR_ENG2_SPPDIS_MASK            0x80u
#define eTPU_SCR_ECR_ENG2_SPPDIS_SHIFT           7u
#define eTPU_SCR_ECR_ENG2_SPPDIS_WIDTH           1u
#define eTPU_SCR_ECR_ENG2_SPPDIS(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_SPPDIS_SHIFT))&eTPU_SCR_ECR_ENG2_SPPDIS_MASK)
#define eTPU_SCR_ECR_ENG2_ERBA_MASK              0x1F00u
#define eTPU_SCR_ECR_ENG2_ERBA_SHIFT             8u
#define eTPU_SCR_ECR_ENG2_ERBA_WIDTH             5u
#define eTPU_SCR_ECR_ENG2_ERBA(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_ERBA_SHIFT))&eTPU_SCR_ECR_ENG2_ERBA_MASK)
#define eTPU_SCR_ECR_ENG2_CDFC_MASK              0xC000u
#define eTPU_SCR_ECR_ENG2_CDFC_SHIFT             14u
#define eTPU_SCR_ECR_ENG2_CDFC_WIDTH             2u
#define eTPU_SCR_ECR_ENG2_CDFC(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_CDFC_SHIFT))&eTPU_SCR_ECR_ENG2_CDFC_MASK)
#define eTPU_SCR_ECR_ENG2_FPSCK_MASK             0x70000u
#define eTPU_SCR_ECR_ENG2_FPSCK_SHIFT            16u
#define eTPU_SCR_ECR_ENG2_FPSCK_WIDTH            3u
#define eTPU_SCR_ECR_ENG2_FPSCK(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_FPSCK_SHIFT))&eTPU_SCR_ECR_ENG2_FPSCK_MASK)
#define eTPU_SCR_ECR_ENG2_FCSS_MASK              0x80000u
#define eTPU_SCR_ECR_ENG2_FCSS_SHIFT             19u
#define eTPU_SCR_ECR_ENG2_FCSS_WIDTH             1u
#define eTPU_SCR_ECR_ENG2_FCSS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_FCSS_SHIFT))&eTPU_SCR_ECR_ENG2_FCSS_MASK)
#define eTPU_SCR_ECR_ENG2_HLTF_MASK              0x800000u
#define eTPU_SCR_ECR_ENG2_HLTF_SHIFT             23u
#define eTPU_SCR_ECR_ENG2_HLTF_WIDTH             1u
#define eTPU_SCR_ECR_ENG2_HLTF(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_HLTF_SHIFT))&eTPU_SCR_ECR_ENG2_HLTF_MASK)
#define eTPU_SCR_ECR_ENG2_STF_MASK               0x10000000u
#define eTPU_SCR_ECR_ENG2_STF_SHIFT              28u
#define eTPU_SCR_ECR_ENG2_STF_WIDTH              1u
#define eTPU_SCR_ECR_ENG2_STF(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_STF_SHIFT))&eTPU_SCR_ECR_ENG2_STF_MASK)
#define eTPU_SCR_ECR_ENG2_MDIS_MASK              0x40000000u
#define eTPU_SCR_ECR_ENG2_MDIS_SHIFT             30u
#define eTPU_SCR_ECR_ENG2_MDIS_WIDTH             1u
#define eTPU_SCR_ECR_ENG2_MDIS(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_MDIS_SHIFT))&eTPU_SCR_ECR_ENG2_MDIS_MASK)
#define eTPU_SCR_ECR_ENG2_FEND_MASK              0x80000000u
#define eTPU_SCR_ECR_ENG2_FEND_SHIFT             31u
#define eTPU_SCR_ECR_ENG2_FEND_WIDTH             1u
#define eTPU_SCR_ECR_ENG2_FEND(x)                (((uint32_t)(((uint32_t)(x))<<eTPU_SCR_ECR_ENG2_FEND_SHIFT))&eTPU_SCR_ECR_ENG2_FEND_MASK)

/*!
 * @}
 */ /* end of group eTPU_SCR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_SCR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_SSIR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_SSIR_Peripheral_Access_Layer eTPU_SSIR Peripheral Access Layer
 * @{
 */


/** eTPU_SSIR - Size of Registers Arrays */
#define eTPU_SSIR_ETPUSSSIR_COUNT                10u

/** eTPU_SSIR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[3072];
  __IO uint32_t ETPUSSSIR[eTPU_SSIR_ETPUSSSIR_COUNT]; /**< eTPU Shared Subsystem n Integration Register, array offset: 0xC00, array step: 0x4 */
} eTPU_SSIR_Type, *eTPU_SSIR_MemMapPtr;

 /** Number of instances of the eTPU_SSIR module. */
#define eTPU_SSIR_INSTANCE_COUNT                 (2u)


/* eTPU_SSIR - Peripheral instance base addresses */
/** Peripheral eTPU_SSIR_01 base address */
#define eTPU_SSIR_01_BASE                        (0xC3FC0000u)
/** Peripheral eTPU_SSIR_01 base pointer */
#define eTPU_SSIR_01                             ((eTPU_SSIR_Type *)eTPU_SSIR_01_BASE)
/** Peripheral eTPU_SSIR_2 base address */
#define eTPU_SSIR_2_BASE                         (0xFFE00000u)
/** Peripheral eTPU_SSIR_2 base pointer */
#define eTPU_SSIR_2                              ((eTPU_SSIR_Type *)eTPU_SSIR_2_BASE)
/** Array initializer of eTPU_SSIR peripheral base addresses */
#define eTPU_SSIR_BASE_ADDRS                     { eTPU_SSIR_01_BASE, eTPU_SSIR_2_BASE }
/** Array initializer of eTPU_SSIR peripheral base pointers */
#define eTPU_SSIR_BASE_PTRS                      { eTPU_SSIR_01, eTPU_SSIR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_SSIR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_SSIR_Register_Masks eTPU_SSIR Register Masks
 * @{
 */

/* ETPUSSSIR Bit Fields */
#define eTPU_SSIR_ETPUSSSIR_LCHAN_MASK           0x1Fu
#define eTPU_SSIR_ETPUSSSIR_LCHAN_SHIFT          0u
#define eTPU_SSIR_ETPUSSSIR_LCHAN_WIDTH          5u
#define eTPU_SSIR_ETPUSSSIR_LCHAN(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_SSIR_ETPUSSSIR_LCHAN_SHIFT))&eTPU_SSIR_ETPUSSSIR_LCHAN_MASK)
#define eTPU_SSIR_ETPUSSSIR_LENG_MASK            0xC0u
#define eTPU_SSIR_ETPUSSSIR_LENG_SHIFT           6u
#define eTPU_SSIR_ETPUSSSIR_LENG_WIDTH           2u
#define eTPU_SSIR_ETPUSSSIR_LENG(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_SSIR_ETPUSSSIR_LENG_SHIFT))&eTPU_SSIR_ETPUSSSIR_LENG_MASK)

/*!
 * @}
 */ /* end of group eTPU_SSIR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_SSIR_Peripheral_Access_Layer */


/* ----------------------------------------------------------------------------
   -- eTPU_TBR Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_TBR_Peripheral_Access_Layer eTPU_TBR Peripheral Access Layer
 * @{
 */


/** eTPU_TBR - Size of Registers Arrays */

/** eTPU_TBR - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[32];
  __IO uint32_t TBCR_ENG1;                         /**< eTPU Engine 1 Time Base Configuration Register, offset: 0x20 */
  __I  uint32_t TB1R_ENG1;                         /**< eTPU Engine 1 Time Base 1 (TCR1) Visibility Register, offset: 0x24 */
  __I  uint32_t TB2R_ENG1;                         /**< eTPU Engine 1 Time Base 2 (TCR2) Visibility Register, offset: 0x28 */
  __IO uint32_t STAC_ENG1;                         /**< eTPU Engine 1 STAC Configuration Register, offset: 0x2C */
       uint8_t RESERVED_1[16];
  __IO uint32_t TBCR_ENG2;                         /**< eTPU Engine 2 Time Base Configuration Register, offset: 0x40 */
  __I  uint32_t TB1R_ENG2;                         /**< eTPU Engine 2 Time Base 1 (TCR1) Visibility Register, offset: 0x44 */
  __I  uint32_t TB2R_ENG2;                         /**< eTPU Engine 2 Time Base 2 (TCR2) Visibility Register, offset: 0x48 */
  __IO uint32_t STAC_ENG2;                         /**< eTPU Engine 2 STAC Configuration Register, offset: 0x4C */
} eTPU_TBR_Type, *eTPU_TBR_MemMapPtr;

 /** Number of instances of the eTPU_TBR module. */
#define eTPU_TBR_INSTANCE_COUNT                  (2u)


/* eTPU_TBR - Peripheral instance base addresses */
/** Peripheral eTPU_TBR_01 base address */
#define eTPU_TBR_01_BASE                         (0xC3FC0000u)
/** Peripheral eTPU_TBR_01 base pointer */
#define eTPU_TBR_01                              ((eTPU_TBR_Type *)eTPU_TBR_01_BASE)
/** Peripheral eTPU_TBR_2 base address */
#define eTPU_TBR_2_BASE                          (0xFFE00000u)
/** Peripheral eTPU_TBR_2 base pointer */
#define eTPU_TBR_2                               ((eTPU_TBR_Type *)eTPU_TBR_2_BASE)
/** Array initializer of eTPU_TBR peripheral base addresses */
#define eTPU_TBR_BASE_ADDRS                      { eTPU_TBR_01_BASE, eTPU_TBR_2_BASE }
/** Array initializer of eTPU_TBR peripheral base pointers */
#define eTPU_TBR_BASE_PTRS                       { eTPU_TBR_01, eTPU_TBR_2 }

/* ----------------------------------------------------------------------------
   -- eTPU_TBR Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup eTPU_TBR_Register_Masks eTPU_TBR Register Masks
 * @{
 */

/* TBCR_ENG1 Bit Fields */
#define eTPU_TBR_TBCR_ENG1_TCR1P_MASK            0xFFu
#define eTPU_TBR_TBCR_ENG1_TCR1P_SHIFT           0u
#define eTPU_TBR_TBCR_ENG1_TCR1P_WIDTH           8u
#define eTPU_TBR_TBCR_ENG1_TCR1P(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCR1P_SHIFT))&eTPU_TBR_TBCR_ENG1_TCR1P_MASK)
#define eTPU_TBR_TBCR_ENG1_TCR1CS_MASK           0x2000u
#define eTPU_TBR_TBCR_ENG1_TCR1CS_SHIFT          13u
#define eTPU_TBR_TBCR_ENG1_TCR1CS_WIDTH          1u
#define eTPU_TBR_TBCR_ENG1_TCR1CS(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCR1CS_SHIFT))&eTPU_TBR_TBCR_ENG1_TCR1CS_MASK)
#define eTPU_TBR_TBCR_ENG1_TCR1CTL_MASK          0xC000u
#define eTPU_TBR_TBCR_ENG1_TCR1CTL_SHIFT         14u
#define eTPU_TBR_TBCR_ENG1_TCR1CTL_WIDTH         2u
#define eTPU_TBR_TBCR_ENG1_TCR1CTL(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCR1CTL_SHIFT))&eTPU_TBR_TBCR_ENG1_TCR1CTL_MASK)
#define eTPU_TBR_TBCR_ENG1_TCR2P_MASK            0x3F0000u
#define eTPU_TBR_TBCR_ENG1_TCR2P_SHIFT           16u
#define eTPU_TBR_TBCR_ENG1_TCR2P_WIDTH           6u
#define eTPU_TBR_TBCR_ENG1_TCR2P(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCR2P_SHIFT))&eTPU_TBR_TBCR_ENG1_TCR2P_MASK)
#define eTPU_TBR_TBCR_ENG1_ATGC_MASK             0x1000000u
#define eTPU_TBR_TBCR_ENG1_ATGC_SHIFT            24u
#define eTPU_TBR_TBCR_ENG1_ATGC_WIDTH            1u
#define eTPU_TBR_TBCR_ENG1_ATGC(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_ATGC_SHIFT))&eTPU_TBR_TBCR_ENG1_ATGC_MASK)
#define eTPU_TBR_TBCR_ENG1_AM_MASK               0x6000000u
#define eTPU_TBR_TBCR_ENG1_AM_SHIFT              25u
#define eTPU_TBR_TBCR_ENG1_AM_WIDTH              2u
#define eTPU_TBR_TBCR_ENG1_AM(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_AM_SHIFT))&eTPU_TBR_TBCR_ENG1_AM_MASK)
#define eTPU_TBR_TBCR_ENG1_TCRCF_MASK            0x18000000u
#define eTPU_TBR_TBCR_ENG1_TCRCF_SHIFT           27u
#define eTPU_TBR_TBCR_ENG1_TCRCF_WIDTH           2u
#define eTPU_TBR_TBCR_ENG1_TCRCF(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCRCF_SHIFT))&eTPU_TBR_TBCR_ENG1_TCRCF_MASK)
#define eTPU_TBR_TBCR_ENG1_TCR2CTL_MASK          0xE0000000u
#define eTPU_TBR_TBCR_ENG1_TCR2CTL_SHIFT         29u
#define eTPU_TBR_TBCR_ENG1_TCR2CTL_WIDTH         3u
#define eTPU_TBR_TBCR_ENG1_TCR2CTL(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG1_TCR2CTL_SHIFT))&eTPU_TBR_TBCR_ENG1_TCR2CTL_MASK)
/* TB1R_ENG1 Bit Fields */
#define eTPU_TBR_TB1R_ENG1_TCR1_MASK             0xFFFFFFu
#define eTPU_TBR_TB1R_ENG1_TCR1_SHIFT            0u
#define eTPU_TBR_TB1R_ENG1_TCR1_WIDTH            24u
#define eTPU_TBR_TB1R_ENG1_TCR1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TB1R_ENG1_TCR1_SHIFT))&eTPU_TBR_TB1R_ENG1_TCR1_MASK)
/* TB2R_ENG1 Bit Fields */
#define eTPU_TBR_TB2R_ENG1_TCR2_MASK             0xFFFFFFu
#define eTPU_TBR_TB2R_ENG1_TCR2_SHIFT            0u
#define eTPU_TBR_TB2R_ENG1_TCR2_WIDTH            24u
#define eTPU_TBR_TB2R_ENG1_TCR2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TB2R_ENG1_TCR2_SHIFT))&eTPU_TBR_TB2R_ENG1_TCR2_MASK)
/* STAC_ENG1 Bit Fields */
#define eTPU_TBR_STAC_ENG1_SRV2_MASK             0xFu
#define eTPU_TBR_STAC_ENG1_SRV2_SHIFT            0u
#define eTPU_TBR_STAC_ENG1_SRV2_WIDTH            4u
#define eTPU_TBR_STAC_ENG1_SRV2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_SRV2_SHIFT))&eTPU_TBR_STAC_ENG1_SRV2_MASK)
#define eTPU_TBR_STAC_ENG1_SERVER_ID2_MASK       0xF00u
#define eTPU_TBR_STAC_ENG1_SERVER_ID2_SHIFT      8u
#define eTPU_TBR_STAC_ENG1_SERVER_ID2_WIDTH      4u
#define eTPU_TBR_STAC_ENG1_SERVER_ID2(x)         (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_SERVER_ID2_SHIFT))&eTPU_TBR_STAC_ENG1_SERVER_ID2_MASK)
#define eTPU_TBR_STAC_ENG1_RSC2_MASK             0x4000u
#define eTPU_TBR_STAC_ENG1_RSC2_SHIFT            14u
#define eTPU_TBR_STAC_ENG1_RSC2_WIDTH            1u
#define eTPU_TBR_STAC_ENG1_RSC2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_RSC2_SHIFT))&eTPU_TBR_STAC_ENG1_RSC2_MASK)
#define eTPU_TBR_STAC_ENG1_REN2_MASK             0x8000u
#define eTPU_TBR_STAC_ENG1_REN2_SHIFT            15u
#define eTPU_TBR_STAC_ENG1_REN2_WIDTH            1u
#define eTPU_TBR_STAC_ENG1_REN2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_REN2_SHIFT))&eTPU_TBR_STAC_ENG1_REN2_MASK)
#define eTPU_TBR_STAC_ENG1_SRV1_MASK             0xF0000u
#define eTPU_TBR_STAC_ENG1_SRV1_SHIFT            16u
#define eTPU_TBR_STAC_ENG1_SRV1_WIDTH            4u
#define eTPU_TBR_STAC_ENG1_SRV1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_SRV1_SHIFT))&eTPU_TBR_STAC_ENG1_SRV1_MASK)
#define eTPU_TBR_STAC_ENG1_SERVER_ID1_MASK       0xF000000u
#define eTPU_TBR_STAC_ENG1_SERVER_ID1_SHIFT      24u
#define eTPU_TBR_STAC_ENG1_SERVER_ID1_WIDTH      4u
#define eTPU_TBR_STAC_ENG1_SERVER_ID1(x)         (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_SERVER_ID1_SHIFT))&eTPU_TBR_STAC_ENG1_SERVER_ID1_MASK)
#define eTPU_TBR_STAC_ENG1_RSC1_MASK             0x40000000u
#define eTPU_TBR_STAC_ENG1_RSC1_SHIFT            30u
#define eTPU_TBR_STAC_ENG1_RSC1_WIDTH            1u
#define eTPU_TBR_STAC_ENG1_RSC1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_RSC1_SHIFT))&eTPU_TBR_STAC_ENG1_RSC1_MASK)
#define eTPU_TBR_STAC_ENG1_REN1_MASK             0x80000000u
#define eTPU_TBR_STAC_ENG1_REN1_SHIFT            31u
#define eTPU_TBR_STAC_ENG1_REN1_WIDTH            1u
#define eTPU_TBR_STAC_ENG1_REN1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG1_REN1_SHIFT))&eTPU_TBR_STAC_ENG1_REN1_MASK)
/* TBCR_ENG2 Bit Fields */
#define eTPU_TBR_TBCR_ENG2_TCR1P_MASK            0xFFu
#define eTPU_TBR_TBCR_ENG2_TCR1P_SHIFT           0u
#define eTPU_TBR_TBCR_ENG2_TCR1P_WIDTH           8u
#define eTPU_TBR_TBCR_ENG2_TCR1P(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCR1P_SHIFT))&eTPU_TBR_TBCR_ENG2_TCR1P_MASK)
#define eTPU_TBR_TBCR_ENG2_TCR1CS_MASK           0x2000u
#define eTPU_TBR_TBCR_ENG2_TCR1CS_SHIFT          13u
#define eTPU_TBR_TBCR_ENG2_TCR1CS_WIDTH          1u
#define eTPU_TBR_TBCR_ENG2_TCR1CS(x)             (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCR1CS_SHIFT))&eTPU_TBR_TBCR_ENG2_TCR1CS_MASK)
#define eTPU_TBR_TBCR_ENG2_TCR1CTL_MASK          0xC000u
#define eTPU_TBR_TBCR_ENG2_TCR1CTL_SHIFT         14u
#define eTPU_TBR_TBCR_ENG2_TCR1CTL_WIDTH         2u
#define eTPU_TBR_TBCR_ENG2_TCR1CTL(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCR1CTL_SHIFT))&eTPU_TBR_TBCR_ENG2_TCR1CTL_MASK)
#define eTPU_TBR_TBCR_ENG2_TCR2P_MASK            0x3F0000u
#define eTPU_TBR_TBCR_ENG2_TCR2P_SHIFT           16u
#define eTPU_TBR_TBCR_ENG2_TCR2P_WIDTH           6u
#define eTPU_TBR_TBCR_ENG2_TCR2P(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCR2P_SHIFT))&eTPU_TBR_TBCR_ENG2_TCR2P_MASK)
#define eTPU_TBR_TBCR_ENG2_ATGC_MASK             0x1000000u
#define eTPU_TBR_TBCR_ENG2_ATGC_SHIFT            24u
#define eTPU_TBR_TBCR_ENG2_ATGC_WIDTH            1u
#define eTPU_TBR_TBCR_ENG2_ATGC(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_ATGC_SHIFT))&eTPU_TBR_TBCR_ENG2_ATGC_MASK)
#define eTPU_TBR_TBCR_ENG2_AM_MASK               0x6000000u
#define eTPU_TBR_TBCR_ENG2_AM_SHIFT              25u
#define eTPU_TBR_TBCR_ENG2_AM_WIDTH              2u
#define eTPU_TBR_TBCR_ENG2_AM(x)                 (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_AM_SHIFT))&eTPU_TBR_TBCR_ENG2_AM_MASK)
#define eTPU_TBR_TBCR_ENG2_TCRCF_MASK            0x18000000u
#define eTPU_TBR_TBCR_ENG2_TCRCF_SHIFT           27u
#define eTPU_TBR_TBCR_ENG2_TCRCF_WIDTH           2u
#define eTPU_TBR_TBCR_ENG2_TCRCF(x)              (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCRCF_SHIFT))&eTPU_TBR_TBCR_ENG2_TCRCF_MASK)
#define eTPU_TBR_TBCR_ENG2_TCR2CTL_MASK          0xE0000000u
#define eTPU_TBR_TBCR_ENG2_TCR2CTL_SHIFT         29u
#define eTPU_TBR_TBCR_ENG2_TCR2CTL_WIDTH         3u
#define eTPU_TBR_TBCR_ENG2_TCR2CTL(x)            (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TBCR_ENG2_TCR2CTL_SHIFT))&eTPU_TBR_TBCR_ENG2_TCR2CTL_MASK)
/* TB1R_ENG2 Bit Fields */
#define eTPU_TBR_TB1R_ENG2_TCR1_MASK             0xFFFFFFu
#define eTPU_TBR_TB1R_ENG2_TCR1_SHIFT            0u
#define eTPU_TBR_TB1R_ENG2_TCR1_WIDTH            24u
#define eTPU_TBR_TB1R_ENG2_TCR1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TB1R_ENG2_TCR1_SHIFT))&eTPU_TBR_TB1R_ENG2_TCR1_MASK)
/* TB2R_ENG2 Bit Fields */
#define eTPU_TBR_TB2R_ENG2_TCR2_MASK             0xFFFFFFu
#define eTPU_TBR_TB2R_ENG2_TCR2_SHIFT            0u
#define eTPU_TBR_TB2R_ENG2_TCR2_WIDTH            24u
#define eTPU_TBR_TB2R_ENG2_TCR2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_TB2R_ENG2_TCR2_SHIFT))&eTPU_TBR_TB2R_ENG2_TCR2_MASK)
/* STAC_ENG2 Bit Fields */
#define eTPU_TBR_STAC_ENG2_SRV2_MASK             0xFu
#define eTPU_TBR_STAC_ENG2_SRV2_SHIFT            0u
#define eTPU_TBR_STAC_ENG2_SRV2_WIDTH            4u
#define eTPU_TBR_STAC_ENG2_SRV2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_SRV2_SHIFT))&eTPU_TBR_STAC_ENG2_SRV2_MASK)
#define eTPU_TBR_STAC_ENG2_SERVER_ID2_MASK       0xF00u
#define eTPU_TBR_STAC_ENG2_SERVER_ID2_SHIFT      8u
#define eTPU_TBR_STAC_ENG2_SERVER_ID2_WIDTH      4u
#define eTPU_TBR_STAC_ENG2_SERVER_ID2(x)         (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_SERVER_ID2_SHIFT))&eTPU_TBR_STAC_ENG2_SERVER_ID2_MASK)
#define eTPU_TBR_STAC_ENG2_RSC2_MASK             0x4000u
#define eTPU_TBR_STAC_ENG2_RSC2_SHIFT            14u
#define eTPU_TBR_STAC_ENG2_RSC2_WIDTH            1u
#define eTPU_TBR_STAC_ENG2_RSC2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_RSC2_SHIFT))&eTPU_TBR_STAC_ENG2_RSC2_MASK)
#define eTPU_TBR_STAC_ENG2_REN2_MASK             0x8000u
#define eTPU_TBR_STAC_ENG2_REN2_SHIFT            15u
#define eTPU_TBR_STAC_ENG2_REN2_WIDTH            1u
#define eTPU_TBR_STAC_ENG2_REN2(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_REN2_SHIFT))&eTPU_TBR_STAC_ENG2_REN2_MASK)
#define eTPU_TBR_STAC_ENG2_SRV1_MASK             0xF0000u
#define eTPU_TBR_STAC_ENG2_SRV1_SHIFT            16u
#define eTPU_TBR_STAC_ENG2_SRV1_WIDTH            4u
#define eTPU_TBR_STAC_ENG2_SRV1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_SRV1_SHIFT))&eTPU_TBR_STAC_ENG2_SRV1_MASK)
#define eTPU_TBR_STAC_ENG2_SERVER_ID1_MASK       0xF000000u
#define eTPU_TBR_STAC_ENG2_SERVER_ID1_SHIFT      24u
#define eTPU_TBR_STAC_ENG2_SERVER_ID1_WIDTH      4u
#define eTPU_TBR_STAC_ENG2_SERVER_ID1(x)         (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_SERVER_ID1_SHIFT))&eTPU_TBR_STAC_ENG2_SERVER_ID1_MASK)
#define eTPU_TBR_STAC_ENG2_RSC1_MASK             0x40000000u
#define eTPU_TBR_STAC_ENG2_RSC1_SHIFT            30u
#define eTPU_TBR_STAC_ENG2_RSC1_WIDTH            1u
#define eTPU_TBR_STAC_ENG2_RSC1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_RSC1_SHIFT))&eTPU_TBR_STAC_ENG2_RSC1_MASK)
#define eTPU_TBR_STAC_ENG2_REN1_MASK             0x80000000u
#define eTPU_TBR_STAC_ENG2_REN1_SHIFT            31u
#define eTPU_TBR_STAC_ENG2_REN1_WIDTH            1u
#define eTPU_TBR_STAC_ENG2_REN1(x)               (((uint32_t)(((uint32_t)(x))<<eTPU_TBR_STAC_ENG2_REN1_SHIFT))&eTPU_TBR_STAC_ENG2_REN1_MASK)

/*!
 * @}
 */ /* end of group eTPU_TBR_Register_Masks */


/*!
 * @}
 */ /* end of group eTPU_TBR_Peripheral_Access_Layer */


/*!
 * @}
 */ /* end of group Peripheral_access_layer_MPC5775B */


/* ----------------------------------------------------------------------------
   -- Backward Compatibility for MPC5775B
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Backward_Compatibility_Symbols_MPC5775B Backward Compatibility for MPC5775B
 * @{
 */

/* No backward compatibility issues. */

/*!
 * @}
 */ /* end of group Backward_Compatibility_Symbols_MPC5775B */


#else /* #if !defined(MPC5775B_H_) */
  /* There is already included the same memory map. Check if it is compatible (has the same major version) */
  #if (MCU_MEM_MAP_VERSION != 0x0100u)
    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))
      #warning There are included two not compatible versions of memory maps. Please check possible differences.
    #endif /* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */
  #endif /* (MCU_MEM_MAP_VERSION != 0x0100u) */
#endif  /* #if !defined(MPC5775B_H_) */

/* MPC5775B.h, eof. */
