#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbc574022e0 .scope module, "myModule_tb" "myModule_tb" 2 1;
 .timescale 0 0;
v0x7fbc57610220_0 .var "clock", 0 0;
v0x7fbc576102d0_0 .net "out", 0 0, L_0x7fbc57610380;  1 drivers
S_0x7fbc57500000 .scope module, "notGate" "myModule" 2 17, 3 1 0, S_0x7fbc574022e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "B"
v0x7fbc576000a0_0 .net "A", 0 0, v0x7fbc57610220_0;  1 drivers
v0x7fbc57610150_0 .net "B", 0 0, L_0x7fbc57610380;  alias, 1 drivers
L_0x7fbc57610380 .reduce/nor v0x7fbc57610220_0;
    .scope S_0x7fbc574022e0;
T_0 ;
    %delay 1, 0;
    %load/vec4 v0x7fbc57610220_0;
    %nor/r;
    %store/vec4 v0x7fbc57610220_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbc574022e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc57610220_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fbc574022e0;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "mymodule_test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbc574022e0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mymodule_tb.v";
    "mymodule.v";
