Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <4> of slice is out of range [3:0] of array <opa> [C:/Users/lazar/LD4004/LD4004.srcs/sources_1/new/top4004.vhd:166]
WARNING: [VRFC 10-975] left bound value <4> of slice is out of range [3:0] of array <opa> [C:/Users/lazar/LD4004/LD4004.srcs/sources_1/new/top4004.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.types
Compiling architecture behavioral of entity xil_defaultlib.top_4004 [top_4004_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_tb
Built simulation snapshot cpu_tb_behav
