// Seed: 2111181665
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4
);
  assign id_4#(
      .id_1(1),
      .id_1(1)
  ) = id_1;
  assign module_1.id_1 = 0;
  logic id_6;
  logic id_7;
  ;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    output supply0 id_3
    , id_8,
    inout uwire id_4,
    input wand id_5,
    output supply0 id_6
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_6
  );
endmodule
