Executing TestBencher Verilog Auto-gen Parser
