INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Murat/Desktop/k/opidle/opidle.srcs/sources_1/new/fb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Murat/Desktop/k/opidle/opidle.srcs/sim_1/new/tetsbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetsbench
