v 20070216 1
C 40000 40000 0 0 0 title-B.sym
C 53700 47400 1 0 0 header10-2.sym
{
T 53700 49400 5 10 1 1 0 0 1
device=HEADER10
T 54300 49500 5 10 1 1 0 0 1
refdes=J6
T 53700 47400 5 10 0 0 0 0 1
footprint=HEADER5x10
}
C 47000 40800 1 0 0 ep1c12q240-west.sym
{
T 47700 49800 5 10 1 1 0 6 1
refdes=U4
T 47600 40600 5 10 1 1 0 0 1
device=EP1C12Q240
T 47400 57800 5 10 0 0 0 0 1
footprint=QFP240_32
}
C 42800 40500 1 0 0 gnd-1.sym
{
T 42800 40300 5 10 1 1 0 0 1
netname=GND
}
U 46300 49800 46300 41300 10 1
N 47100 41300 46500 41300 4
{
T 46600 41300 5 10 1 1 0 0 1
netname=S50
}
C 46500 41300 1 90 0 busripper-1.sym
{
T 46500 41700 5 8 0 0 0 0 1
device=none
}
N 47100 41500 46500 41500 4
{
T 46600 41500 5 10 1 1 0 0 1
netname=S49
}
C 46500 41500 1 90 0 busripper-1.sym
{
T 46500 41900 5 8 0 0 0 0 1
device=none
}
N 47100 41700 46500 41700 4
{
T 46600 41700 5 10 1 1 0 0 1
netname=S48
}
C 46500 41700 1 90 0 busripper-1.sym
{
T 46500 42100 5 8 0 0 0 0 1
device=none
}
N 47100 41900 46500 41900 4
{
T 46600 41900 5 10 1 1 0 0 1
netname=S47
}
C 46500 41900 1 90 0 busripper-1.sym
{
T 46500 42300 5 8 0 0 0 0 1
device=none
}
N 47100 42100 46500 42100 4
{
T 46600 42100 5 10 1 1 0 0 1
netname=S46
}
C 46500 42100 1 90 0 busripper-1.sym
{
T 46500 42500 5 8 0 0 0 0 1
device=none
}
N 47100 42300 46500 42300 4
{
T 46600 42300 5 10 1 1 0 0 1
netname=S45
}
C 46500 42300 1 90 0 busripper-1.sym
{
T 46500 42700 5 8 0 0 0 0 1
device=none
}
N 47100 42500 46500 42500 4
{
T 46600 42500 5 10 1 1 0 0 1
netname=S44
}
C 46500 42500 1 90 0 busripper-1.sym
{
T 46500 42900 5 8 0 0 0 0 1
device=none
}
N 47100 42700 46500 42700 4
{
T 46600 42700 5 10 1 1 0 0 1
netname=S43
}
C 46500 42700 1 90 0 busripper-1.sym
{
T 46500 43100 5 8 0 0 0 0 1
device=none
}
N 47100 42900 46500 42900 4
{
T 46600 42900 5 10 1 1 0 0 1
netname=S42
}
C 46500 42900 1 90 0 busripper-1.sym
{
T 46500 43300 5 8 0 0 0 0 1
device=none
}
N 47100 43100 46500 43100 4
{
T 46600 43100 5 10 1 1 0 0 1
netname=S41
}
C 46500 43100 1 90 0 busripper-1.sym
{
T 46500 43500 5 8 0 0 0 0 1
device=none
}
N 47100 43500 46500 43500 4
{
T 46600 43500 5 10 1 1 0 0 1
netname=S39
}
C 46500 43500 1 90 0 busripper-1.sym
{
T 46500 43900 5 8 0 0 0 0 1
device=none
}
N 47100 46700 46500 46700 4
{
T 46600 46700 5 10 1 1 0 0 1
netname=S23
}
C 46500 46700 1 90 0 busripper-1.sym
{
T 46500 47100 5 8 0 0 0 0 1
device=none
}
N 47100 47100 46500 47100 4
{
T 46600 47100 5 10 1 1 0 0 1
netname=S21
}
C 46500 47100 1 90 0 busripper-1.sym
{
T 46500 47500 5 8 0 0 0 0 1
device=none
}
N 47100 47300 46500 47300 4
{
T 46600 47300 5 10 1 1 0 0 1
netname=S20
}
C 46500 47300 1 90 0 busripper-1.sym
{
T 46500 47700 5 8 0 0 0 0 1
device=none
}
N 47100 47500 46500 47500 4
{
T 46600 47500 5 10 1 1 0 0 1
netname=S19
}
C 46500 47500 1 90 0 busripper-1.sym
{
T 46500 47900 5 8 0 0 0 0 1
device=none
}
N 47100 47700 46500 47700 4
{
T 46600 47700 5 10 1 1 0 0 1
netname=S18
}
C 46500 47700 1 90 0 busripper-1.sym
{
T 46500 48100 5 8 0 0 0 0 1
device=none
}
N 47100 47900 46500 47900 4
{
T 46600 47900 5 10 1 1 0 0 1
netname=S17
}
C 46500 47900 1 90 0 busripper-1.sym
{
T 46500 48300 5 8 0 0 0 0 1
device=none
}
N 47100 48100 46500 48100 4
{
T 46600 48100 5 10 1 1 0 0 1
netname=S16
}
C 46500 48100 1 90 0 busripper-1.sym
{
T 46500 48500 5 8 0 0 0 0 1
device=none
}
N 47100 48300 46500 48300 4
{
T 46600 48300 5 10 1 1 0 0 1
netname=S15
}
C 46500 48300 1 90 0 busripper-1.sym
{
T 46500 48700 5 8 0 0 0 0 1
device=none
}
N 47100 48500 46500 48500 4
{
T 46600 48500 5 10 1 1 0 0 1
netname=S14
}
C 46500 48500 1 90 0 busripper-1.sym
{
T 46500 48900 5 8 0 0 0 0 1
device=none
}
N 47100 48700 46500 48700 4
{
T 46600 48700 5 10 1 1 0 0 1
netname=S13
}
C 46500 48700 1 90 0 busripper-1.sym
{
T 46500 49100 5 8 0 0 0 0 1
device=none
}
N 47100 48900 46500 48900 4
{
T 46600 48900 5 10 1 1 0 0 1
netname=S12
}
C 46500 48900 1 90 0 busripper-1.sym
{
T 46500 49300 5 8 0 0 0 0 1
device=none
}
N 47100 49100 46500 49100 4
{
T 46600 49100 5 10 1 1 0 0 1
netname=S11
}
C 46500 49100 1 90 0 busripper-1.sym
{
T 46500 49500 5 8 0 0 0 0 1
device=none
}
U 43700 45800 43700 41000 10 -1
N 42800 44900 43500 44900 4
{
T 43000 44900 5 10 1 1 0 0 1
netname=S15
}
C 43500 44900 1 270 0 busripper-1.sym
{
T 43500 45300 5 8 0 0 0 0 1
device=none
}
N 42800 44700 43500 44700 4
{
T 43000 44700 5 10 1 1 0 0 1
netname=S16
}
C 43500 44700 1 270 0 busripper-1.sym
{
T 43500 45100 5 8 0 0 0 0 1
device=none
}
N 42800 44500 43500 44500 4
{
T 43000 44500 5 10 1 1 0 0 1
netname=S17
}
C 43500 44500 1 270 0 busripper-1.sym
{
T 43500 44900 5 8 0 0 0 0 1
device=none
}
N 42800 44300 43500 44300 4
{
T 43000 44300 5 10 1 1 0 0 1
netname=S18
}
C 43500 44300 1 270 0 busripper-1.sym
{
T 43500 44700 5 8 0 0 0 0 1
device=none
}
N 42800 44100 43500 44100 4
{
T 43000 44100 5 10 1 1 0 0 1
netname=S19
}
C 43500 44100 1 270 0 busripper-1.sym
{
T 43500 44500 5 8 0 0 0 0 1
device=none
}
N 42800 43900 43500 43900 4
{
T 43000 43900 5 10 1 1 0 0 1
netname=S20
}
C 43500 43900 1 270 0 busripper-1.sym
{
T 43500 44300 5 8 0 0 0 0 1
device=none
}
N 42800 43700 43500 43700 4
{
T 43000 43700 5 10 1 1 0 0 1
netname=S21
}
C 43500 43700 1 270 0 busripper-1.sym
{
T 43500 44100 5 8 0 0 0 0 1
device=none
}
N 42800 43500 43500 43500 4
{
T 43000 43500 5 10 1 1 0 0 1
netname=S23
}
C 43500 43500 1 270 0 busripper-1.sym
{
T 43500 43900 5 8 0 0 0 0 1
device=none
}
N 42800 43300 43500 43300 4
{
T 43000 43300 5 10 1 1 0 0 1
netname=S39
}
C 43500 43300 1 270 0 busripper-1.sym
{
T 43500 43700 5 8 0 0 0 0 1
device=none
}
N 42800 43100 43500 43100 4
{
T 43000 43100 5 10 1 1 0 0 1
netname=S41
}
C 43500 43100 1 270 0 busripper-1.sym
{
T 43500 43500 5 8 0 0 0 0 1
device=none
}
N 42800 42900 43500 42900 4
{
T 43000 42900 5 10 1 1 0 0 1
netname=S42
}
C 43500 42900 1 270 0 busripper-1.sym
{
T 43500 43300 5 8 0 0 0 0 1
device=none
}
N 42800 42700 43500 42700 4
{
T 43000 42700 5 10 1 1 0 0 1
netname=S43
}
C 43500 42700 1 270 0 busripper-1.sym
{
T 43500 43100 5 8 0 0 0 0 1
device=none
}
N 42800 42500 43500 42500 4
{
T 43000 42500 5 10 1 1 0 0 1
netname=S44
}
C 43500 42500 1 270 0 busripper-1.sym
{
T 43500 42900 5 8 0 0 0 0 1
device=none
}
N 42800 42300 43500 42300 4
{
T 43000 42300 5 10 1 1 0 0 1
netname=S45
}
C 43500 42300 1 270 0 busripper-1.sym
{
T 43500 42700 5 8 0 0 0 0 1
device=none
}
N 42800 42100 43500 42100 4
{
T 43000 42100 5 10 1 1 0 0 1
netname=S46
}
C 43500 42100 1 270 0 busripper-1.sym
{
T 43500 42500 5 8 0 0 0 0 1
device=none
}
N 42800 41900 43500 41900 4
{
T 43000 41900 5 10 1 1 0 0 1
netname=S47
}
C 43500 41900 1 270 0 busripper-1.sym
{
T 43500 42300 5 8 0 0 0 0 1
device=none
}
N 42800 41700 43500 41700 4
{
T 43000 41700 5 10 1 1 0 0 1
netname=S48
}
C 43500 41700 1 270 0 busripper-1.sym
{
T 43500 42100 5 8 0 0 0 0 1
device=none
}
N 42800 41500 43500 41500 4
{
T 43000 41500 5 10 1 1 0 0 1
netname=S49
}
C 43500 41500 1 270 0 busripper-1.sym
{
T 43500 41900 5 8 0 0 0 0 1
device=none
}
N 42800 41300 43500 41300 4
{
T 43000 41300 5 10 1 1 0 0 1
netname=S50
}
C 43500 41300 1 270 0 busripper-1.sym
{
T 43500 41700 5 8 0 0 0 0 1
device=none
}
N 42900 40800 42900 49600 4
N 42900 49600 41100 49600 4
N 41200 42700 40900 42700 4
N 40200 43100 41200 43100 4
{
T 40100 43200 5 10 1 1 0 0 1
netname=+1.5V
}
N 41200 47700 41100 47700 4
N 41200 48900 41100 48900 4
N 43500 45700 42800 45700 4
{
T 43000 45700 5 10 1 1 0 0 1
netname=S11
}
N 43500 45500 42800 45500 4
{
T 43000 45500 5 10 1 1 0 0 1
netname=S12
}
N 43500 45300 42800 45300 4
{
T 43000 45300 5 10 1 1 0 0 1
netname=S13
}
N 43500 45100 42800 45100 4
{
T 43000 45100 5 10 1 1 0 0 1
netname=S14
}
U 43700 45800 43700 49800 10 0
U 43700 49800 46300 49800 10 0
C 45800 44600 1 270 0 gnd-1.sym
{
T 45300 44500 5 10 1 1 0 0 1
netname=GND
}
N 47100 44300 47000 44300 4
N 47000 44300 47000 44500 4
N 46100 44500 47100 44500 4
N 47100 45500 45100 45500 4
{
T 45300 45500 5 10 1 1 0 0 1
netname=CLK1
}
N 47100 45700 45100 45700 4
{
T 45300 45700 5 10 1 1 0 0 1
netname=CLK0
}
N 47100 43900 45100 43900 4
{
T 45300 43900 5 10 1 1 0 0 1
netname=ASD
}
N 47100 44100 45100 44100 4
{
T 45300 44100 5 10 1 1 0 0 1
netname=DCLK
}
N 47100 44700 45100 44700 4
{
T 45300 44700 5 10 1 1 0 0 1
netname=nCE
}
N 47100 44900 45100 44900 4
{
T 45300 44900 5 10 1 1 0 0 1
netname=nCEO
}
N 47100 46100 45100 46100 4
{
T 45300 46100 5 10 1 1 0 0 1
netname=nCONFIG
}
N 47100 46300 45100 46300 4
{
T 45300 46300 5 10 1 1 0 0 1
netname=DATA
}
N 47100 46500 45100 46500 4
{
T 45300 46500 5 10 1 1 0 0 1
netname=nCS
}
C 55100 47300 1 0 0 gnd-1.sym
{
T 55100 47100 5 10 1 1 0 0 1
netname=GND
}
N 55100 49200 55200 49200 4
N 55200 49200 55200 47600 4
N 55200 47600 55100 47600 4
N 55100 48800 55400 48800 4
C 55300 48900 1 270 0 vcc-small.sym
{
T 55840 48900 5 10 0 0 270 0 1
device=VCC Small
T 55800 48800 5 10 1 1 0 0 1
netname=+3.3V
}
N 55100 48400 56400 48400 4
{
T 55500 48200 5 10 1 1 0 0 1
netname=nCE
}
N 55100 48000 56400 48000 4
{
T 55500 47800 5 10 1 1 0 0 1
netname=nCS
}
N 53700 49200 49900 49200 4
{
T 50100 49000 5 10 1 1 0 0 1
netname=DCLK
}
N 53700 48800 49900 48800 4
{
T 50100 48600 5 10 1 1 0 0 1
netname=CONF_DONE
}
N 53700 48400 49900 48400 4
{
T 50100 48200 5 10 1 1 0 0 1
netname=nCONFIG
}
N 53700 48000 49900 48000 4
{
T 50100 47800 5 10 1 1 0 0 1
netname=DATA
}
N 53700 47600 49900 47600 4
{
T 50100 47400 5 10 1 1 0 0 1
netname=ASD
}
C 43800 45800 1 0 0 vcc-small.sym
{
T 43800 46340 5 10 0 0 0 0 1
device=VCC Small
T 44900 46100 5 10 1 1 180 0 1
netname=+1.5V_PLL
}
C 43800 45000 1 0 0 gnd-1.sym
{
T 43900 44500 5 10 1 1 90 0 1
netname=GND
}
N 47100 45100 44900 45100 4
N 47100 45300 43900 45300 4
N 47100 45900 43900 45900 4
C 44400 46900 1 0 0 vcc-small.sym
{
T 44400 47440 5 10 0 0 0 0 1
device=VCC Small
T 44300 47400 5 10 1 1 0 0 1
netname=VCCIO_1
}
C 44700 46300 1 90 0 cap-small.sym
{
T 43900 47220 5 10 1 1 180 6 1
refdes=C35
T 44220 46700 5 10 0 0 90 0 1
device=Cap Small
T 43900 46900 5 10 1 1 0 0 1
value=0.001u
T 44700 46300 5 10 0 0 0 0 1
footprint=0402
}
C 44400 46200 1 0 0 gnd-1.sym
{
T 43900 46300 5 10 1 1 0 0 1
netname=GND
}
N 47100 46900 44500 46900 4
C 52200 44500 1 0 0 epcs4si8.sym
{
T 52900 46700 5 10 1 1 0 6 1
refdes=U5
T 53700 44600 5 10 1 1 0 0 1
device=EPCS4SI8
}
C 55200 46100 1 0 0 vcc-small.sym
{
T 55200 46640 5 10 0 0 0 0 1
device=VCC Small
T 55100 46600 5 10 1 1 0 0 1
netname=+3.3V
}
C 55500 45100 1 90 0 cap-small.sym
{
T 54500 45820 5 10 1 1 180 6 1
refdes=C38
T 55020 45500 5 10 0 0 90 0 1
device=Cap Small
T 54500 45500 5 10 1 1 0 0 1
value=0.1u
}
C 55200 44700 1 0 0 gnd-1.sym
{
T 55200 44500 5 10 1 1 0 0 1
netname=GND
}
N 55300 45000 55300 45400 4
N 53900 45000 55300 45000 4
N 53900 45400 53900 46200 4
N 53900 46200 55300 46200 4
N 55300 45700 55300 46200 4
N 51800 47600 51800 45000 4
N 51800 45000 52300 45000 4
N 52000 48000 52000 46200 4
N 52000 46200 52300 46200 4
N 51500 49200 51500 45800 4
N 51500 45800 52300 45800 4
N 52300 45400 50000 45400 4
{
T 50200 45200 5 10 1 1 0 0 1
netname=nCS
}
N 41200 45100 40200 45100 4
{
T 40100 45200 5 10 1 1 0 0 1
netname=VCCIO_4
}
N 41200 41700 40200 41700 4
{
T 40200 41500 5 10 1 1 0 0 1
netname=CLK1
}
N 41200 44900 40900 44900 4
N 41100 41100 41100 49600 4
N 41200 41300 40200 41300 4
{
T 40200 41100 5 10 1 1 0 0 1
netname=CLK0
}
N 41100 41100 41200 41100 4
N 41200 41500 41100 41500 4
N 41200 41900 41100 41900 4
N 40200 43900 41200 43900 4
{
T 41100 44100 5 10 1 1 180 0 1
netname=+1.5V_PLL
}
N 41200 43700 40900 43700 4
N 41200 45300 41100 45300 4
N 40900 46100 41200 46100 4
C 44800 44800 1 0 0 gnd-1.sym
{
T 44900 44300 5 10 1 1 90 0 1
netname=GND
}
N 47100 43300 45100 43300 4
C 45000 43000 1 0 0 gnd-1.sym
{
T 44500 43000 5 10 1 1 0 0 1
netname=GND
}
N 41200 47500 40200 47500 4
{
T 40100 47600 5 10 1 1 0 0 1
netname=VCCIO_2
}
N 41200 47300 40900 47300 4
N 41200 48700 40200 48700 4
{
T 40100 48800 5 10 1 1 0 0 1
netname=VCCIO_1
}
N 41200 48500 40900 48500 4
N 40200 46300 41200 46300 4
{
T 40100 46400 5 10 1 1 0 0 1
netname=VCCIO_3
}
N 41200 42900 40900 42900 4
N 41200 44100 41100 44100 4
N 42800 48700 43600 48700 4
{
T 43000 48800 5 10 1 1 0 0 1
netname=+2.5V
}
N 43600 47300 42800 47300 4
{
T 43000 47400 5 10 1 1 0 0 1
netname=+3.3V
}
N 41200 43300 41100 43300 4
T 54000 40400 9 10 1 0 0 0 1
Initial
T 54000 40100 9 10 1 0 0 0 1
Paul Pham
T 50100 40700 9 14 1 0 0 0 1
FPGA Island, West Coast, Altera Cyclone EP1C12Q240
C 51500 44100 1 0 0 in-1.sym
{
T 51500 44400 5 10 0 0 0 0 1
device=INPUT
T 49500 44100 5 10 1 1 0 0 1
refdes=CONF_DONE_PORT
}
N 52100 44200 53000 44200 4
{
T 51700 44000 5 10 1 1 0 0 1
netname=CONF_DONE
}
T 50000 40400 9 10 1 0 0 0 1
%file%
C 50400 41700 1 0 0 out-1.sym
{
T 50400 42000 5 10 0 0 0 0 1
device=OUTPUT
T 51100 41800 5 10 1 1 0 0 1
refdes=+1.5V_PLL_PORT
T 49700 41600 5 10 1 1 0 0 1
netname=+1.5V_PLL
}
N 50400 41800 49700 41800 4
C 50400 42300 1 0 0 out-1.sym
{
T 51100 42400 5 10 1 1 0 0 1
refdes=+1.5V_PORT
T 50400 42600 5 10 0 0 0 0 1
device=OUTPUT
T 49700 42200 5 10 1 1 0 0 1
netname=+1.5V
}
N 50400 42400 49700 42400 4
C 50400 42900 1 0 0 out-1.sym
{
T 51100 43000 5 10 1 1 0 0 1
refdes=+2.5V_PORT
T 50400 43200 5 10 0 0 0 0 1
device=OUTPUT
T 49700 42800 5 10 1 1 0 0 1
netname=+2.5V
}
N 50400 43000 49700 43000 4
C 54000 42900 1 0 0 out-1.sym
{
T 54700 43000 5 10 1 1 0 0 1
refdes=VCCIO_2_PORT
T 54000 43200 5 10 0 0 0 0 1
device=OUTPUT
T 53500 42800 5 10 1 1 0 0 1
netname=VCCIO_2
}
N 54000 43000 53500 43000 4
C 54000 42300 1 0 0 out-1.sym
{
T 54700 42400 5 10 1 1 0 0 1
refdes=VCCIO_3_PORT
T 54000 42600 5 10 0 0 0 0 1
device=OUTPUT
T 53500 42200 5 10 1 1 0 0 1
netname=VCCIO_3
}
N 54000 42400 53500 42400 4
C 54000 41700 1 0 0 out-1.sym
{
T 54700 41800 5 10 1 1 0 0 1
refdes=VCCIO_4_PORT
T 54000 42000 5 10 0 0 0 0 1
device=OUTPUT
T 53500 41600 5 10 1 1 0 0 1
netname=VCCIO_4
}
N 54000 41800 53500 41800 4
C 54000 43500 1 0 0 out-1.sym
{
T 54700 43600 5 10 1 1 0 0 1
refdes=VCCIO_1_PORT
T 54000 43800 5 10 0 0 0 0 1
device=OUTPUT
T 53500 43400 5 10 1 1 0 0 1
netname=VCCIO_1
}
N 54000 43600 53500 43600 4
C 54000 44100 1 0 0 out-1.sym
{
T 54700 44200 5 10 1 1 0 0 1
refdes=GND_PORT
T 54000 44400 5 10 0 0 0 0 1
device=OUTPUT
T 53500 44000 5 10 1 1 0 0 1
netname=GND
}
N 54000 44200 53500 44200 4
C 50400 43500 1 0 0 out-1.sym
{
T 51100 43600 5 10 1 1 0 0 1
refdes=+3.3V_PORT
T 50400 43800 5 10 0 0 0 0 1
device=OUTPUT
T 49700 43400 5 10 1 1 0 0 1
netname=+3.3V
}
N 50400 43600 49700 43600 4
C 46100 40600 1 0 0 out-1.sym
{
T 45500 40500 5 10 1 1 0 0 1
refdes=PLL1_PORT
T 46100 40900 5 10 0 0 0 0 1
device=OUTPUT
T 44800 40500 5 10 1 1 0 0 1
netname=PLL1
}
N 44300 43700 47100 43700 4
{
T 45300 43700 5 10 1 1 0 0 1
netname=PLL1
}
N 44300 43700 44300 40700 4
N 44300 40700 46100 40700 4
C 50800 50000 1 0 0 led-2.sym
{
T 51600 50300 5 10 1 1 0 0 1
refdes=D1
T 50900 50600 5 10 0 0 0 0 1
device=LED
T 50800 50000 5 10 0 0 0 0 1
footprint=0603
}
C 52700 50200 1 180 0 resistor-1.sym
{
T 52400 49800 5 10 0 0 180 0 1
device=RESISTOR
T 52500 49900 5 10 1 1 180 0 1
refdes=R1
T 52300 50300 5 10 1 1 0 0 1
value=510
T 52700 50200 5 10 0 0 0 0 1
footprint=0402
}
C 52700 50200 1 270 0 vcc-small.sym
{
T 53240 50200 5 10 0 0 270 0 1
device=VCC Small
T 53200 50100 5 10 1 1 0 0 1
netname=+3.3V
}
N 50800 50100 49700 50100 4
{
T 49800 50200 5 10 1 1 0 0 1
netname=nCEO
}
N 52800 50100 52700 50100 4
N 51800 50100 51700 50100 4
N 44500 46500 44500 46600 4
N 44500 46900 44500 47000 4
N 44700 45800 44700 45900 4
N 44200 45800 44200 45900 4
N 44700 45500 44700 45300 4
N 44200 45500 44200 45300 4
C 44400 45200 1 90 0 cap-small.sym
{
T 44200 45380 5 10 1 1 0 6 1
refdes=C36
T 43920 45600 5 10 0 0 90 0 1
device=Cap Small
T 44100 45200 5 10 1 1 270 0 1
value=0.1u
T 44400 45200 5 10 0 0 0 0 1
footprint=0402
}
C 44500 46100 1 270 0 cap-small.sym
{
T 44400 45520 5 10 1 1 180 6 1
refdes=C37
T 44980 45700 5 10 0 0 270 0 1
device=Cap Small
T 44500 45200 5 10 1 1 270 0 1
value=0.001u
T 44500 46100 5 10 0 0 180 0 1
footprint=0402
}
C 42900 49400 1 180 0 qxe-040-01-x-d-em2.sym
{
T 42300 40700 5 10 1 1 180 6 1
refdes=J5
T 42500 32600 5 10 0 0 180 0 1
device=QxE-040-01-x-D-EM2
}
N 42900 41100 42800 41100 4
C 43500 45100 1 270 0 busripper-1.sym
{
T 43500 45500 5 8 0 0 0 0 1
device=none
}
C 43500 45300 1 270 0 busripper-1.sym
{
T 43500 45700 5 8 0 0 0 0 1
device=none
}
C 43500 45500 1 270 0 busripper-1.sym
{
T 43500 45900 5 8 0 0 0 0 1
device=none
}
C 43500 45700 1 270 0 busripper-1.sym
{
T 43500 46100 5 8 0 0 0 0 1
device=none
}
N 42900 45900 42800 45900 4
N 41200 48300 40900 48300 4
N 41200 47100 40900 47100 4
N 41200 46500 41100 46500 4
N 41200 45900 40900 45900 4
N 41200 45700 40900 45700 4
N 41200 46900 40900 46900 4
N 41200 48100 40900 48100 4
N 41200 44700 40900 44700 4
N 41200 44500 40900 44500 4
N 42800 48900 42900 48900 4
N 42800 48500 43000 48500 4
N 42800 48300 43000 48300 4
N 42800 48100 43000 48100 4
N 42800 47100 43000 47100 4
N 42800 46900 43000 46900 4
N 42800 46700 43000 46700 4
N 41200 42500 40900 42500 4
N 40900 42100 40900 43100 4
N 41200 42300 40900 42300 4
N 41200 42100 40900 42100 4
N 41200 43500 40900 43500 4
N 40900 43500 40900 43900 4
N 42800 47500 42900 47500 4
N 42900 46100 42800 46100 4
N 42800 47900 43000 47900 4
N 42800 47700 43000 47700 4
N 43000 47700 43000 48700 4
N 42800 46500 43000 46500 4
N 42800 46300 43000 46300 4
N 43000 46300 43000 47300 4
N 41200 47900 40900 47900 4
N 40900 47900 40900 48700 4
N 41200 46700 40900 46700 4
N 40900 46700 40900 47500 4
N 41200 45500 40900 45500 4
N 40900 45500 40900 46300 4
N 41200 44300 40900 44300 4
N 40900 44300 40900 45100 4
