// Yosys script used:
// read_verilog -sv dist/worker_2_1755425388610592014_0/countbits_ops.sv; prep -top countbits_ops; fsm_recode; opt_expr; opt_mem; write_verilog -sv -noattr dist/worker_2_1755425388610592014_0/countbits_ops-Yosys.sv
/* Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

module countbits_ops(clk, in_d, rst, cnt, inj_out2_a_1755425388951_811);
  wire [2:0] _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire [1:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  wire [31:0] _12_;
  wire [31:0] _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire [31:0] _30_;
  input clk;
  wire clk;
  output [3:0] cnt;
  wire [3:0] cnt;
  input [7:0] in_d;
  wire [7:0] in_d;
  output [7:0] inj_out2_a_1755425388951_811;
  reg [7:0] inj_out2_a_1755425388951_811;
  input rst;
  wire rst;
  assign _00_ = _06_ + _07_[0];
  assign _01_ = _00_ + _08_[0];
  assign _02_ = _01_ + _09_[0];
  assign _03_ = _02_ + _10_[0];
  assign _04_ = _03_ + _11_[0];
  assign _05_ = _04_ + _30_[0];
  assign _06_ = + _13_[0];
  assign cnt = _05_ + _12_[0];
  assign _14_ = in_d[6] === 1'h1;
  assign _15_ = in_d[6] === 1'hx;
  assign _16_ = in_d[5] === 1'h1;
  assign _17_ = in_d[5] === 1'hx;
  assign _18_ = in_d[4] === 1'h1;
  assign _19_ = in_d[4] === 1'hx;
  assign _20_ = in_d[3] === 1'h1;
  assign _21_ = in_d[3] === 1'hx;
  assign _24_ = in_d[7] === 1'h1;
  assign _22_ = in_d[2] === 1'h1;
  assign _23_ = in_d[2] === 1'hx;
  assign _25_ = in_d[1] === 1'h1;
  assign _26_ = in_d[1] === 1'hx;
  assign _27_ = in_d[0] === 1'h1;
  assign _28_ = in_d[0] === 1'hx;
  assign _29_ = in_d[7] === 1'hx;
  assign _07_[0] = _14_ || _15_;
  assign _08_[0] = _16_ || _17_;
  assign _09_[0] = _18_ || _19_;
  assign _10_[0] = _20_ || _21_;
  assign _11_[0] = _22_ || _23_;
  assign _30_[0] = _25_ || _26_;
  assign _12_[0] = _27_ || _28_;
  assign _13_[0] = _24_ || _29_;
  always_ff @(posedge clk)
    inj_out2_a_1755425388951_811 <= in_d;
  assign _07_[31:1] = 31'h00000000;
  assign _08_[31:1] = 31'h00000000;
  assign _09_[31:1] = 31'h00000000;
  assign _10_[31:1] = 31'h00000000;
  assign _11_[31:1] = 31'h00000000;
  assign _12_[31:1] = 31'h00000000;
  assign _13_[31:1] = 31'h00000000;
  assign _30_[31:1] = 31'h00000000;
endmodule
