---
layout: default
title: Chandan Kumar Jha
---

<h2 align="left" id="about"> About Me </h2>
<img align="right" src="/chandan1.jpeg" width="300">

<p>
I am a Principal Research Scientist at <a href="https://www.iitb.ac.in">Indian Institute of Technology Bombay (IIT Bombay)</a>. I am a memebr of the 
  <a href="https://www.ee.iitb.ac.in/student/~cadsl/">Computer Architecture and Dependable Systems Lab (CADSL)</a>. My advisor is 
  <a href="https://www.ee.iitb.ac.in/~viren/">Prof. Virendra Singh</a>. I am working in the area of VLSI Design and Computer Architecture. 
</p>

<h2 align="left"> Education </h2>

<p>
    PhD in Electrical Engineering, <a href="https://www.iitb.ac.in">Indian Institute of Technology Gandhinagar (IIT Gandhinagar)</a> <br>
    Thesis: “Approximate Designs and Frameworks for Error Resilient Applications” <br>
    (Advisor: <a href="http://joycee.people.iitgn.ac.in/">Prof. Joycee Mekie</a>) <br>
    CGPA : 9.16/10 
    B.Tech in Electronics and Communcations Engineering, National Institute of Technology Meghalaya, Meghalaya, India<br>
    CGPA : 9.38/10 
</p>

<p>
I received my B.Tech in Electronics and Communication Engineering from National Institute of Technology Meghalaya in 2015. I spent a semester in 2016 at Indian Institute of Technology Bombay. 
I also spent a semester of 2017 at Intel, Bangalore and was working on On Chip Power Distribution Networks. 
In 2019, I interned with <a href="https://people.inf.ethz.ch/omutlu/">Prof. Onur Mutlu</a> at ETH Zurich, Switzerland. I have submitted my Ph.D. thesis and am open to opportunities.
</p>
<p>
  I have also been a teaching assistant at IIT Gandhinagar for various courses like:
  <ul>
    <li> Embedded Systems(Lab) </li>
    <li> VLSI Design </li>
    <li> Introduction to Analog and Digital Circuits </li>
    <li> Microelectronics Lab </li>
    <li> Embedded Systems </li>
  </ul>
</p>

<h1 align="left" id="publications"> Publications</h1>
<h2 align="center"> Conferences </h2>

<ol align="justify">
  <li> <u>Chandan Kumar Jha</u>, Sumit Walia, Gagan Kanojia, and Joycee Mekie, "FPCAM: Floating Point Configurable Approximate Multiplier for Error Resilient Applications," Accepted in IEEE International Symposium on Circuits and Systems 2021 <font color="red">(ISCAS '21)</font>.</li>
  <li> Ankita Nandi, <u> Chandan Kumar Jha</u>, and Joycee Mekie, "Tunable Inexact Subtractors for Division in Image Processing Applications," Accepted in IEEE International Midwest Symposium on Circuits and Systems 2020 <font color="red">(MWSCAS '20)</font>. [<a href="https://ieeexplore.ieee.org/document/9184460"><font color="blue">Paper</font></a>]</li>
  <li> <u>Chandan Kumar Jha</u>, Kailash Prasad, Arun Singh Tomar, and Joycee Mekie, "SEDAAF: FPGA Based Single Exact Dual Approximate Adders for Approximate Processors," Accepted in IEEE International Symposium on Circuits and Systems 2020 <font color="red">(ISCAS '20)</font>. [<a href="https://ieeexplore.ieee.org/document/9181185"><font color="blue">Paper</font></a>] </li>
  <li> <u>Chandan Kumar Jha</u><sup>*</sup>, Kailash Prasad<sup>*</sup>, Vibhor Kumar Srivastava, and Joycee Mekie, "FPAD: A Multistage Approximation Methodology for Designing Floating Point Approximate Dividers," Accepted in IEEE International Symposium on Circuits and Systems 2020 <font color="red">(ISCAS '20)</font>. [<a href="https://ieeexplore.ieee.org/document/9180768"><font color="blue">Paper</font></a>] </li>
  <li> <u>Chandan Kumar Jha</u>, Ankita Nandi, and Joycee Mekie, "Quality Tunable Approximate Adder for Low Energy Image Processing Applications," Accepted in IEEE International Conference on Electronics Circuits and Systems 2019 <font color="red">(ICECS '19)</font>. [<a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8965205"><font color="blue">Paper</font></a>] </li>
  <li> Ankita Nandi, <u>Chandan Kumar Jha</u>, and Joycee Mekie, "Should We Code Differently When Using Approximate Circuits?," 2019 Asia Pacific Conference on Circuits and Systems <font color="red">(APCCAS '19)</font>. [<a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8953113"><font color="blue">Paper</font></a>] </li>
  <li> <u>Chandan Kumar Jha</u> and Joycee Mekie, "Design of Novel CMOS based Inexact Subtractors and Dividers for Approximate Computing: An In-Depth Comparison with PTL based Designs," 2019 22nd Euromicro Conference on Digital System Design <font color="red">(DSD '19)</font>. [<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8875219&isnumber=8875008"><font color="blue">Paper</font></a>] </li>
  <li> <u>Chandan Kumar Jha</u> and Joycee Mekie, "SEDA - Single Exact Dual Approximate Adders for Approximate Processors," 2019 56th Annual Design Automation Conference <font color="red">(DAC '19)</font>. [<a href="https://dl.acm.org/citation.cfm?doid=3316781.3322475"><font color="blue">Paper</font></a>] </li>
</ol>

<h2 align="center"> Journals </h2>

<ol>
  <li> <u>Chandan Kumar Jha</u>, Ishita Doshi and Joycee Mekie, "Analysis of Worst-Case Data Dependent Temporal Approximation in Floating Point Units," in IEEE Transactions on Circuits and Systems II: Express Briefs (2020). [<a href="https://ieeexplore.ieee.org/abstract/document/9149887"><font color="blue">Paper</font></a>]</li>
  <li> <u>Chandan Kumar Jha</u>, Sneha N. Ved, Ishant Anand and Joycee Mekie, "Energy and Error Analysis Framework for Approximate Computing in Mobile Applications," in IEEE Transactions on Circuits and Systems II: Express Briefs (2019). [<a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8685148&isnumber=4358609"><font color="blue">Paper</font></a>] </li>
</ol>

<h2 align="center"> Posters </h2>

<ol>
  <li><u>Chandan Kumar Jha</u>, Sumit Walia, Gagan Kanojia, and Joycee Mekie, "Floating Point Configurable Approximate Multiplier," <i>Work-in-Progress</i>, 56th Annual Design Automation Conference 2019 (DAC '19). </li>
<ol>

  * Authors have contributed equally

