IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 40.09        
Core2: 70.97        Core3: 79.11        
Core4: 137.65        Core5: 121.19        
Core6: 90.13        Core7: 42.45        
Core8: 39.52        Core9: 103.38        
Core10: 81.35        Core11: 122.68        
Core12: 136.02        Core13: 104.52        
Core14: 39.93        Core15: 40.65        
Core16: 80.53        Core17: 73.13        
Core18: 118.69        Core19: 139.94        
Core20: 136.71        Core21: 29.77        
Core22: 44.35        Core23: 48.63        
Core24: 75.50        Core25: 141.01        
Core26: 114.88        Core27: 59.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.20
Socket1: 88.94
DDR read Latency(ns)
Socket0: 220.43
Socket1: 222.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.79        Core1: 34.99        
Core2: 70.04        Core3: 82.78        
Core4: 137.00        Core5: 121.64        
Core6: 83.74        Core7: 38.49        
Core8: 40.45        Core9: 94.81        
Core10: 84.23        Core11: 122.32        
Core12: 134.85        Core13: 110.89        
Core14: 35.09        Core15: 39.15        
Core16: 80.46        Core17: 79.09        
Core18: 120.61        Core19: 138.03        
Core20: 45.89        Core21: 30.60        
Core22: 44.31        Core23: 53.87        
Core24: 88.07        Core25: 139.50        
Core26: 115.53        Core27: 57.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.27
Socket1: 86.87
DDR read Latency(ns)
Socket0: 222.17
Socket1: 225.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.92        Core1: 39.16        
Core2: 70.41        Core3: 79.22        
Core4: 135.91        Core5: 120.37        
Core6: 98.96        Core7: 41.25        
Core8: 32.30        Core9: 98.66        
Core10: 78.88        Core11: 121.77        
Core12: 134.89        Core13: 106.37        
Core14: 37.39        Core15: 37.69        
Core16: 82.93        Core17: 76.22        
Core18: 118.33        Core19: 136.40        
Core20: 94.67        Core21: 29.09        
Core22: 46.98        Core23: 51.46        
Core24: 78.04        Core25: 137.80        
Core26: 114.77        Core27: 60.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.88
Socket1: 87.58
DDR read Latency(ns)
Socket0: 222.20
Socket1: 223.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 36.64        
Core2: 69.72        Core3: 75.80        
Core4: 134.46        Core5: 121.79        
Core6: 89.17        Core7: 37.39        
Core8: 32.59        Core9: 88.76        
Core10: 78.18        Core11: 122.52        
Core12: 132.80        Core13: 95.02        
Core14: 35.41        Core15: 39.08        
Core16: 80.49        Core17: 72.94        
Core18: 108.99        Core19: 134.48        
Core20: 138.59        Core21: 29.84        
Core22: 45.12        Core23: 49.11        
Core24: 75.60        Core25: 134.17        
Core26: 114.25        Core27: 69.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.42
Socket1: 86.30
DDR read Latency(ns)
Socket0: 220.08
Socket1: 217.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.62        Core1: 39.81        
Core2: 68.89        Core3: 80.53        
Core4: 137.20        Core5: 120.60        
Core6: 86.71        Core7: 37.45        
Core8: 38.22        Core9: 97.12        
Core10: 73.17        Core11: 121.80        
Core12: 135.45        Core13: 110.57        
Core14: 36.90        Core15: 41.05        
Core16: 82.98        Core17: 77.62        
Core18: 120.35        Core19: 137.30        
Core20: 47.79        Core21: 28.79        
Core22: 43.81        Core23: 52.63        
Core24: 79.87        Core25: 138.64        
Core26: 115.88        Core27: 58.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.03
Socket1: 87.78
DDR read Latency(ns)
Socket0: 222.63
Socket1: 224.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 37.44        
Core2: 69.07        Core3: 80.46        
Core4: 135.37        Core5: 119.29        
Core6: 94.19        Core7: 39.53        
Core8: 36.18        Core9: 92.76        
Core10: 80.03        Core11: 119.50        
Core12: 133.73        Core13: 106.46        
Core14: 39.02        Core15: 41.95        
Core16: 82.40        Core17: 76.10        
Core18: 120.35        Core19: 138.76        
Core20: 45.17        Core21: 28.51        
Core22: 42.63        Core23: 53.99        
Core24: 89.87        Core25: 140.20        
Core26: 116.69        Core27: 53.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.45
Socket1: 87.16
DDR read Latency(ns)
Socket0: 220.93
Socket1: 226.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 32.02        
Core2: 59.32        Core3: 80.60        
Core4: 130.58        Core5: 121.73        
Core6: 85.20        Core7: 34.49        
Core8: 36.49        Core9: 71.63        
Core10: 103.03        Core11: 121.50        
Core12: 129.67        Core13: 86.52        
Core14: 45.66        Core15: 34.34        
Core16: 50.19        Core17: 102.37        
Core18: 119.26        Core19: 138.91        
Core20: 67.06        Core21: 39.62        
Core22: 32.49        Core23: 46.63        
Core24: 78.80        Core25: 142.11        
Core26: 120.03        Core27: 71.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.51
Socket1: 85.85
DDR read Latency(ns)
Socket0: 214.28
Socket1: 222.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.13        Core1: 35.04        
Core2: 59.23        Core3: 79.31        
Core4: 129.43        Core5: 120.02        
Core6: 88.49        Core7: 34.59        
Core8: 29.36        Core9: 66.98        
Core10: 104.44        Core11: 119.66        
Core12: 128.17        Core13: 77.83        
Core14: 45.38        Core15: 31.87        
Core16: 59.55        Core17: 90.88        
Core18: 117.72        Core19: 136.15        
Core20: 64.42        Core21: 33.96        
Core22: 32.71        Core23: 46.34        
Core24: 76.04        Core25: 138.71        
Core26: 116.98        Core27: 67.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.81
Socket1: 84.77
DDR read Latency(ns)
Socket0: 216.23
Socket1: 222.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 36.90        
Core2: 48.48        Core3: 77.81        
Core4: 130.75        Core5: 119.98        
Core6: 98.24        Core7: 35.47        
Core8: 32.53        Core9: 69.76        
Core10: 131.11        Core11: 120.38        
Core12: 129.02        Core13: 76.04        
Core14: 47.91        Core15: 30.42        
Core16: 61.28        Core17: 91.64        
Core18: 117.25        Core19: 135.14        
Core20: 69.57        Core21: 34.16        
Core22: 34.48        Core23: 46.27        
Core24: 75.91        Core25: 138.72        
Core26: 117.36        Core27: 63.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.90
Socket1: 85.04
DDR read Latency(ns)
Socket0: 212.93
Socket1: 217.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 35.86        
Core2: 48.99        Core3: 73.39        
Core4: 130.10        Core5: 120.79        
Core6: 94.43        Core7: 34.14        
Core8: 31.78        Core9: 69.40        
Core10: 102.99        Core11: 119.78        
Core12: 129.31        Core13: 84.01        
Core14: 46.82        Core15: 29.34        
Core16: 60.57        Core17: 100.10        
Core18: 117.64        Core19: 135.25        
Core20: 65.59        Core21: 34.51        
Core22: 34.66        Core23: 46.00        
Core24: 77.43        Core25: 138.69        
Core26: 118.14        Core27: 69.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.78
Socket1: 84.07
DDR read Latency(ns)
Socket0: 215.70
Socket1: 221.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 34.93        
Core2: 54.30        Core3: 77.27        
Core4: 130.25        Core5: 119.42        
Core6: 90.51        Core7: 33.69        
Core8: 32.54        Core9: 64.97        
Core10: 105.13        Core11: 119.65        
Core12: 129.53        Core13: 87.47        
Core14: 46.98        Core15: 31.15        
Core16: 59.85        Core17: 95.79        
Core18: 118.64        Core19: 136.37        
Core20: 65.01        Core21: 36.83        
Core22: 33.71        Core23: 42.34        
Core24: 76.33        Core25: 139.35        
Core26: 119.11        Core27: 61.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.31
Socket1: 84.31
DDR read Latency(ns)
Socket0: 215.16
Socket1: 221.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 36.01        
Core2: 51.45        Core3: 77.52        
Core4: 129.00        Core5: 120.08        
Core6: 93.47        Core7: 32.13        
Core8: 32.90        Core9: 67.85        
Core10: 42.27        Core11: 119.40        
Core12: 128.24        Core13: 95.50        
Core14: 47.59        Core15: 29.40        
Core16: 56.76        Core17: 98.65        
Core18: 117.75        Core19: 136.27        
Core20: 68.57        Core21: 35.18        
Core22: 31.89        Core23: 44.77        
Core24: 75.34        Core25: 138.82        
Core26: 118.18        Core27: 70.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.81
Socket1: 83.87
DDR read Latency(ns)
Socket0: 215.59
Socket1: 222.45
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 37.13        
Core2: 54.83        Core3: 83.10        
Core4: 138.80        Core5: 121.37        
Core6: 86.93        Core7: 41.06        
Core8: 30.03        Core9: 93.92        
Core10: 90.52        Core11: 121.14        
Core12: 136.74        Core13: 88.03        
Core14: 47.75        Core15: 38.59        
Core16: 62.62        Core17: 67.28        
Core18: 123.23        Core19: 140.54        
Core20: 84.61        Core21: 39.80        
Core22: 31.67        Core23: 52.84        
Core24: 66.13        Core25: 142.33        
Core26: 123.01        Core27: 54.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.31
Socket1: 89.83
DDR read Latency(ns)
Socket0: 219.08
Socket1: 228.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 39.92        
Core2: 62.34        Core3: 84.50        
Core4: 139.69        Core5: 122.35        
Core6: 86.12        Core7: 36.15        
Core8: 36.10        Core9: 101.48        
Core10: 103.08        Core11: 121.96        
Core12: 137.35        Core13: 109.25        
Core14: 45.71        Core15: 40.15        
Core16: 82.75        Core17: 66.21        
Core18: 123.74        Core19: 140.92        
Core20: 69.14        Core21: 39.88        
Core22: 30.44        Core23: 48.34        
Core24: 66.12        Core25: 142.46        
Core26: 123.61        Core27: 64.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.53
Socket1: 89.59
DDR read Latency(ns)
Socket0: 220.39
Socket1: 228.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 40.73        
Core2: 62.77        Core3: 80.22        
Core4: 137.64        Core5: 121.92        
Core6: 80.31        Core7: 38.46        
Core8: 33.92        Core9: 90.43        
Core10: 95.70        Core11: 120.46        
Core12: 136.12        Core13: 90.34        
Core14: 46.93        Core15: 39.58        
Core16: 79.13        Core17: 56.92        
Core18: 122.94        Core19: 141.19        
Core20: 75.71        Core21: 39.05        
Core22: 31.51        Core23: 53.15        
Core24: 65.37        Core25: 143.27        
Core26: 123.01        Core27: 58.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.77
Socket1: 89.83
DDR read Latency(ns)
Socket0: 219.66
Socket1: 228.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 37.36        
Core2: 63.93        Core3: 81.42        
Core4: 138.54        Core5: 122.00        
Core6: 81.19        Core7: 39.17        
Core8: 35.38        Core9: 95.16        
Core10: 101.05        Core11: 121.58        
Core12: 137.02        Core13: 116.65        
Core14: 47.29        Core15: 37.94        
Core16: 83.75        Core17: 61.63        
Core18: 122.75        Core19: 140.62        
Core20: 72.97        Core21: 39.10        
Core22: 30.19        Core23: 49.99        
Core24: 65.70        Core25: 142.38        
Core26: 122.87        Core27: 58.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.57
Socket1: 89.56
DDR read Latency(ns)
Socket0: 219.64
Socket1: 228.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.67        Core1: 34.99        
Core2: 60.91        Core3: 81.39        
Core4: 138.72        Core5: 122.07        
Core6: 85.74        Core7: 41.10        
Core8: 35.07        Core9: 109.06        
Core10: 110.50        Core11: 121.70        
Core12: 136.40        Core13: 117.78        
Core14: 47.60        Core15: 42.72        
Core16: 61.30        Core17: 65.55        
Core18: 122.73        Core19: 141.43        
Core20: 84.70        Core21: 39.68        
Core22: 29.74        Core23: 51.79        
Core24: 64.00        Core25: 143.60        
Core26: 123.42        Core27: 49.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.12
Socket1: 90.26
DDR read Latency(ns)
Socket0: 219.00
Socket1: 228.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 37.63        
Core2: 58.69        Core3: 77.52        
Core4: 135.14        Core5: 122.84        
Core6: 87.58        Core7: 40.63        
Core8: 32.72        Core9: 112.57        
Core10: 93.30        Core11: 122.46        
Core12: 135.96        Core13: 93.19        
Core14: 47.85        Core15: 40.73        
Core16: 80.85        Core17: 57.77        
Core18: 122.89        Core19: 141.14        
Core20: 76.13        Core21: 39.15        
Core22: 29.61        Core23: 53.59        
Core24: 66.09        Core25: 143.21        
Core26: 122.12        Core27: 59.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.83
Socket1: 90.32
DDR read Latency(ns)
Socket0: 220.33
Socket1: 228.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.14        Core1: 31.81        
Core2: 47.61        Core3: 72.79        
Core4: 130.20        Core5: 118.58        
Core6: 59.07        Core7: 40.00        
Core8: 31.01        Core9: 80.00        
Core10: 74.39        Core11: 119.32        
Core12: 127.64        Core13: 92.33        
Core14: 37.98        Core15: 38.89        
Core16: 84.82        Core17: 82.33        
Core18: 119.96        Core19: 139.58        
Core20: 78.94        Core21: 41.19        
Core22: 32.36        Core23: 58.99        
Core24: 80.33        Core25: 142.48        
Core26: 118.37        Core27: 52.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.00
Socket1: 87.09
DDR read Latency(ns)
Socket0: 210.07
Socket1: 223.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 34.47        
Core2: 53.53        Core3: 70.36        
Core4: 129.35        Core5: 120.16        
Core6: 63.97        Core7: 42.46        
Core8: 34.64        Core9: 76.45        
Core10: 69.04        Core11: 121.82        
Core12: 127.01        Core13: 79.50        
Core14: 40.21        Core15: 38.65        
Core16: 80.88        Core17: 86.15        
Core18: 118.43        Core19: 140.70        
Core20: 119.48        Core21: 40.75        
Core22: 31.56        Core23: 59.87        
Core24: 78.84        Core25: 143.16        
Core26: 115.95        Core27: 56.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.79
Socket1: 89.33
DDR read Latency(ns)
Socket0: 211.94
Socket1: 223.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 37.71        
Core2: 46.56        Core3: 72.27        
Core4: 130.20        Core5: 119.20        
Core6: 64.40        Core7: 40.32        
Core8: 29.36        Core9: 86.78        
Core10: 71.80        Core11: 120.82        
Core12: 127.43        Core13: 102.64        
Core14: 41.16        Core15: 35.97        
Core16: 83.25        Core17: 81.10        
Core18: 118.12        Core19: 138.43        
Core20: 133.62        Core21: 39.01        
Core22: 33.29        Core23: 59.27        
Core24: 89.52        Core25: 141.94        
Core26: 118.34        Core27: 58.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.18
Socket1: 88.34
DDR read Latency(ns)
Socket0: 209.17
Socket1: 220.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 33.73        
Core2: 53.18        Core3: 72.91        
Core4: 130.48        Core5: 118.85        
Core6: 59.24        Core7: 40.65        
Core8: 30.31        Core9: 74.23        
Core10: 74.16        Core11: 119.49        
Core12: 127.74        Core13: 85.34        
Core14: 41.81        Core15: 36.76        
Core16: 77.95        Core17: 87.07        
Core18: 119.58        Core19: 138.77        
Core20: 105.63        Core21: 39.13        
Core22: 31.72        Core23: 52.13        
Core24: 79.09        Core25: 141.69        
Core26: 118.49        Core27: 70.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.52
Socket1: 86.83
DDR read Latency(ns)
Socket0: 210.64
Socket1: 222.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.33        Core1: 36.02        
Core2: 57.53        Core3: 72.45        
Core4: 129.40        Core5: 119.13        
Core6: 63.80        Core7: 38.70        
Core8: 30.60        Core9: 86.33        
Core10: 70.85        Core11: 120.83        
Core12: 126.82        Core13: 99.43        
Core14: 41.63        Core15: 35.98        
Core16: 48.85        Core17: 78.96        
Core18: 118.58        Core19: 139.78        
Core20: 95.27        Core21: 41.80        
Core22: 31.75        Core23: 57.46        
Core24: 71.01        Core25: 142.13        
Core26: 117.72        Core27: 67.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.55
Socket1: 88.05
DDR read Latency(ns)
Socket0: 212.34
Socket1: 225.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 36.13        
Core2: 59.13        Core3: 71.15        
Core4: 130.19        Core5: 119.13        
Core6: 58.89        Core7: 39.72        
Core8: 35.11        Core9: 76.28        
Core10: 71.09        Core11: 119.65        
Core12: 127.04        Core13: 89.85        
Core14: 41.15        Core15: 36.60        
Core16: 55.01        Core17: 78.56        
Core18: 118.39        Core19: 138.88        
Core20: 101.34        Core21: 38.82        
Core22: 31.72        Core23: 58.55        
Core24: 84.30        Core25: 141.64        
Core26: 118.06        Core27: 65.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.41
Socket1: 87.57
DDR read Latency(ns)
Socket0: 213.36
Socket1: 224.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 42.73        
Core2: 57.08        Core3: 85.87        
Core4: 138.10        Core5: 125.45        
Core6: 103.88        Core7: 34.64        
Core8: 38.34        Core9: 48.01        
Core10: 85.32        Core11: 123.55        
Core12: 137.95        Core13: 79.62        
Core14: 37.99        Core15: 36.82        
Core16: 98.32        Core17: 62.23        
Core18: 120.28        Core19: 135.69        
Core20: 64.17        Core21: 34.89        
Core22: 43.00        Core23: 56.10        
Core24: 76.48        Core25: 134.86        
Core26: 116.59        Core27: 70.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.55
Socket1: 87.91
DDR read Latency(ns)
Socket0: 223.38
Socket1: 218.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.61        Core1: 40.24        
Core2: 45.45        Core3: 86.20        
Core4: 136.94        Core5: 125.62        
Core6: 130.17        Core7: 35.64        
Core8: 37.29        Core9: 71.82        
Core10: 82.43        Core11: 124.01        
Core12: 136.35        Core13: 92.11        
Core14: 36.68        Core15: 37.91        
Core16: 96.30        Core17: 62.24        
Core18: 117.30        Core19: 134.54        
Core20: 63.47        Core21: 32.26        
Core22: 43.29        Core23: 56.08        
Core24: 75.60        Core25: 133.72        
Core26: 116.02        Core27: 67.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.52
Socket1: 87.39
DDR read Latency(ns)
Socket0: 227.05
Socket1: 220.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 38.58        
Core2: 56.48        Core3: 85.29        
Core4: 139.28        Core5: 125.61        
Core6: 94.09        Core7: 39.53        
Core8: 40.09        Core9: 117.13        
Core10: 81.48        Core11: 125.04        
Core12: 139.36        Core13: 96.06        
Core14: 39.12        Core15: 36.40        
Core16: 88.75        Core17: 67.76        
Core18: 119.93        Core19: 135.58        
Core20: 54.41        Core21: 33.33        
Core22: 43.62        Core23: 56.72        
Core24: 75.50        Core25: 135.19        
Core26: 116.67        Core27: 66.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.23
Socket1: 88.05
DDR read Latency(ns)
Socket0: 228.09
Socket1: 221.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 44.13        
Core2: 57.51        Core3: 90.26        
Core4: 138.07        Core5: 126.22        
Core6: 115.56        Core7: 35.15        
Core8: 38.10        Core9: 51.72        
Core10: 78.78        Core11: 124.11        
Core12: 137.83        Core13: 85.86        
Core14: 38.80        Core15: 37.32        
Core16: 106.16        Core17: 67.35        
Core18: 118.39        Core19: 135.34        
Core20: 69.11        Core21: 36.21        
Core22: 40.65        Core23: 59.20        
Core24: 76.06        Core25: 136.39        
Core26: 116.83        Core27: 67.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.04
Socket1: 89.07
DDR read Latency(ns)
Socket0: 227.25
Socket1: 220.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.06        Core1: 35.75        
Core2: 60.81        Core3: 82.72        
Core4: 137.64        Core5: 124.21        
Core6: 84.22        Core7: 38.94        
Core8: 38.74        Core9: 65.03        
Core10: 79.93        Core11: 124.23        
Core12: 136.72        Core13: 89.41        
Core14: 38.69        Core15: 39.15        
Core16: 103.42        Core17: 66.40        
Core18: 121.26        Core19: 135.90        
Core20: 64.96        Core21: 38.15        
Core22: 40.27        Core23: 49.85        
Core24: 75.18        Core25: 136.65        
Core26: 118.00        Core27: 66.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.47
Socket1: 87.88
DDR read Latency(ns)
Socket0: 226.54
Socket1: 223.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.05        Core1: 38.61        
Core2: 55.38        Core3: 90.92        
Core4: 137.55        Core5: 125.51        
Core6: 76.49        Core7: 35.65        
Core8: 38.70        Core9: 91.97        
Core10: 81.71        Core11: 124.01        
Core12: 136.98        Core13: 96.36        
Core14: 38.15        Core15: 38.01        
Core16: 84.47        Core17: 62.26        
Core18: 120.85        Core19: 135.16        
Core20: 66.85        Core21: 34.05        
Core22: 42.47        Core23: 59.21        
Core24: 73.48        Core25: 134.73        
Core26: 117.17        Core27: 69.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.10
Socket1: 87.31
DDR read Latency(ns)
Socket0: 225.96
Socket1: 221.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 41.98        
Core2: 59.91        Core3: 64.39        
Core4: 134.57        Core5: 121.73        
Core6: 54.11        Core7: 44.85        
Core8: 30.07        Core9: 63.57        
Core10: 101.66        Core11: 123.06        
Core12: 134.12        Core13: 74.71        
Core14: 43.90        Core15: 32.64        
Core16: 85.49        Core17: 69.54        
Core18: 122.89        Core19: 141.36        
Core20: 154.85        Core21: 41.32        
Core22: 36.52        Core23: 55.48        
Core24: 80.60        Core25: 142.56        
Core26: 118.46        Core27: 83.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.10
Socket1: 90.64
DDR read Latency(ns)
Socket0: 218.12
Socket1: 223.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.24        Core1: 37.29        
Core2: 47.91        Core3: 63.54        
Core4: 134.32        Core5: 122.80        
Core6: 59.66        Core7: 46.47        
Core8: 32.42        Core9: 64.14        
Core10: 46.04        Core11: 124.10        
Core12: 132.32        Core13: 70.77        
Core14: 41.95        Core15: 34.00        
Core16: 99.78        Core17: 71.71        
Core18: 119.28        Core19: 141.86        
Core20: 116.96        Core21: 44.82        
Core22: 36.31        Core23: 55.03        
Core24: 80.00        Core25: 142.77        
Core26: 119.07        Core27: 79.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.88
Socket1: 90.81
DDR read Latency(ns)
Socket0: 219.63
Socket1: 224.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.68        Core1: 36.16        
Core2: 47.65        Core3: 67.07        
Core4: 133.37        Core5: 121.74        
Core6: 55.25        Core7: 47.10        
Core8: 27.56        Core9: 56.91        
Core10: 122.37        Core11: 123.22        
Core12: 132.29        Core13: 78.17        
Core14: 39.50        Core15: 37.37        
Core16: 97.92        Core17: 65.53        
Core18: 124.86        Core19: 144.32        
Core20: 97.41        Core21: 47.80        
Core22: 33.56        Core23: 57.86        
Core24: 78.66        Core25: 145.05        
Core26: 120.14        Core27: 86.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.49
Socket1: 91.58
DDR read Latency(ns)
Socket0: 218.57
Socket1: 227.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.76        Core1: 41.04        
Core2: 49.52        Core3: 66.91        
Core4: 133.62        Core5: 122.93        
Core6: 55.08        Core7: 42.23        
Core8: 26.55        Core9: 64.70        
Core10: 87.08        Core11: 124.47        
Core12: 132.90        Core13: 72.23        
Core14: 40.29        Core15: 36.03        
Core16: 102.52        Core17: 71.44        
Core18: 111.36        Core19: 137.91        
Core20: 89.60        Core21: 41.61        
Core22: 38.34        Core23: 55.98        
Core24: 76.18        Core25: 139.26        
Core26: 116.66        Core27: 77.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.58
Socket1: 90.69
DDR read Latency(ns)
Socket0: 217.29
Socket1: 216.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 41.04        
Core2: 51.59        Core3: 63.77        
Core4: 131.55        Core5: 119.20        
Core6: 53.03        Core7: 39.90        
Core8: 26.01        Core9: 63.19        
Core10: 94.75        Core11: 121.89        
Core12: 128.82        Core13: 82.84        
Core14: 38.14        Core15: 34.40        
Core16: 96.49        Core17: 70.77        
Core18: 122.29        Core19: 140.30        
Core20: 124.64        Core21: 43.37        
Core22: 34.16        Core23: 54.94        
Core24: 78.27        Core25: 141.32        
Core26: 117.36        Core27: 79.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.75
Socket1: 89.51
DDR read Latency(ns)
Socket0: 217.68
Socket1: 225.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.84        Core1: 39.15        
Core2: 57.69        Core3: 60.05        
Core4: 132.73        Core5: 121.31        
Core6: 55.44        Core7: 43.39        
Core8: 26.47        Core9: 65.58        
Core10: 115.87        Core11: 122.52        
Core12: 130.95        Core13: 74.44        
Core14: 39.28        Core15: 37.42        
Core16: 104.98        Core17: 68.10        
Core18: 124.20        Core19: 143.50        
Core20: 94.42        Core21: 46.04        
Core22: 34.59        Core23: 57.74        
Core24: 79.31        Core25: 143.93        
Core26: 119.14        Core27: 87.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.68
Socket1: 91.15
DDR read Latency(ns)
Socket0: 218.01
Socket1: 227.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.66        Core1: 34.11        
Core2: 53.54        Core3: 96.72        
Core4: 140.87        Core5: 121.92        
Core6: 93.34        Core7: 44.39        
Core8: 41.48        Core9: 67.45        
Core10: 94.41        Core11: 122.36        
Core12: 134.47        Core13: 73.55        
Core14: 45.57        Core15: 42.17        
Core16: 51.96        Core17: 54.32        
Core18: 126.01        Core19: 145.38        
Core20: 76.17        Core21: 46.13        
Core22: 43.25        Core23: 64.86        
Core24: 68.62        Core25: 146.21        
Core26: 125.59        Core27: 69.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.23
Socket1: 91.16
DDR read Latency(ns)
Socket0: 222.58
Socket1: 231.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 41.90        
Core2: 67.24        Core3: 95.75        
Core4: 137.69        Core5: 122.32        
Core6: 90.29        Core7: 44.96        
Core8: 31.59        Core9: 67.28        
Core10: 93.87        Core11: 121.93        
Core12: 129.85        Core13: 84.79        
Core14: 49.93        Core15: 39.96        
Core16: 64.33        Core17: 50.38        
Core18: 123.08        Core19: 146.03        
Core20: 72.68        Core21: 41.72        
Core22: 41.27        Core23: 61.88        
Core24: 72.42        Core25: 145.45        
Core26: 122.52        Core27: 66.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.35
Socket1: 92.03
DDR read Latency(ns)
Socket0: 222.15
Socket1: 230.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.11        Core1: 35.79        
Core2: 48.50        Core3: 96.85        
Core4: 138.63        Core5: 121.36        
Core6: 83.74        Core7: 47.29        
Core8: 34.91        Core9: 69.67        
Core10: 103.61        Core11: 122.34        
Core12: 132.22        Core13: 78.70        
Core14: 49.78        Core15: 39.99        
Core16: 62.96        Core17: 55.91        
Core18: 123.73        Core19: 143.57        
Core20: 70.25        Core21: 42.23        
Core22: 38.88        Core23: 61.92        
Core24: 71.60        Core25: 144.99        
Core26: 123.23        Core27: 66.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.68
Socket1: 90.99
DDR read Latency(ns)
Socket0: 222.51
Socket1: 231.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.78        Core1: 41.77        
Core2: 56.01        Core3: 104.86        
Core4: 139.56        Core5: 122.15        
Core6: 91.66        Core7: 44.90        
Core8: 36.47        Core9: 70.69        
Core10: 105.04        Core11: 122.46        
Core12: 132.73        Core13: 76.79        
Core14: 50.80        Core15: 38.98        
Core16: 53.63        Core17: 57.79        
Core18: 123.05        Core19: 145.25        
Core20: 74.71        Core21: 44.78        
Core22: 42.50        Core23: 61.20        
Core24: 70.08        Core25: 145.39        
Core26: 123.10        Core27: 62.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.35
Socket1: 92.84
DDR read Latency(ns)
Socket0: 224.16
Socket1: 231.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.48        Core1: 37.07        
Core2: 64.22        Core3: 71.32        
Core4: 138.49        Core5: 121.38        
Core6: 100.28        Core7: 43.92        
Core8: 36.19        Core9: 68.82        
Core10: 107.26        Core11: 117.61        
Core12: 132.01        Core13: 66.95        
Core14: 51.91        Core15: 39.98        
Core16: 62.53        Core17: 55.12        
Core18: 124.02        Core19: 144.48        
Core20: 74.72        Core21: 44.74        
Core22: 41.51        Core23: 61.34        
Core24: 70.23        Core25: 145.03        
Core26: 123.49        Core27: 71.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.19
Socket1: 90.44
DDR read Latency(ns)
Socket0: 223.02
Socket1: 232.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 36.33        
Core2: 63.17        Core3: 97.19        
Core4: 138.72        Core5: 122.00        
Core6: 88.68        Core7: 49.50        
Core8: 30.29        Core9: 59.13        
Core10: 86.58        Core11: 121.87        
Core12: 132.57        Core13: 73.10        
Core14: 52.96        Core15: 41.92        
Core16: 60.96        Core17: 57.96        
Core18: 123.79        Core19: 145.58        
Core20: 77.23        Core21: 41.00        
Core22: 42.54        Core23: 60.20        
Core24: 72.97        Core25: 145.94        
Core26: 123.27        Core27: 63.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.45
Socket1: 91.78
DDR read Latency(ns)
Socket0: 223.27
Socket1: 231.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 28.54        
Core2: 56.18        Core3: 79.52        
Core4: 137.42        Core5: 124.64        
Core6: 85.09        Core7: 42.78        
Core8: 39.45        Core9: 80.79        
Core10: 98.35        Core11: 122.48        
Core12: 133.27        Core13: 57.51        
Core14: 45.80        Core15: 43.89        
Core16: 94.40        Core17: 92.04        
Core18: 123.90        Core19: 135.93        
Core20: 125.96        Core21: 34.50        
Core22: 33.84        Core23: 67.60        
Core24: 64.27        Core25: 138.01        
Core26: 120.88        Core27: 71.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.54
Socket1: 87.06
DDR read Latency(ns)
Socket0: 224.92
Socket1: 226.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.92        Core1: 36.01        
Core2: 60.15        Core3: 78.30        
Core4: 137.40        Core5: 124.42        
Core6: 93.11        Core7: 36.88        
Core8: 43.45        Core9: 77.32        
Core10: 95.63        Core11: 122.30        
Core12: 132.54        Core13: 56.64        
Core14: 43.06        Core15: 44.41        
Core16: 117.24        Core17: 112.74        
Core18: 121.65        Core19: 134.93        
Core20: 99.20        Core21: 32.31        
Core22: 36.13        Core23: 60.95        
Core24: 89.54        Core25: 137.28        
Core26: 119.81        Core27: 58.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.22
Socket1: 87.74
DDR read Latency(ns)
Socket0: 226.53
Socket1: 226.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 34.56        
Core2: 56.47        Core3: 82.57        
Core4: 137.43        Core5: 124.80        
Core6: 82.83        Core7: 40.37        
Core8: 43.07        Core9: 100.65        
Core10: 44.75        Core11: 122.90        
Core12: 133.23        Core13: 56.27        
Core14: 45.88        Core15: 45.57        
Core16: 90.85        Core17: 117.06        
Core18: 122.94        Core19: 135.75        
Core20: 92.04        Core21: 34.18        
Core22: 35.57        Core23: 65.53        
Core24: 86.60        Core25: 138.43        
Core26: 119.75        Core27: 61.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.11
Socket1: 88.75
DDR read Latency(ns)
Socket0: 227.47
Socket1: 226.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.16        Core1: 31.89        
Core2: 57.45        Core3: 83.64        
Core4: 136.39        Core5: 124.07        
Core6: 100.42        Core7: 41.72        
Core8: 34.39        Core9: 93.81        
Core10: 60.32        Core11: 122.19        
Core12: 131.91        Core13: 54.55        
Core14: 47.74        Core15: 43.93        
Core16: 105.45        Core17: 99.63        
Core18: 123.71        Core19: 135.67        
Core20: 95.77        Core21: 32.19        
Core22: 34.55        Core23: 56.63        
Core24: 87.06        Core25: 137.54        
Core26: 119.89        Core27: 71.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.66
Socket1: 87.36
DDR read Latency(ns)
Socket0: 225.45
Socket1: 226.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.99        Core1: 33.75        
Core2: 46.36        Core3: 71.93        
Core4: 127.70        Core5: 90.44        
Core6: 80.86        Core7: 45.29        
Core8: 40.72        Core9: 86.90        
Core10: 71.59        Core11: 116.19        
Core12: 124.27        Core13: 56.69        
Core14: 45.79        Core15: 41.47        
Core16: 59.43        Core17: 110.57        
Core18: 124.92        Core19: 133.21        
Core20: 90.85        Core21: 31.90        
Core22: 30.96        Core23: 64.54        
Core24: 91.77        Core25: 134.75        
Core26: 122.32        Core27: 69.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.92
Socket1: 81.96
DDR read Latency(ns)
Socket0: 206.77
Socket1: 225.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.31        Core1: 35.71        
Core2: 58.12        Core3: 73.43        
Core4: 127.92        Core5: 100.20        
Core6: 93.63        Core7: 45.39        
Core8: 33.54        Core9: 94.13        
Core10: 67.86        Core11: 117.67        
Core12: 123.65        Core13: 58.49        
Core14: 40.72        Core15: 44.43        
Core16: 55.41        Core17: 97.27        
Core18: 123.50        Core19: 133.39        
Core20: 103.66        Core21: 31.44        
Core22: 34.81        Core23: 68.05        
Core24: 84.86        Core25: 135.22        
Core26: 120.20        Core27: 68.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.20
Socket1: 84.56
DDR read Latency(ns)
Socket0: 210.08
Socket1: 224.61
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 40.65        
Core2: 54.17        Core3: 78.43        
Core4: 138.07        Core5: 122.98        
Core6: 74.74        Core7: 38.38        
Core8: 35.88        Core9: 94.58        
Core10: 69.99        Core11: 121.15        
Core12: 137.17        Core13: 68.85        
Core14: 46.80        Core15: 42.54        
Core16: 75.65        Core17: 82.89        
Core18: 122.66        Core19: 142.77        
Core20: 67.43        Core21: 37.89        
Core22: 37.42        Core23: 62.05        
Core24: 87.58        Core25: 140.57        
Core26: 121.13        Core27: 63.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.08
Socket1: 89.97
DDR read Latency(ns)
Socket0: 219.72
Socket1: 224.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.48        Core1: 38.02        
Core2: 60.21        Core3: 77.85        
Core4: 138.17        Core5: 123.38        
Core6: 79.40        Core7: 43.24        
Core8: 33.47        Core9: 98.81        
Core10: 66.60        Core11: 123.02        
Core12: 137.20        Core13: 70.94        
Core14: 48.80        Core15: 39.99        
Core16: 53.78        Core17: 110.76        
Core18: 122.72        Core19: 144.08        
Core20: 67.70        Core21: 39.49        
Core22: 37.46        Core23: 60.33        
Core24: 86.33        Core25: 141.54        
Core26: 121.63        Core27: 65.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.89
Socket1: 90.44
DDR read Latency(ns)
Socket0: 222.98
Socket1: 228.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.04        Core1: 34.71        
Core2: 55.38        Core3: 81.23        
Core4: 138.82        Core5: 123.96        
Core6: 77.42        Core7: 42.33        
Core8: 35.44        Core9: 73.80        
Core10: 62.78        Core11: 123.28        
Core12: 138.13        Core13: 74.06        
Core14: 47.20        Core15: 39.82        
Core16: 75.12        Core17: 93.21        
Core18: 122.84        Core19: 144.16        
Core20: 60.09        Core21: 42.27        
Core22: 37.24        Core23: 55.75        
Core24: 75.53        Core25: 141.41        
Core26: 122.07        Core27: 62.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.47
Socket1: 89.73
DDR read Latency(ns)
Socket0: 223.86
Socket1: 228.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.83        Core1: 34.09        
Core2: 56.56        Core3: 79.57        
Core4: 137.29        Core5: 123.56        
Core6: 77.60        Core7: 38.31        
Core8: 35.45        Core9: 94.93        
Core10: 60.72        Core11: 122.24        
Core12: 136.13        Core13: 68.77        
Core14: 43.21        Core15: 41.61        
Core16: 72.85        Core17: 94.01        
Core18: 123.62        Core19: 143.15        
Core20: 69.31        Core21: 42.15        
Core22: 35.99        Core23: 58.88        
Core24: 61.69        Core25: 141.54        
Core26: 122.02        Core27: 67.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.26
Socket1: 89.20
DDR read Latency(ns)
Socket0: 216.21
Socket1: 221.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.52        Core1: 40.43        
Core2: 59.41        Core3: 80.97        
Core4: 134.85        Core5: 114.53        
Core6: 77.07        Core7: 38.84        
Core8: 36.66        Core9: 99.03        
Core10: 61.04        Core11: 121.11        
Core12: 134.65        Core13: 71.38        
Core14: 46.00        Core15: 39.03        
Core16: 76.09        Core17: 89.53        
Core18: 123.10        Core19: 141.25        
Core20: 70.73        Core21: 39.66        
Core22: 37.12        Core23: 62.78        
Core24: 85.46        Core25: 135.17        
Core26: 122.07        Core27: 63.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.06
Socket1: 87.73
DDR read Latency(ns)
Socket0: 216.41
Socket1: 224.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.45        Core1: 34.78        
Core2: 58.81        Core3: 81.72        
Core4: 137.77        Core5: 122.48        
Core6: 83.96        Core7: 43.64        
Core8: 34.88        Core9: 97.39        
Core10: 59.06        Core11: 121.62        
Core12: 137.44        Core13: 69.32        
Core14: 46.78        Core15: 39.49        
Core16: 71.75        Core17: 101.90        
Core18: 123.26        Core19: 143.41        
Core20: 69.41        Core21: 41.49        
Core22: 38.87        Core23: 58.41        
Core24: 76.11        Core25: 140.63        
Core26: 121.93        Core27: 66.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 89.53
Socket1: 89.42
DDR read Latency(ns)
Socket0: 217.22
Socket1: 223.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 40.91        
Core2: 74.74        Core3: 69.51        
Core4: 134.48        Core5: 118.23        
Core6: 58.00        Core7: 38.46        
Core8: 37.02        Core9: 51.63        
Core10: 100.14        Core11: 121.64        
Core12: 132.34        Core13: 93.38        
Core14: 44.34        Core15: 40.66        
Core16: 88.13        Core17: 56.87        
Core18: 121.46        Core19: 137.49        
Core20: 66.87        Core21: 33.99        
Core22: 39.93        Core23: 55.22        
Core24: 84.86        Core25: 138.44        
Core26: 114.09        Core27: 65.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.65
Socket1: 88.79
DDR read Latency(ns)
Socket0: 217.69
Socket1: 220.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 33.69        
Core2: 59.78        Core3: 68.16        
Core4: 131.79        Core5: 115.44        
Core6: 56.87        Core7: 37.76        
Core8: 35.69        Core9: 49.47        
Core10: 95.50        Core11: 120.40        
Core12: 128.56        Core13: 95.62        
Core14: 42.22        Core15: 42.64        
Core16: 88.28        Core17: 71.21        
Core18: 122.72        Core19: 138.27        
Core20: 66.91        Core21: 35.52        
Core22: 34.94        Core23: 58.07        
Core24: 84.94        Core25: 139.32        
Core26: 115.39        Core27: 58.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.33
Socket1: 87.08
DDR read Latency(ns)
Socket0: 215.39
Socket1: 224.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.23        Core1: 34.70        
Core2: 69.98        Core3: 68.40        
Core4: 131.75        Core5: 112.81        
Core6: 56.15        Core7: 37.82        
Core8: 34.71        Core9: 51.14        
Core10: 98.06        Core11: 120.07        
Core12: 127.63        Core13: 85.99        
Core14: 42.07        Core15: 42.41        
Core16: 86.34        Core17: 70.01        
Core18: 122.52        Core19: 137.66        
Core20: 64.81        Core21: 32.26        
Core22: 37.04        Core23: 52.31        
Core24: 80.48        Core25: 138.28        
Core26: 115.33        Core27: 64.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.09
Socket1: 86.22
DDR read Latency(ns)
Socket0: 212.63
Socket1: 221.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 32.19        
Core2: 71.08        Core3: 67.40        
Core4: 131.72        Core5: 119.41        
Core6: 55.98        Core7: 39.27        
Core8: 32.48        Core9: 46.63        
Core10: 92.97        Core11: 120.32        
Core12: 128.57        Core13: 70.02        
Core14: 42.82        Core15: 40.51        
Core16: 81.29        Core17: 72.56        
Core18: 122.81        Core19: 138.21        
Core20: 65.67        Core21: 33.93        
Core22: 37.67        Core23: 58.30        
Core24: 80.08        Core25: 139.14        
Core26: 114.65        Core27: 60.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.73
Socket1: 86.51
DDR read Latency(ns)
Socket0: 216.74
Socket1: 225.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 36.27        
Core2: 58.28        Core3: 68.92        
Core4: 133.43        Core5: 116.15        
Core6: 56.92        Core7: 39.57        
Core8: 38.40        Core9: 51.98        
Core10: 97.82        Core11: 121.42        
Core12: 129.56        Core13: 90.18        
Core14: 41.75        Core15: 43.90        
Core16: 90.20        Core17: 64.28        
Core18: 123.18        Core19: 140.74        
Core20: 67.54        Core21: 34.00        
Core22: 38.99        Core23: 55.01        
Core24: 85.81        Core25: 141.35        
Core26: 116.97        Core27: 58.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.54
Socket1: 88.67
DDR read Latency(ns)
Socket0: 217.80
Socket1: 225.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.38        Core1: 37.63        
Core2: 73.14        Core3: 67.72        
Core4: 131.34        Core5: 114.08        
Core6: 55.68        Core7: 35.85        
Core8: 35.93        Core9: 48.23        
Core10: 91.00        Core11: 120.32        
Core12: 128.71        Core13: 94.08        
Core14: 42.46        Core15: 39.69        
Core16: 88.96        Core17: 69.96        
Core18: 121.93        Core19: 137.01        
Core20: 66.00        Core21: 32.99        
Core22: 36.53        Core23: 55.15        
Core24: 84.89        Core25: 137.55        
Core26: 115.05        Core27: 61.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 85.81
Socket1: 86.24
DDR read Latency(ns)
Socket0: 214.91
Socket1: 222.85
