

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:40:27 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2509|  2509|  2509|  2509|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  2508|  2508|       418|          -|          -|     6|    no    |
        | + Row_Loop    |   416|   416|        32|          -|          -|    13|    no    |
        |  ++ Col_Loop  |    29|    29|         6|          2|          1|    13|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    666|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        0|      -|     427|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     559|   1399|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    |max_pool_fcmp_32nbkb_U2  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_267_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln29_fu_251_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_221_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln29_1_fu_328_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_338_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_433_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_4_fu_353_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_5_fu_384_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_6_fu_394_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_7_fu_518_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_297_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_821_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_403_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_279_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_207_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_233_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_1_fu_427_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_2_fu_378_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_3_fu_512_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_322_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_815_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_598_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_604_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_687_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_693_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_777_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_783_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_479_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_201_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_227_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_273_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_741_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_11_fu_747_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_12_fu_759_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_13_fu_765_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_1_fu_467_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_562_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_568_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_580_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_586_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_651_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_657_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_669_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_675_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_461_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_257_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_343_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_574_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_592_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_663_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_681_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_753_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_771_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_473_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln29_1_fu_610_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_2_fu_699_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_485_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 666|         460|         367|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_176_p4  |   9|          2|    4|          8|
    |c_0_reg_172                   |   9|          2|    4|          8|
    |conv_out_address0             |  15|          3|   12|         36|
    |conv_out_address1             |  15|          3|   12|         36|
    |f_0_reg_138                   |   9|          2|    3|          6|
    |grp_fu_183_p0                 |  15|          3|   32|         96|
    |grp_fu_183_p1                 |  15|          3|   32|         96|
    |grp_fu_189_p0                 |  15|          3|   32|         96|
    |grp_fu_189_p1                 |  15|          3|   32|         96|
    |phi_mul_reg_160               |   9|          2|    8|         16|
    |r_0_reg_149                   |   9|          2|    4|          8|
    |reg_194                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 191|         39|  209|        575|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln13_reg_852                  |   8|   0|    8|          0|
    |add_ln29_2_reg_892                |   9|   0|   10|          1|
    |add_ln29_6_reg_903                |   9|   0|   10|          1|
    |add_ln29_6_reg_903_pp0_iter1_reg  |   9|   0|   10|          1|
    |add_ln36_reg_909                  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c_0_reg_172                       |   4|   0|    4|          0|
    |c_reg_882                         |   4|   0|    4|          0|
    |conv_out_load_1_reg_920           |  32|   0|   32|          0|
    |conv_out_load_2_reg_934           |  32|   0|   32|          0|
    |f_0_reg_138                       |   3|   0|    3|          0|
    |f_reg_834                         |   3|   0|    3|          0|
    |icmp_ln16_reg_878                 |   1|   0|    1|          0|
    |mul_ln29_1_reg_872                |   9|   0|   10|          1|
    |mul_ln29_reg_866                  |   9|   0|   10|          1|
    |phi_mul_reg_160                   |   8|   0|    8|          0|
    |r_0_reg_149                       |   4|   0|    4|          0|
    |r_reg_861                         |   4|   0|    4|          0|
    |reg_194                           |  32|   0|   32|          0|
    |select_ln29_1_reg_946             |  32|   0|   32|          0|
    |select_ln29_2_reg_953             |  32|   0|   32|          0|
    |select_ln29_reg_927               |  32|   0|   32|          0|
    |zext_ln13_1_reg_844               |   3|   0|   13|         10|
    |zext_ln13_reg_839                 |   3|   0|   11|          8|
    |add_ln36_reg_909                  |  64|  32|    8|          0|
    |icmp_ln16_reg_878                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 427|  64|  331|         23|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

