// Seed: 140869713
module module_0 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri id_8,
    output wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output supply1 id_14,
    input wire id_15,
    input tri1 id_16,
    input uwire id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    output wand id_21,
    output wor id_22,
    output tri id_23,
    input uwire id_24,
    input supply0 id_25,
    input supply0 id_26,
    input supply1 id_27,
    input supply0 id_28
);
  id_30(
      .id_0(id_25), .id_1(id_19)
  );
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    input uwire id_11,
    output wor id_12
    , id_15,
    input uwire id_13
);
  initial id_5 <= id_15;
  id_16(
      1
  );
  module_0 modCall_1 (
      id_12,
      id_12,
      id_2,
      id_10,
      id_1,
      id_12,
      id_12,
      id_12,
      id_0,
      id_12,
      id_3,
      id_8,
      id_6,
      id_10,
      id_12,
      id_11,
      id_0,
      id_3,
      id_8,
      id_7,
      id_3,
      id_12,
      id_12,
      id_12,
      id_7,
      id_13,
      id_0,
      id_2,
      id_0
  );
  wire id_17;
endmodule
