

================================================================
== Vivado HLS Report for 'HashFinal'
================================================================
* Date:           Thu May  7 18:43:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.579 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18589|    18589| 0.186 ms | 0.186 ms |  18589|  18589|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_KeccakP1600_Permute_s_fu_54  |KeccakP1600_Permute_s  |    18584|    18584| 0.186 ms | 0.186 ms |  18584|  18584|   none  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      17|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        8|      -|    1003|    3085|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     122|    -|
|Register         |        -|      -|      15|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        8|      0|    1018|    3224|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |grp_KeccakP1600_Permute_s_fu_54  |KeccakP1600_Permute_s  |        8|      0|  1003|  3085|    0|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                            |                       |        8|      0|  1003|  3085|    0|
    +---------------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |xor_ln149_11_fu_76_p2  |    xor   |      0|  0|   9|           8|           9|
    |xor_ln149_fu_69_p2     |    xor   |      0|  0|   8|           8|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  17|          16|          14|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ctx_sponge_state_address0  |  33|          6|    8|         48|
    |ctx_sponge_state_ce0       |  15|          3|    1|          3|
    |ctx_sponge_state_d0        |  21|          4|    8|         32|
    |ctx_sponge_state_we0       |  15|          3|    1|          3|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 122|         23|   19|         93|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                     |  6|   0|    6|          0|
    |ctx_sponge_state_add_reg_95                   |  8|   0|    8|          0|
    |grp_KeccakP1600_Permute_s_fu_54_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 15|   0|   15|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_done                    | out |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |       HashFinal      | return value |
|ap_return_0                | out |   32| ap_ctrl_hs |       HashFinal      | return value |
|ap_return_1                | out |   32| ap_ctrl_hs |       HashFinal      | return value |
|ctx_sponge_state_address0  | out |    8|  ap_memory |   ctx_sponge_state   |     array    |
|ctx_sponge_state_ce0       | out |    1|  ap_memory |   ctx_sponge_state   |     array    |
|ctx_sponge_state_we0       | out |    1|  ap_memory |   ctx_sponge_state   |     array    |
|ctx_sponge_state_d0        | out |    8|  ap_memory |   ctx_sponge_state   |     array    |
|ctx_sponge_state_q0        |  in |    8|  ap_memory |   ctx_sponge_state   |     array    |
|ctx_sponge_byteIOInd       |  in |   32|   ap_none  | ctx_sponge_byteIOInd |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_sponge_byteIOInd_48 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_sponge_byteIOInd)" [hash.c:71]   --->   Operation 7 'read' 'ctx_sponge_byteIOInd_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i32 %ctx_sponge_byteIOInd_48 to i64" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 8 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 9 'getelementptr' 'ctx_sponge_state_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.77ns)   --->   "%ctx_sponge_state_loa = load i8* %ctx_sponge_state_add, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 10 'load' 'ctx_sponge_state_loa' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 11 [1/2] (2.77ns)   --->   "%ctx_sponge_state_loa = load i8* %ctx_sponge_state_add, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 11 'load' 'ctx_sponge_state_loa' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 12 [1/1] (0.80ns)   --->   "%xor_ln149 = xor i8 %ctx_sponge_state_loa, 31" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 12 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (2.77ns)   --->   "store i8 %xor_ln149, i8* %ctx_sponge_state_add, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:265->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 13 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_sponge_state_add_1 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:270->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 14 'getelementptr' 'ctx_sponge_state_add_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (2.77ns)   --->   "%ctx_sponge_state_loa_1 = load i8* %ctx_sponge_state_add_1, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:270->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 15 'load' 'ctx_sponge_state_loa_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 16 [1/2] (2.77ns)   --->   "%ctx_sponge_state_loa_1 = load i8* %ctx_sponge_state_add_1, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:270->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 16 'load' 'ctx_sponge_state_loa_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 17 [1/1] (0.80ns)   --->   "%xor_ln149_11 = xor i8 %ctx_sponge_state_loa_1, -128" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:270->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 17 'xor' 'xor_ln149_11' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (2.77ns)   --->   "store i8 %xor_ln149_11, i8* %ctx_sponge_state_add_1, align 1" [sha3/KeccakP-1600-reference.c:149->sha3/KeccakSpongeWidth1600.c:270->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 18 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @KeccakP1600_Permute_([200 x i8]* %ctx_sponge_state)" [sha3/KeccakSpongeWidth1600.c:279->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @KeccakP1600_Permute_([200 x i8]* %ctx_sponge_state)" [sha3/KeccakSpongeWidth1600.c:279->sha3/KeccakHash.c:68->hash.c:73]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_i_i = insertvalue { i32, i32 } undef, i32 0, 0"   --->   Operation 21 'insertvalue' 'mrv_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_1_i_i = insertvalue { i32, i32 } %mrv_i_i, i32 1, 1"   --->   Operation 22 'insertvalue' 'mrv_1_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1_i_i" [hash.c:78]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_sponge_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ctx_sponge_byteIOInd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakRhoOffsets]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ KeccakRoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_sponge_byteIOInd_48 (read         ) [ 0000000]
zext_ln149              (zext         ) [ 0000000]
ctx_sponge_state_add    (getelementptr) [ 0010000]
ctx_sponge_state_loa    (load         ) [ 0000000]
xor_ln149               (xor          ) [ 0000000]
store_ln149             (store        ) [ 0000000]
ctx_sponge_state_add_1  (getelementptr) [ 0000100]
ctx_sponge_state_loa_1  (load         ) [ 0000000]
xor_ln149_11            (xor          ) [ 0000000]
store_ln149             (store        ) [ 0000000]
call_ln279              (call         ) [ 0000000]
mrv_i_i                 (insertvalue  ) [ 0000000]
mrv_1_i_i               (insertvalue  ) [ 0000000]
ret_ln78                (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_sponge_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_sponge_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_sponge_byteIOInd">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakRhoOffsets">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakRhoOffsets"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="KeccakRoundConstants">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakRoundConstants"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakP1600_Permute_"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="ctx_sponge_byteIOInd_48_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_sponge_byteIOInd_48/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="ctx_sponge_state_add_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_sponge_state_add/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="8" slack="0"/>
<pin id="41" dir="0" index="1" bw="8" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ctx_sponge_state_loa/1 store_ln149/2 ctx_sponge_state_loa_1/3 store_ln149/4 "/>
</bind>
</comp>

<comp id="45" class="1004" name="ctx_sponge_state_add_1_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="9" slack="0"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_sponge_state_add_1/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_KeccakP1600_Permute_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="0" index="3" bw="64" slack="0"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln279/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln149_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="xor_ln149_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln149/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="xor_ln149_11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln149_11/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="mrv_i_i_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i_i/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="mrv_1_i_i_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i_i/6 "/>
</bind>
</comp>

<comp id="95" class="1005" name="ctx_sponge_state_add_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="1"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_sponge_state_add "/>
</bind>
</comp>

<comp id="100" class="1005" name="ctx_sponge_state_add_1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="1"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctx_sponge_state_add_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="53"><net_src comp="45" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="26" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="73"><net_src comp="39" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="69" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="80"><net_src comp="39" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="76" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="32" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="103"><net_src comp="45" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_sponge_state | {2 4 5 6 }
	Port: KeccakRhoOffsets | {}
	Port: KeccakRoundConstants | {}
 - Input state : 
	Port: HashFinal : ctx_sponge_state | {1 2 3 4 5 6 }
	Port: HashFinal : ctx_sponge_byteIOInd | {1 }
	Port: HashFinal : KeccakRhoOffsets | {5 6 }
	Port: HashFinal : KeccakRoundConstants | {5 6 }
  - Chain level:
	State 1
		ctx_sponge_state_add : 1
		ctx_sponge_state_loa : 2
	State 2
		xor_ln149 : 1
		store_ln149 : 1
	State 3
		ctx_sponge_state_loa_1 : 1
	State 4
		xor_ln149_11 : 1
		store_ln149 : 1
	State 5
	State 6
		mrv_1_i_i : 1
		ret_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_KeccakP1600_Permute_s_fu_54  |    6    |  34.028 |   1100  |   2420  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|    xor   |           xor_ln149_fu_69          |    0    |    0    |    0    |    8    |    0    |
|          |         xor_ln149_11_fu_76         |    0    |    0    |    0    |    8    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   read   | ctx_sponge_byteIOInd_48_read_fu_26 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   zext   |          zext_ln149_fu_64          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|insertvalue|            mrv_i_i_fu_83           |    0    |    0    |    0    |    0    |    0    |
|          |           mrv_1_i_i_fu_89          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    6    |  34.028 |   1100  |   2436  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|ctx_sponge_state_add_1_reg_100|    8   |
|  ctx_sponge_state_add_reg_95 |    8   |
+------------------------------+--------+
|             Total            |   16   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_39 |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  2.9035 ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |   34   |  1100  |  2436  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   30   |    -   |
|  Register |    -   |    -   |   16   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   36   |  1116  |  2466  |    0   |
+-----------+--------+--------+--------+--------+--------+
