// Seed: 898936457
module module_0 #(
    parameter id_7 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6 (1'b0),
        ._id_7(1),
        .id_8 (1),
        .id_9 (1),
        .id_10(-1),
        .id_11(-1),
        .id_12(-1),
        .id_13(-1),
        .id_14(1)
    )
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_14 = id_14[1'h0][id_7];
endmodule
module module_1 #(
    parameter id_10 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : id_10],
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  output wire _id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  xor primCall (id_6, id_9, id_7, id_1, id_8, id_3);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_1,
      id_9,
      id_9
  );
  inout wire id_1;
endmodule
