Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan  4 19:34:16 2021
| Host         : LAPTOP-C5U9VH29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 507 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.800        0.000                      0                 3001        0.030        0.000                      0                 3001        3.000        0.000                       0                   513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_100Mhz                   {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_wiz_12mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_12mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz         67.800        0.000                      0                 3001        0.206        0.000                      0                 3001       41.167        0.000                       0                   509  
  clkfbout_clk_wiz_12mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12Mhz_clk_wiz_12mhz_1       67.811        0.000                      0                 3001        0.206        0.000                      0                 3001       41.167        0.000                       0                   509  
  clkfbout_clk_wiz_12mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_wiz_12mhz_1  clk_12Mhz_clk_wiz_12mhz         67.800        0.000                      0                 3001        0.030        0.000                      0                 3001  
clk_12Mhz_clk_wiz_12mhz    clk_12Mhz_clk_wiz_12mhz_1       67.800        0.000                      0                 3001        0.030        0.000                      0                 3001  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.800ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.518ns (3.502%)  route 14.272ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        14.272    13.866    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    81.929    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.409    
                         clock uncertainty           -0.176    82.233    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.667    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.667    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                 67.800    

Slack (MET) :             68.137ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 0.518ns (3.584%)  route 13.934ns (96.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.934    13.528    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.615    81.928    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.408    
                         clock uncertainty           -0.176    82.232    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.666    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.666    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                 68.137    

Slack (MET) :             68.473ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.114ns  (logic 0.518ns (3.670%)  route 13.596ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.926 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.596    13.190    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.613    81.926    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.406    
                         clock uncertainty           -0.176    82.230    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.664    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.664    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 68.473    

Slack (MET) :             68.807ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.776ns  (logic 0.518ns (3.760%)  route 13.258ns (96.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.258    12.852    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.609    81.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.402    
                         clock uncertainty           -0.176    82.226    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.660    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.660    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                 68.807    

Slack (MET) :             68.869ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.080ns  (logic 0.580ns (4.119%)  route 13.500ns (95.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.315    10.850    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.974 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           2.184    13.158    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 68.869    

Slack (MET) :             69.140ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 0.518ns (3.855%)  route 12.920ns (96.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.920    12.514    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.604    81.917    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.397    
                         clock uncertainty           -0.176    82.221    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.655    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.655    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                 69.140    

Slack (MET) :             69.170ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 0.580ns (4.210%)  route 13.197ns (95.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.116    10.650    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.774 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           2.081    12.855    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 69.170    

Slack (MET) :             69.344ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 0.580ns (4.281%)  route 12.968ns (95.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.227    10.762    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.886 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_237/O
                         net (fo=1, routed)           1.741    12.627    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_119
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 69.344    

Slack (MET) :             69.472ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 0.518ns (3.954%)  route 12.582ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 81.911 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.582    12.176    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.598    81.911    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.391    
                         clock uncertainty           -0.176    82.215    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.649    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.649    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 69.472    

Slack (MET) :             69.537ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 0.580ns (4.344%)  route 12.770ns (95.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.225    10.760    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.884 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_239/O
                         net (fo=1, routed)           1.545    12.429    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_120
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 69.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.565    -0.599    FILTER/U0/clk_12Mhz
    SLICE_X63Y87         FDCE                                         r  FILTER/U0/x3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTER/U0/x3_reg[6]/Q
                         net (fo=2, routed)           0.153    -0.305    FILTER/U0/x3[6]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x4[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x4[6]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    FILTER/U0/x4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/Q
                         net (fo=5, routed)           0.104    -0.298    AUDIO_INTER/MICRO_SAMPLER/data1[6]
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[6]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.091    -0.462    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.730%)  route 0.114ns (31.270%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.345    FILTER/U1/Q[6]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.300    FILTER/U0/mult_reg[7][2]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.235 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.235    FILTER/U0/next_r1[6]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.050%)  route 0.117ns (35.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[0]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.092    -0.458    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[2]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.514    AUDIO_INTER/POWER_LEDS/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[4]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.514    AUDIO_INTER/POWER_LEDS/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/clk_12Mhz
    SLICE_X69Y86         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.311    FILTER/U0/x2[2]
    SLICE_X69Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X69Y85         FDCE (Hold_fdce_C_D)         0.091    -0.494    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/Q
                         net (fo=2, routed)           0.156    -0.303    AUDIO_INTER/POWER_LEDS/LED_output_next[6]
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.052    -0.532    AUDIO_INTER/POWER_LEDS/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.609%)  route 0.130ns (38.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.272    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  AUDIO_INTER/MICRO_SAMPLER/data1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    AUDIO_INTER/MICRO_SAMPLER/next_data1[2]
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.868    -0.805    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X79Y87         FDCE (Hold_fdce_C_D)         0.091    -0.461    AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.182%)  route 0.143ns (35.818%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[4]/Q
                         net (fo=2, routed)           0.143    -0.316    FILTER/U1/Q[4]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  FILTER/U1/add_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.271    FILTER/U0/mult_reg[7][0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.201 r  FILTER/U0/add_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.201    FILTER/U0/next_r1[4]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y37     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y27     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y92     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y92     AUDIO_INTER/MICRO_SAMPLER/count_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz
  To Clock:  clkfbout_clk_wiz_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.811ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.518ns (3.502%)  route 14.272ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        14.272    13.866    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    81.929    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.409    
                         clock uncertainty           -0.166    82.244    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.678    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.678    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                 67.811    

Slack (MET) :             68.148ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 0.518ns (3.584%)  route 13.934ns (96.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.934    13.528    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.615    81.928    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.408    
                         clock uncertainty           -0.166    82.243    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.677    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.677    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                 68.148    

Slack (MET) :             68.484ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.114ns  (logic 0.518ns (3.670%)  route 13.596ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.926 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.596    13.190    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.613    81.926    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.406    
                         clock uncertainty           -0.166    82.241    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.675    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.675    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 68.484    

Slack (MET) :             68.818ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.776ns  (logic 0.518ns (3.760%)  route 13.258ns (96.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.258    12.852    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.609    81.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.402    
                         clock uncertainty           -0.166    82.237    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.671    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.671    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                 68.818    

Slack (MET) :             68.880ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.080ns  (logic 0.580ns (4.119%)  route 13.500ns (95.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.315    10.850    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.974 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           2.184    13.158    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.038    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.038    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 68.880    

Slack (MET) :             69.151ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 0.518ns (3.855%)  route 12.920ns (96.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.920    12.514    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.604    81.917    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.397    
                         clock uncertainty           -0.166    82.232    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.666    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.666    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                 69.151    

Slack (MET) :             69.181ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 0.580ns (4.210%)  route 13.197ns (95.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.116    10.650    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.774 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           2.081    12.855    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.036    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.036    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 69.181    

Slack (MET) :             69.355ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 0.580ns (4.281%)  route 12.968ns (95.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.227    10.762    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.886 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_237/O
                         net (fo=1, routed)           1.741    12.627    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_119
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.166    82.342    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.982    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.982    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 69.355    

Slack (MET) :             69.483ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 0.518ns (3.954%)  route 12.582ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 81.911 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.582    12.176    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.598    81.911    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.391    
                         clock uncertainty           -0.166    82.226    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.660    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.660    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 69.483    

Slack (MET) :             69.547ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 0.580ns (4.344%)  route 12.770ns (95.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.225    10.760    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.884 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_239/O
                         net (fo=1, routed)           1.545    12.429    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_120
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.166    82.336    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.976    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.976    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 69.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.565    -0.599    FILTER/U0/clk_12Mhz
    SLICE_X63Y87         FDCE                                         r  FILTER/U0/x3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTER/U0/x3_reg[6]/Q
                         net (fo=2, routed)           0.153    -0.305    FILTER/U0/x3[6]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x4[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x4[6]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.120    -0.466    FILTER/U0/x4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/Q
                         net (fo=5, routed)           0.104    -0.298    AUDIO_INTER/MICRO_SAMPLER/data1[6]
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[6]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.091    -0.462    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.730%)  route 0.114ns (31.270%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.345    FILTER/U1/Q[6]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.300    FILTER/U0/mult_reg[7][2]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.235 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.235    FILTER/U0/next_r1[6]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.050%)  route 0.117ns (35.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[0]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.092    -0.458    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[2]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.514    AUDIO_INTER/POWER_LEDS/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[4]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.514    AUDIO_INTER/POWER_LEDS/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/clk_12Mhz
    SLICE_X69Y86         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.311    FILTER/U0/x2[2]
    SLICE_X69Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X69Y85         FDCE (Hold_fdce_C_D)         0.091    -0.494    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/Q
                         net (fo=2, routed)           0.156    -0.303    AUDIO_INTER/POWER_LEDS/LED_output_next[6]
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.052    -0.532    AUDIO_INTER/POWER_LEDS/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.609%)  route 0.130ns (38.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.272    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  AUDIO_INTER/MICRO_SAMPLER/data1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    AUDIO_INTER/MICRO_SAMPLER/next_data1[2]
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.868    -0.805    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X79Y87         FDCE (Hold_fdce_C_D)         0.091    -0.461    AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.182%)  route 0.143ns (35.818%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[4]/Q
                         net (fo=2, routed)           0.143    -0.316    FILTER/U1/Q[4]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  FILTER/U1/add_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.271    FILTER/U0/mult_reg[7][0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.201 r  FILTER/U0/add_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.201    FILTER/U0/next_r1[4]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.451    FILTER/U0/r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y15     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y7      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y37     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y16     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y27     RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     AUDIO_INTER/EN_GENERATOR/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X69Y92     AUDIO_INTER/MICRO_SAMPLER/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y92     AUDIO_INTER/MICRO_SAMPLER/count_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y90     AUDIO_INTER/MICRO_SAMPLER/count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y89     AUDIO_INTER/MICRO_SAMPLER/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_12mhz_1
  To Clock:  clkfbout_clk_wiz_12mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_12mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_WIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz_1
  To Clock:  clk_12Mhz_clk_wiz_12mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.800ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.518ns (3.502%)  route 14.272ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        14.272    13.866    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    81.929    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.409    
                         clock uncertainty           -0.176    82.233    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.667    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.667    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                 67.800    

Slack (MET) :             68.137ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 0.518ns (3.584%)  route 13.934ns (96.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.934    13.528    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.615    81.928    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.408    
                         clock uncertainty           -0.176    82.232    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.666    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.666    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                 68.137    

Slack (MET) :             68.473ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.114ns  (logic 0.518ns (3.670%)  route 13.596ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.926 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.596    13.190    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.613    81.926    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.406    
                         clock uncertainty           -0.176    82.230    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.664    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.664    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 68.473    

Slack (MET) :             68.807ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.776ns  (logic 0.518ns (3.760%)  route 13.258ns (96.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.258    12.852    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.609    81.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.402    
                         clock uncertainty           -0.176    82.226    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.660    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.660    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                 68.807    

Slack (MET) :             68.869ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        14.080ns  (logic 0.580ns (4.119%)  route 13.500ns (95.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.315    10.850    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.974 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           2.184    13.158    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 68.869    

Slack (MET) :             69.140ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 0.518ns (3.855%)  route 12.920ns (96.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.920    12.514    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.604    81.917    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.397    
                         clock uncertainty           -0.176    82.221    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.655    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.655    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                 69.140    

Slack (MET) :             69.170ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 0.580ns (4.210%)  route 13.197ns (95.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.116    10.650    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.774 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           2.081    12.855    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 69.170    

Slack (MET) :             69.344ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 0.580ns (4.281%)  route 12.968ns (95.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.227    10.762    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.886 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_237/O
                         net (fo=1, routed)           1.741    12.627    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_119
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 69.344    

Slack (MET) :             69.472ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 0.518ns (3.954%)  route 12.582ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 81.911 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.582    12.176    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.598    81.911    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.391    
                         clock uncertainty           -0.176    82.215    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.649    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.649    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 69.472    

Slack (MET) :             69.537ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz rise@83.333ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 0.580ns (4.344%)  route 12.770ns (95.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.225    10.760    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.884 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_239/O
                         net (fo=1, routed)           1.545    12.429    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_120
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 69.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.565    -0.599    FILTER/U0/clk_12Mhz
    SLICE_X63Y87         FDCE                                         r  FILTER/U0/x3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTER/U0/x3_reg[6]/Q
                         net (fo=2, routed)           0.153    -0.305    FILTER/U0/x3[6]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x4[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x4[6]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    FILTER/U0/x4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/Q
                         net (fo=5, routed)           0.104    -0.298    AUDIO_INTER/MICRO_SAMPLER/data1[6]
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[6]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.176    -0.377    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.091    -0.286    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.730%)  route 0.114ns (31.270%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.345    FILTER/U1/Q[6]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.300    FILTER/U0/mult_reg[7][2]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.235 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.235    FILTER/U0/next_r1[6]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.050%)  route 0.117ns (35.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[0]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.176    -0.374    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.092    -0.282    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[2]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.338    AUDIO_INTER/POWER_LEDS/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[4]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.338    AUDIO_INTER/POWER_LEDS/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/clk_12Mhz
    SLICE_X69Y86         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.311    FILTER/U0/x2[2]
    SLICE_X69Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X69Y85         FDCE (Hold_fdce_C_D)         0.091    -0.318    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/Q
                         net (fo=2, routed)           0.156    -0.303    AUDIO_INTER/POWER_LEDS/LED_output_next[6]
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.052    -0.356    AUDIO_INTER/POWER_LEDS/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.609%)  route 0.130ns (38.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.272    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  AUDIO_INTER/MICRO_SAMPLER/data1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    AUDIO_INTER/MICRO_SAMPLER/next_data1[2]
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.868    -0.805    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.176    -0.376    
    SLICE_X79Y87         FDCE (Hold_fdce_C_D)         0.091    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz rise@0.000ns - clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.182%)  route 0.143ns (35.818%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[4]/Q
                         net (fo=2, routed)           0.143    -0.316    FILTER/U1/Q[4]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  FILTER/U1/add_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.271    FILTER/U0/mult_reg[7][0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.201 r  FILTER/U0/add_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.201    FILTER/U0/next_r1[4]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_wiz_12mhz
  To Clock:  clk_12Mhz_clk_wiz_12mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.800ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.518ns (3.502%)  route 14.272ns (96.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        14.272    13.866    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    81.929    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.409    
                         clock uncertainty           -0.176    82.233    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.667    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.667    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                 67.800    

Slack (MET) :             68.137ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.452ns  (logic 0.518ns (3.584%)  route 13.934ns (96.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.934    13.528    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.615    81.928    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.408    
                         clock uncertainty           -0.176    82.232    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.666    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.666    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                 68.137    

Slack (MET) :             68.473ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.114ns  (logic 0.518ns (3.670%)  route 13.596ns (96.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 81.926 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.596    13.190    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.613    81.926    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.406    
                         clock uncertainty           -0.176    82.230    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.664    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.664    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 68.473    

Slack (MET) :             68.807ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.776ns  (logic 0.518ns (3.760%)  route 13.258ns (96.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        13.258    12.852    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.609    81.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.402    
                         clock uncertainty           -0.176    82.226    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.660    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.660    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                 68.807    

Slack (MET) :             68.869ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        14.080ns  (logic 0.580ns (4.119%)  route 13.500ns (95.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.315    10.850    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.974 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           2.184    13.158    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.763    82.076    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 68.869    

Slack (MET) :             69.140ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 0.518ns (3.855%)  route 12.920ns (96.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.920    12.514    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.604    81.917    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.397    
                         clock uncertainty           -0.176    82.221    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.655    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.655    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                 69.140    

Slack (MET) :             69.170ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.777ns  (logic 0.580ns (4.210%)  route 13.197ns (95.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.116    10.650    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.774 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           2.081    12.855    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.761    82.074    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 69.170    

Slack (MET) :             69.344ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.548ns  (logic 0.580ns (4.281%)  route 12.968ns (95.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.227    10.762    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.886 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_237/O
                         net (fo=1, routed)           1.741    12.627    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_119
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.707    82.020    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 69.344    

Slack (MET) :             69.472ns  (required time - arrival time)
  Source:                 act_address_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 0.518ns (3.954%)  route 12.582ns (96.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 81.911 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.616    -0.924    clk_12Mhz
    SLICE_X54Y82         FDCE                                         r  act_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.406 r  act_address_reg[0]/Q
                         net (fo=137, routed)        12.582    12.176    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.598    81.911    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.391    
                         clock uncertainty           -0.176    82.215    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    81.649    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.649    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 69.472    

Slack (MET) :             69.537ns  (required time - arrival time)
  Source:                 RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@83.333ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 0.580ns (4.344%)  route 12.770ns (95.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.618    -0.922    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X53Y84         FDRE                                         r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        11.225    10.760    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y47         LUT3 (Prop_lut3_I2_O)        0.124    10.884 r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_239/O
                         net (fo=1, routed)           1.545    12.429    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_120
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         1.701    82.014    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.965    RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.965    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                 69.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FILTER/U0/x3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.565    -0.599    FILTER/U0/clk_12Mhz
    SLICE_X63Y87         FDCE                                         r  FILTER/U0/x3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  FILTER/U0/x3_reg[6]/Q
                         net (fo=2, routed)           0.153    -0.305    FILTER/U0/x3[6]
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.045    -0.260 r  FILTER/U0/x4[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    FILTER/U0/x4[6]_i_1_n_0
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X62Y87         FDCE                                         r  FILTER/U0/x4_reg[6]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.120    -0.290    FILTER/U0/x4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[6]/Q
                         net (fo=5, routed)           0.104    -0.298    AUDIO_INTER/MICRO_SAMPLER/data1[6]
    SLICE_X79Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[6]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.176    -0.377    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.091    -0.286    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.730%)  route 0.114ns (31.270%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.345    FILTER/U1/Q[6]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.300 r  FILTER/U1/add_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.300    FILTER/U0/mult_reg[7][2]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.235 r  FILTER/U0/add_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.235    FILTER/U0/next_r1[6]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[6]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.050%)  route 0.117ns (35.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.117    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    AUDIO_INTER/MICRO_SAMPLER/next_sample_out_unsig[0]
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.870    -0.803    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y89         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.176    -0.374    
    SLICE_X79Y89         FDCE (Hold_fdce_C_D)         0.092    -0.282    AUDIO_INTER/MICRO_SAMPLER/sample_out_unsig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[12]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[2]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[2]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.338    AUDIO_INTER/POWER_LEDS/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[14]/Q
                         net (fo=2, routed)           0.164    -0.295    AUDIO_INTER/POWER_LEDS/LED_output_next[4]
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X59Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X59Y88         FDCE (Hold_fdce_C_D)         0.070    -0.338    AUDIO_INTER/POWER_LEDS/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 FILTER/U0/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/clk_12Mhz
    SLICE_X69Y86         FDCE                                         r  FILTER/U0/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/x2_reg[2]/Q
                         net (fo=2, routed)           0.148    -0.311    FILTER/U0/x2[2]
    SLICE_X69Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.266 r  FILTER/U0/x3[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    FILTER/U0/x3[2]_i_1_n_0
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X69Y85         FDCE                                         r  FILTER/U0/x3_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X69Y85         FDCE (Hold_fdce_C_D)         0.091    -0.318    FILTER/U0/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X61Y89         FDCE                                         r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  AUDIO_INTER/POWER_LEDS/total_power_reg[16]/Q
                         net (fo=2, routed)           0.156    -0.303    AUDIO_INTER/POWER_LEDS/LED_output_next[6]
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    AUDIO_INTER/POWER_LEDS/clk_12Mhz
    SLICE_X60Y88         FDCE                                         r  AUDIO_INTER/POWER_LEDS/LED_output_reg[6]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.052    -0.356    AUDIO_INTER/POWER_LEDS/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.609%)  route 0.130ns (38.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.598    -0.566    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X78Y88         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.272    AUDIO_INTER/MICRO_SAMPLER/data1[0]
    SLICE_X79Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  AUDIO_INTER/MICRO_SAMPLER/data1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    AUDIO_INTER/MICRO_SAMPLER/next_data1[2]
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.868    -0.805    AUDIO_INTER/MICRO_SAMPLER/clk_12Mhz
    SLICE_X79Y87         FDCE                                         r  AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.176    -0.376    
    SLICE_X79Y87         FDCE (Hold_fdce_C_D)         0.091    -0.285    AUDIO_INTER/MICRO_SAMPLER/data1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FILTER/U0/U0/mult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FILTER/U0/r1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_wiz_12mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_wiz_12mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_wiz_12mhz_1 rise@0.000ns - clk_12Mhz_clk_wiz_12mhz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.182%)  route 0.143ns (35.818%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_wiz_12mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.564    -0.600    FILTER/U0/U0/clk_12Mhz
    SLICE_X64Y85         FDCE                                         r  FILTER/U0/U0/mult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  FILTER/U0/U0/mult_reg[4]/Q
                         net (fo=2, routed)           0.143    -0.316    FILTER/U1/Q[4]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  FILTER/U1/add_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.271    FILTER/U0/mult_reg[7][0]
    SLICE_X66Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.201 r  FILTER/U0/add_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.201    FILTER/U0/next_r1[4]
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_wiz_12mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    CLK_WIZ/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_WIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_WIZ/inst/clk_100Mhz_clk_wiz_12mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_WIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_WIZ/inst/clk_12Mhz_clk_wiz_12mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_WIZ/inst/clkout1_buf/O
                         net (fo=507, routed)         0.835    -0.838    FILTER/U0/clk_12Mhz
    SLICE_X66Y85         FDCE                                         r  FILTER/U0/r1_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X66Y85         FDCE (Hold_fdce_C_D)         0.134    -0.275    FILTER/U0/r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.073    





