<stg><name>event_writer</name>


<trans_list>

<trans id="281" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %build_all_samples_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %build_all_samples

]]></Node>
<StgValue><ssdm name="build_all_samples_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3">
<![CDATA[
entry:14 %ps_1_load = load i3 %ps_1

]]></Node>
<StgValue><ssdm name="ps_1_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4">
<![CDATA[
entry:15 %apv_id_1_load = load i4 %apv_id_1

]]></Node>
<StgValue><ssdm name="apv_id_1_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7">
<![CDATA[
entry:16 %sample_n_load = load i7 %sample_n

]]></Node>
<StgValue><ssdm name="sample_n_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
entry:22 %switch_ln287 = switch i3 %ps_1_load, void %sw.bb.i, i3 6, void %sw.bb254.i, i3 1, void %sw.bb82.i, i3 2, void %sw.bb115.i, i3 3, void %sw.bb152.i, i3 4, void %sw.bb222.i, i3 5, void %sw.bb238.i

]]></Node>
<StgValue><ssdm name="switch_ln287"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb152.i:0 %tmp_17_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb152.i:1 %br_ln350 = br i1 %tmp_17_i, void %if.end221.i, void %if.then154.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then154.i_ifconv:0 %s_avgBSamplesIn_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn

]]></Node>
<StgValue><ssdm name="s_avgBSamplesIn_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="32">
<![CDATA[
if.then154.i_ifconv:1 %sample_data_pair_4 = trunc i32 %s_avgBSamplesIn_read_2

]]></Node>
<StgValue><ssdm name="sample_data_pair_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then154.i_ifconv:2 %sample_data_pair_5 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_2, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="sample_data_pair_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:4 %avgB_1_load_4 = load i13 4

]]></Node>
<StgValue><ssdm name="avgB_1_load_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:16 %avgB_1_load_5 = load i13 5

]]></Node>
<StgValue><ssdm name="avgB_1_load_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
if.then154.i_ifconv:49 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_1_load, i7 %sample_n_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
if.then154.i_ifconv:50 %zext_ln366 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln366"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then154.i_ifconv:51 %m_apvThr_addr = getelementptr i13 %m_apvThr, i64 0, i64 %zext_ln366

]]></Node>
<StgValue><ssdm name="m_apvThr_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="11">
<![CDATA[
if.then154.i_ifconv:52 %m_apvThr_load = load i11 %m_apvThr_addr

]]></Node>
<StgValue><ssdm name="m_apvThr_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then154.i_ifconv:57 %br_ln369 = br i1 %build_all_samples_read, void %if.else207.i, void %if.end220.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb115.i:0 %tmp_16_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb115.i:1 %br_ln339 = br i1 %tmp_16_i, void %if.end151.i, void %if.then117.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:4 %avgB_1_load_2 = load i13 2

]]></Node>
<StgValue><ssdm name="avgB_1_load_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:16 %avgB_1_load_3 = load i13 3

]]></Node>
<StgValue><ssdm name="avgB_1_load_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then117.i_ifconv:37 %store_ln345 = store i3 3, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb82.i:0 %tmp_i_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_34"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb82.i:1 %br_ln328 = br i1 %tmp_i_34, void %if.end114.i, void %if.then84.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:4 %avgB_1_load = load i13 0

]]></Node>
<StgValue><ssdm name="avgB_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:16 %avgB_1_load_1 = load i13 1

]]></Node>
<StgValue><ssdm name="avgB_1_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then84.i_ifconv:36 %store_ln334 = store i3 2, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBHeader, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln290 = br i1 %tmp_i, void %if.end81.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:0 %fiber_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %fiber

]]></Node>
<StgValue><ssdm name="fiber_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %enable_cm_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_cm

]]></Node>
<StgValue><ssdm name="enable_cm_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThr, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:13 %specpipeline_ln287 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln287"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13">
<![CDATA[
entry:17 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13">
<![CDATA[
entry:18 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16">
<![CDATA[
entry:19 %sum_load = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13">
<![CDATA[
entry:20 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13">
<![CDATA[
entry:21 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb238.i:0 %tmp_21_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %sample_n_load, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="2">
<![CDATA[
sw.bb238.i:1 %zext_ln399 = zext i2 %tmp_21_i

]]></Node>
<StgValue><ssdm name="zext_ln399"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="5" op_3_bw="13" op_4_bw="13">
<![CDATA[
sw.bb238.i:2 %tmp_22_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln399, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="32">
<![CDATA[
sw.bb238.i:3 %zext_ln402 = zext i32 %tmp_22_i

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
sw.bb238.i:4 %write_ln402 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln402

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb238.i:5 %store_ln404 = store i3 6, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
sw.bb238.i:6 %br_ln405 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="7">
<![CDATA[
sw.bb222.i:0 %trunc_ln387 = trunc i7 %sample_n_load

]]></Node>
<StgValue><ssdm name="trunc_ln387"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="5" op_3_bw="13" op_4_bw="13">
<![CDATA[
sw.bb222.i:1 %tmp_20_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %trunc_ln387, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="32">
<![CDATA[
sw.bb222.i:2 %zext_ln390 = zext i32 %tmp_20_i

]]></Node>
<StgValue><ssdm name="zext_ln390"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
sw.bb222.i:3 %write_ln390 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln390

]]></Node>
<StgValue><ssdm name="write_ln390"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb222.i:4 %store_ln392 = store i3 5, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
sw.bb222.i:5 %br_ln393 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:3 %sext_ln353 = sext i13 %sample_data_pair_4

]]></Node>
<StgValue><ssdm name="sext_ln353"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:4 %avgB_1_load_4 = load i13 4

]]></Node>
<StgValue><ssdm name="avgB_1_load_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:5 %sext_ln353_1 = sext i13 %avgB_1_load_4

]]></Node>
<StgValue><ssdm name="sext_ln353_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then154.i_ifconv:6 %sub_ln353 = sub i14 %sext_ln353, i14 %sext_ln353_1

]]></Node>
<StgValue><ssdm name="sub_ln353"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then154.i_ifconv:7 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="14">
<![CDATA[
if.then154.i_ifconv:8 %trunc_ln353 = trunc i14 %sub_ln353

]]></Node>
<StgValue><ssdm name="trunc_ln353"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then154.i_ifconv:9 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:10 %xor_ln353 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln353"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:11 %and_ln353 = and i1 %tmp_17, i1 %xor_ln353

]]></Node>
<StgValue><ssdm name="and_ln353"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:12 %xor_ln353_1 = xor i1 %tmp_16, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln353_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:13 %select_ln353 = select i1 %and_ln353, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln353"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:14 %select_ln353_1 = select i1 %xor_ln353_1, i13 %select_ln353, i13 %trunc_ln353

]]></Node>
<StgValue><ssdm name="select_ln353_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:15 %sext_ln354 = sext i13 %sample_data_pair_5

]]></Node>
<StgValue><ssdm name="sext_ln354"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:16 %avgB_1_load_5 = load i13 5

]]></Node>
<StgValue><ssdm name="avgB_1_load_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:17 %sext_ln354_1 = sext i13 %avgB_1_load_5

]]></Node>
<StgValue><ssdm name="sext_ln354_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then154.i_ifconv:18 %sub_ln354 = sub i14 %sext_ln354, i14 %sext_ln354_1

]]></Node>
<StgValue><ssdm name="sub_ln354"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then154.i_ifconv:19 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 13

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="14">
<![CDATA[
if.then154.i_ifconv:20 %trunc_ln354 = trunc i14 %sub_ln354

]]></Node>
<StgValue><ssdm name="trunc_ln354"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then154.i_ifconv:21 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 12

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:22 %xor_ln354 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln354"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:23 %and_ln354 = and i1 %tmp_19, i1 %xor_ln354

]]></Node>
<StgValue><ssdm name="and_ln354"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then154.i_ifconv:24 %xor_ln354_1 = xor i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln354_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:25 %select_ln354 = select i1 %and_ln354, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln354"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:26 %select_ln354_1 = select i1 %xor_ln354_1, i13 %select_ln354, i13 %trunc_ln354

]]></Node>
<StgValue><ssdm name="select_ln354_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:27 %select_ln353_6 = select i1 %enable_cm_read, i13 %select_ln353_1, i13 %sample_data_pair_4

]]></Node>
<StgValue><ssdm name="select_ln353_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then154.i_ifconv:28 %select_ln353_7 = select i1 %enable_cm_read, i13 %select_ln354_1, i13 %sample_data_pair_5

]]></Node>
<StgValue><ssdm name="select_ln353_7"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:29 %store_ln353 = store i13 %select_ln353_6, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:30 %store_ln354 = store i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:31 %sext_ln355 = sext i13 %select_ln353_6

]]></Node>
<StgValue><ssdm name="sext_ln355"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="13">
<![CDATA[
if.then154.i_ifconv:32 %sext_ln355_1 = sext i13 %select_ln353_7

]]></Node>
<StgValue><ssdm name="sext_ln355_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then154.i_ifconv:33 %add_ln355 = add i14 %sext_ln355_1, i14 %sext_ln355

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
if.then154.i_ifconv:34 %sext_ln355_2 = sext i14 %add_ln355

]]></Node>
<StgValue><ssdm name="sext_ln355_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then154.i_ifconv:35 %add_ln355_1 = add i16 %sum_load, i16 %sext_ln355_2

]]></Node>
<StgValue><ssdm name="add_ln355_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then154.i_ifconv:36 %store_ln355 = store i16 %add_ln355_1, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:37 %icmp_ln362 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:38 %icmp_ln363 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:39 %icmp_ln362_1 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1

]]></Node>
<StgValue><ssdm name="icmp_ln362_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:40 %icmp_ln363_1 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1

]]></Node>
<StgValue><ssdm name="icmp_ln363_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:41 %icmp_ln362_2 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1

]]></Node>
<StgValue><ssdm name="icmp_ln362_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:42 %icmp_ln363_2 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1

]]></Node>
<StgValue><ssdm name="icmp_ln363_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:43 %icmp_ln362_3 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_6

]]></Node>
<StgValue><ssdm name="icmp_ln362_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:44 %icmp_ln363_3 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1

]]></Node>
<StgValue><ssdm name="icmp_ln363_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:45 %icmp_ln362_4 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_7

]]></Node>
<StgValue><ssdm name="icmp_ln362_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
if.then154.i_ifconv:46 %max_pos0_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln362_4, i1 %icmp_ln362_3, i1 %icmp_ln362_2, i1 %icmp_ln362_1, i1 %icmp_ln362

]]></Node>
<StgValue><ssdm name="max_pos0_test"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then154.i_ifconv:47 %icmp_ln363_4 = icmp_sgt  i13 %select_ln353_7, i13 %select_ln353_6

]]></Node>
<StgValue><ssdm name="icmp_ln363_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
if.then154.i_ifconv:48 %max_pos5_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln363_4, i1 %icmp_ln363_3, i1 %icmp_ln363_2, i1 %icmp_ln363_1, i1 %icmp_ln363

]]></Node>
<StgValue><ssdm name="max_pos5_test"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="11">
<![CDATA[
if.then154.i_ifconv:52 %m_apvThr_load = load i11 %m_apvThr_addr

]]></Node>
<StgValue><ssdm name="m_apvThr_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.then154.i_ifconv:53 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %m_apvThr_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
if.then154.i_ifconv:54 %shl_ln366_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %m_apvThr_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln366_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
if.then154.i_ifconv:55 %sext_ln366 = sext i14 %shl_ln366_1

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then154.i_ifconv:56 %sum_thr = sub i16 %shl_ln, i16 %sext_ln366

]]></Node>
<StgValue><ssdm name="sum_thr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="16">
<![CDATA[
if.else207.i:0 %sext_ln371 = sext i16 %add_ln355_1

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="16">
<![CDATA[
if.else207.i:1 %zext_ln371 = zext i16 %sum_thr

]]></Node>
<StgValue><ssdm name="zext_ln371"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.else207.i:2 %icmp_ln371 = icmp_slt  i17 %sext_ln371, i17 %zext_ln371

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else207.i:3 %icmp_ln371_1 = icmp_eq  i5 %max_pos0_test, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln371_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else207.i:4 %icmp_ln371_2 = icmp_eq  i5 %max_pos5_test, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln371_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else207.i:5 %or_ln371 = or i1 %icmp_ln371_1, i1 %icmp_ln371_2

]]></Node>
<StgValue><ssdm name="or_ln371"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else207.i:6 %or_ln371_1 = or i1 %or_ln371, i1 %icmp_ln371

]]></Node>
<StgValue><ssdm name="or_ln371_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else207.i:7 %br_ln371 = br i1 %or_ln371_1, void %if.end220.i, void %if.then212.i

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
<literal name="or_ln371_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then212.i:0 %add_ln373 = add i7 %sample_n_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
<literal name="or_ln371_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then212.i:1 %store_ln373 = store i7 %add_ln373, i7 %sample_n

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
<literal name="or_ln371_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then212.i:2 %icmp_ln373 = icmp_ne  i7 %sample_n_load, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
<literal name="or_ln371_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1">
<![CDATA[
if.then212.i:3 %zext_ln377 = zext i1 %icmp_ln373

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
<literal name="build_all_samples_read" val="0"/>
<literal name="or_ln371_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
if.then212.i:4 %br_ln377 = br void %if.end220.i

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end220.i:0 %storemerge5_i = phi i3 %zext_ln377, void %if.then212.i, i3 4, void %if.then154.i_ifconv, i3 4, void %if.else207.i

]]></Node>
<StgValue><ssdm name="storemerge5_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end220.i:1 %store_ln370 = store i3 %storemerge5_i, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
<literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
if.end220.i:2 %br_ln380 = br void %if.end221.i

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then117.i_ifconv:0 %s_avgBSamplesIn_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn

]]></Node>
<StgValue><ssdm name="s_avgBSamplesIn_read_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="32">
<![CDATA[
if.then117.i_ifconv:1 %sample_data_pair_2 = trunc i32 %s_avgBSamplesIn_read_1

]]></Node>
<StgValue><ssdm name="sample_data_pair_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then117.i_ifconv:2 %sample_data_pair_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_1, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="sample_data_pair_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:3 %sext_ln342 = sext i13 %sample_data_pair_2

]]></Node>
<StgValue><ssdm name="sext_ln342"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:4 %avgB_1_load_2 = load i13 2

]]></Node>
<StgValue><ssdm name="avgB_1_load_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:5 %sext_ln342_1 = sext i13 %avgB_1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln342_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then117.i_ifconv:6 %sub_ln342 = sub i14 %sext_ln342, i14 %sext_ln342_1

]]></Node>
<StgValue><ssdm name="sub_ln342"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then117.i_ifconv:7 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="14">
<![CDATA[
if.then117.i_ifconv:8 %trunc_ln342 = trunc i14 %sub_ln342

]]></Node>
<StgValue><ssdm name="trunc_ln342"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then117.i_ifconv:9 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:10 %xor_ln342 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln342"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:11 %and_ln342 = and i1 %tmp_13, i1 %xor_ln342

]]></Node>
<StgValue><ssdm name="and_ln342"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:12 %xor_ln342_1 = xor i1 %tmp_12, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln342_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:13 %select_ln342 = select i1 %and_ln342, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln342"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:14 %select_ln342_1 = select i1 %xor_ln342_1, i13 %select_ln342, i13 %trunc_ln342

]]></Node>
<StgValue><ssdm name="select_ln342_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:15 %sext_ln343 = sext i13 %sample_data_pair_3

]]></Node>
<StgValue><ssdm name="sext_ln343"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:16 %avgB_1_load_3 = load i13 3

]]></Node>
<StgValue><ssdm name="avgB_1_load_3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:17 %sext_ln343_1 = sext i13 %avgB_1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln343_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then117.i_ifconv:18 %sub_ln343 = sub i14 %sext_ln343, i14 %sext_ln343_1

]]></Node>
<StgValue><ssdm name="sub_ln343"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then117.i_ifconv:19 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="14">
<![CDATA[
if.then117.i_ifconv:20 %trunc_ln343 = trunc i14 %sub_ln343

]]></Node>
<StgValue><ssdm name="trunc_ln343"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then117.i_ifconv:21 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:22 %xor_ln343 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln343"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:23 %and_ln343 = and i1 %tmp_15, i1 %xor_ln343

]]></Node>
<StgValue><ssdm name="and_ln343"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i_ifconv:24 %xor_ln343_1 = xor i1 %tmp_14, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln343_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:25 %select_ln343 = select i1 %and_ln343, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:26 %select_ln343_1 = select i1 %xor_ln343_1, i13 %select_ln343, i13 %trunc_ln343

]]></Node>
<StgValue><ssdm name="select_ln343_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:27 %select_ln353_4 = select i1 %enable_cm_read, i13 %select_ln342_1, i13 %sample_data_pair_2

]]></Node>
<StgValue><ssdm name="select_ln353_4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then117.i_ifconv:28 %select_ln353_5 = select i1 %enable_cm_read, i13 %select_ln343_1, i13 %sample_data_pair_3

]]></Node>
<StgValue><ssdm name="select_ln353_5"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then117.i_ifconv:29 %store_ln342 = store i13 %select_ln353_4, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then117.i_ifconv:30 %store_ln343 = store i13 %select_ln353_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then84.i_ifconv:0 %s_avgBSamplesIn_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn

]]></Node>
<StgValue><ssdm name="s_avgBSamplesIn_read"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="32">
<![CDATA[
if.then84.i_ifconv:1 %sample_data_pair = trunc i32 %s_avgBSamplesIn_read

]]></Node>
<StgValue><ssdm name="sample_data_pair"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then84.i_ifconv:2 %sample_data_pair_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read, i32 16, i32 28

]]></Node>
<StgValue><ssdm name="sample_data_pair_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:3 %sext_ln331 = sext i13 %sample_data_pair

]]></Node>
<StgValue><ssdm name="sext_ln331"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:4 %avgB_1_load = load i13 0

]]></Node>
<StgValue><ssdm name="avgB_1_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:5 %sext_ln331_1 = sext i13 %avgB_1_load

]]></Node>
<StgValue><ssdm name="sext_ln331_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then84.i_ifconv:6 %sub_ln331 = sub i14 %sext_ln331, i14 %sext_ln331_1

]]></Node>
<StgValue><ssdm name="sub_ln331"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then84.i_ifconv:7 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 13

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="14">
<![CDATA[
if.then84.i_ifconv:8 %trunc_ln331 = trunc i14 %sub_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then84.i_ifconv:9 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:10 %xor_ln331 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln331"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:11 %and_ln331 = and i1 %tmp_9, i1 %xor_ln331

]]></Node>
<StgValue><ssdm name="and_ln331"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:12 %xor_ln331_1 = xor i1 %tmp_8, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln331_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:13 %select_ln331 = select i1 %and_ln331, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln331"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:14 %select_ln331_1 = select i1 %xor_ln331_1, i13 %select_ln331, i13 %trunc_ln331

]]></Node>
<StgValue><ssdm name="select_ln331_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:15 %sext_ln332 = sext i13 %sample_data_pair_1

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:16 %avgB_1_load_1 = load i13 1

]]></Node>
<StgValue><ssdm name="avgB_1_load_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:17 %sext_ln332_1 = sext i13 %avgB_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then84.i_ifconv:18 %sub_ln332 = sub i14 %sext_ln332, i14 %sext_ln332_1

]]></Node>
<StgValue><ssdm name="sub_ln332"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then84.i_ifconv:19 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 13

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="14">
<![CDATA[
if.then84.i_ifconv:20 %trunc_ln332 = trunc i14 %sub_ln332

]]></Node>
<StgValue><ssdm name="trunc_ln332"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then84.i_ifconv:21 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:22 %xor_ln332 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln332"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:23 %and_ln332 = and i1 %tmp_11, i1 %xor_ln332

]]></Node>
<StgValue><ssdm name="and_ln332"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then84.i_ifconv:24 %xor_ln332_1 = xor i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln332_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:25 %select_ln332 = select i1 %and_ln332, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln332"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:26 %select_ln332_1 = select i1 %xor_ln332_1, i13 %select_ln332, i13 %trunc_ln332

]]></Node>
<StgValue><ssdm name="select_ln332_1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:27 %select_ln353_2 = select i1 %enable_cm_read, i13 %select_ln331_1, i13 %sample_data_pair

]]></Node>
<StgValue><ssdm name="select_ln353_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then84.i_ifconv:28 %select_ln353_3 = select i1 %enable_cm_read, i13 %select_ln332_1, i13 %sample_data_pair_1

]]></Node>
<StgValue><ssdm name="select_ln353_3"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then84.i_ifconv:29 %store_ln331 = store i13 %select_ln353_2, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then84.i_ifconv:30 %store_ln332 = store i13 %select_ln353_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
sw.bb254.i:6 %add_ln416 = add i7 %sample_n_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
sw.bb254.i:7 %store_ln416 = store i7 %add_ln416, i7 %sample_n

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
sw.bb254.i:8 %icmp_ln416 = icmp_ne  i7 %sample_n_load, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="1">
<![CDATA[
sw.bb254.i:9 %zext_ln417 = zext i1 %icmp_ln416

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb254.i:10 %store_ln417 = store i3 %zext_ln417, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_avgBHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="s_avgBHeader_read"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="32">
<![CDATA[
if.then.i:1 %avg_header_avg = trunc i32 %s_avgBHeader_read

]]></Node>
<StgValue><ssdm name="avg_header_avg"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i:2 %avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgBHeader_read, i32 16

]]></Node>
<StgValue><ssdm name="avg_header_tag"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="3">
<![CDATA[
if.then.i:3 %cnt_load = load i3 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:4 %br_ln293 = br i1 %avg_header_tag, void %if.then69.i, void %land.rhs.i

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then69.i:0 %add_ln316 = add i3 %cnt_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="3">
<![CDATA[
if.then69.i:1 %zext_ln316 = zext i3 %cnt_load

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then69.i:2 %avgB_1_addr = getelementptr i13 %avgB_1, i64 0, i64 %zext_ln316

]]></Node>
<StgValue><ssdm name="avgB_1_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="13" op_1_bw="3">
<![CDATA[
if.then69.i:3 %store_ln316 = store i13 %avg_header_avg, i3 %avgB_1_addr

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then69.i:4 %icmp_ln317 = icmp_eq  i3 %add_ln316, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then69.i:5 %br_ln317 = br i1 %icmp_ln317, void %mergeST.i, void %if.then74.i

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
if.then74.i:0 %store_ln319 = store i7 0, i7 %sample_n

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then74.i:1 %store_ln321 = store i3 1, i3 %ps_1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
if.then74.i:2 %br_ln322 = br void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="32">
<![CDATA[
land.rhs.i:0 %trunc_ln293 = trunc i32 %s_avgBHeader_read

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
land.rhs.i:1 %switch_ln293 = switch i2 %trunc_ln293, void %if.end78.i, i2 1, void %if.then26.i, i2 2, void %if.then61.i

]]></Node>
<StgValue><ssdm name="switch_ln293"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then26.i:0 %tmp_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgBHeader_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then26.i:1 %store_ln295 = store i4 %tmp_24_i, i4 %apv_id_1

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then26.i:2 %mpd_id_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %s_avgBHeader_read, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="mpd_id_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then26.i:3 %icmp_ln297 = icmp_eq  i3 %cnt_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then26.i:4 %br_ln297 = br i1 %icmp_ln297, void %if.end.i, void %if.then34.i

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
if.end221.i:0 %br_ln381 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln381"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:31 %sext_ln344 = sext i13 %select_ln353_4

]]></Node>
<StgValue><ssdm name="sext_ln344"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="13">
<![CDATA[
if.then117.i_ifconv:32 %sext_ln344_1 = sext i13 %select_ln353_5

]]></Node>
<StgValue><ssdm name="sext_ln344_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then117.i_ifconv:33 %add_ln344 = add i14 %sext_ln344_1, i14 %sext_ln344

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
if.then117.i_ifconv:34 %sext_ln344_2 = sext i14 %add_ln344

]]></Node>
<StgValue><ssdm name="sext_ln344_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then117.i_ifconv:35 %add_ln344_1 = add i16 %sum_load, i16 %sext_ln344_2

]]></Node>
<StgValue><ssdm name="add_ln344_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then117.i_ifconv:36 %store_ln344 = store i16 %add_ln344_1, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
<literal name="tmp_16_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
if.then117.i_ifconv:38 %br_ln346 = br void %if.end151.i

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
if.end151.i:0 %br_ln347 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:31 %sext_ln333 = sext i13 %select_ln353_2

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="13">
<![CDATA[
if.then84.i_ifconv:32 %sext_ln333_1 = sext i13 %select_ln353_3

]]></Node>
<StgValue><ssdm name="sext_ln333_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then84.i_ifconv:33 %add_ln333 = add i14 %sext_ln333_1, i14 %sext_ln333

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
if.then84.i_ifconv:34 %sext_ln333_2 = sext i14 %add_ln333

]]></Node>
<StgValue><ssdm name="sext_ln333_2"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then84.i_ifconv:35 %store_ln333 = store i16 %sext_ln333_2, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
<literal name="tmp_i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
if.then84.i_ifconv:37 %br_ln335 = br void %if.end114.i

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
if.end114.i:0 %br_ln336 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13">
<![CDATA[
sw.bb254.i:0 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13">
<![CDATA[
sw.bb254.i:1 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s

]]></Node>
<StgValue><ssdm name="event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="4">
<![CDATA[
sw.bb254.i:2 %zext_ln411 = zext i4 %apv_id_1_load

]]></Node>
<StgValue><ssdm name="zext_ln411"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="5" op_3_bw="13" op_4_bw="13">
<![CDATA[
sw.bb254.i:3 %tmp_18_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln411, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="33" op_0_bw="32">
<![CDATA[
sw.bb254.i:4 %zext_ln414 = zext i32 %tmp_18_i

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
sw.bb254.i:5 %write_ln414 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln414

]]></Node>
<StgValue><ssdm name="write_ln414"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
sw.bb254.i:11 %br_ln420 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
mergeST.i:0 %cnt_new_0_i = phi i3 0, void %if.then74.i, i3 %add_ln316, void %if.then69.i

]]></Node>
<StgValue><ssdm name="cnt_new_0_i"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
mergeST.i:1 %store_ln316 = store i3 %cnt_new_0_i, i3 %cnt

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:2 %br_ln323 = br void %if.end78.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="-2"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.then61.i:0 %write_ln312 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 8589934591

]]></Node>
<StgValue><ssdm name="write_ln312"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="-2"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
if.then61.i:1 %br_ln313 = br void %if.end79.i

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="5" op_3_bw="11" op_4_bw="5">
<![CDATA[
if.then34.i:0 %zext_ln305_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i5.i11.i5, i11 1344, i5 %fiber_read, i11 0, i5 %mpd_id_1

]]></Node>
<StgValue><ssdm name="zext_ln305_cast"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="32">
<![CDATA[
if.then34.i:1 %zext_ln305 = zext i32 %zext_ln305_cast

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.then34.i:2 %write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln305

]]></Node>
<StgValue><ssdm name="write_ln305"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
if.then34.i:3 %br_ln306 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln307 = br void %if.end80.i

]]></Node>
<StgValue><ssdm name="br_ln307"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln293" val="!1"/>
<literal name="trunc_ln293" val="!2"/>
</and_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln293" val="!1"/>
<literal name="trunc_ln293" val="!2"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
if.end78.i:0 %br_ln0 = br void %if.end79.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln293" val="!1"/>
</and_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln293" val="!1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
if.end79.i:0 %br_ln0 = br void %if.end80.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
if.end80.i:0 %br_ln324 = br void %if.end81.i

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_1_load" val="-1"/>
</and_exp><and_exp><literal name="ps_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
if.end81.i:0 %br_ln325 = br void %event_writer.exit

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
event_writer.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
