
*** Running vivado
    with args -log ov13850_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov13850_demo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ov13850_demo.tcl -notrace
Command: synth_design -top ov13850_demo -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12866 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.008 ; gain = 55.973 ; free physical = 9368 ; free virtual = 27032
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov13850_demo' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:64]
INFO: [Synth 8-3491] module 'dvi_pll' declared at '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/dvi_pll_stub.v:5' bound to instance 'pll1' of component 'dvi_pll' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:119]
INFO: [Synth 8-638] synthesizing module 'dvi_pll' [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/dvi_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'dvi_pll' (1#1) [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/dvi_pll_stub.v:5]
INFO: [Synth 8-3491] module 'camera_pll' declared at '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/camera_pll_stub.v:5' bound to instance 'pll2' of component 'camera_pll' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:126]
INFO: [Synth 8-638] synthesizing module 'camera_pll' [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/camera_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'camera_pll' (2#1) [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/camera_pll_stub.v:5]
	Parameter BUFR_DIVIDE bound to: 8 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i2c_clkdiv' to cell 'BUFR' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:135]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i2c_clkdiv2' to cell 'BUFR' [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ov13850_control_top' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ov_i2c_control' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:24]
	Parameter slave_addr bound to: 8'b00100000 
INFO: [Synth 8-256] done synthesizing module 'ov_i2c_control' (3#1) [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ov13850_4k_regs' [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_4k_regs.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ov13850_4k_regs' (4#1) [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_4k_regs.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element statecntr_sub_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ov13850_control_top' (5#1) [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:19]
INFO: [Synth 8-638] synthesizing module 'csi_rx_4lane' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_top.vhd:98]
	Parameter fpga_series bound to: 7SERIES - type: string 
	Parameter dphy_term_en bound to: 1 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 10 - type: integer 
	Parameter d1_skew bound to: 10 - type: integer 
	Parameter d2_skew bound to: 10 - type: integer 
	Parameter d3_skew bound to: 10 - type: integer 
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
	Parameter generate_idelayctrl bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_4_lane_link' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
	Parameter fpga_series bound to: 7SERIES - type: string 
	Parameter dphy_term_en bound to: 1 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 10 - type: integer 
	Parameter d1_skew bound to: 10 - type: integer 
	Parameter d2_skew bound to: 10 - type: integer 
	Parameter d3_skew bound to: 10 - type: integer 
	Parameter generate_idelayctrl bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_clk_phy' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:29]
	Parameter series bound to: 7SERIES - type: string 
	Parameter term_en bound to: 1 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iclkdbuf' to cell 'IBUFDS' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:35]
INFO: [Synth 8-113] binding component instance 'iclkbufio' to cell 'BUFIO' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:47]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'clkdiv' to cell 'BUFR' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_clk_phy' (6#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:29]
INFO: [Synth 8-638] synthesizing module 'csi_rx_clock_det' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_clock_det' (7#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_lane_phy' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
	Parameter series bound to: 7SERIES - type: string 
	Parameter invert bound to: 0 - type: bool 
	Parameter term_en bound to: 1 - type: bool 
	Parameter delay bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'inbuf' to cell 'IBUFDS' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:54]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 10 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'indelay' to cell 'IDELAYE2' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:68]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ideser' to cell 'ISERDESE2' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_lane_phy' (8#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
INFO: [Synth 8-638] synthesizing module 'csi_rx_byte_align' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_byte_align.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element sync_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_byte_align.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element offset_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_byte_align.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element was_found_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_byte_align.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_byte_align' (9#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_byte_align.vhd:32]
INFO: [Synth 8-638] synthesizing module 'csi_rx_word_align' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_word_align.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element next_valid_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_word_align.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element is_triggered_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_word_align.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_word_align' (10#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_word_align.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_idelayctrl_gen' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:21]
	Parameter fpga_series bound to: 7SERIES - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'delayctrl' to cell 'IDELAYCTRL' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_idelayctrl_gen' (11#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4_lane_link' (12#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
INFO: [Synth 8-638] synthesizing module 'csi_rx_packet_handler' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hdr_ecc' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hdr_ecc' (13#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_packet_handler' (14#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_10bit_unpack' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_10bit_unpack' (15#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-638] synthesizing module 'csi_rx_video_output' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_video_output.vhd:57]
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'video_timing_ctrl' [/home/alga/workspace/github/CSI2Rx/video-misc/video_timing_ctrl.vhd:52]
	Parameter video_hlength bound to: 2020 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 24 - type: integer 
	Parameter video_hbp_len bound to: 61 - type: integer 
	Parameter video_h_visible bound to: 1920 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter sync_v_pos bound to: 25 - type: integer 
	Parameter sync_h_pos bound to: 2015 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'video_timing_ctrl' (16#1) [/home/alga/workspace/github/CSI2Rx/video-misc/video_timing_ctrl.vhd:52]
INFO: [Synth 8-638] synthesizing module 'csi_rx_line_buffer' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
	Parameter line_width bound to: 3840 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'read_address_lat_reg' and it is trimmed from '11' to '3' bits. [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_line_buffer' (17#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_video_output' (18#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_video_output.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4lane' (19#1) [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'simple_debayer' [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element pixel_0_R_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element pixel_0_G_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element pixel_0_B_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element pixel_1_R_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element pixel_1_G_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element pixel_1_B_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'simple_debayer' (20#1) [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:34]
INFO: [Synth 8-638] synthesizing module 'image_gain_wb' [/home/alga/workspace/github/CSI2Rx/video-misc/image_gain_wb.vhd:39]
	Parameter red_gain bound to: 10 - type: integer 
	Parameter green_gain bound to: 7 - type: integer 
	Parameter blue_gain bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_gain_wb' (21#1) [/home/alga/workspace/github/CSI2Rx/video-misc/image_gain_wb.vhd:39]
INFO: [Synth 8-638] synthesizing module 'framebuffer_top' [/home/alga/workspace/github/CSI2Rx/demo-top/framebuffer_top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'framebuffer_ctrl_crop_scale' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:95]
	Parameter burst_len bound to: 16 - type: integer 
	Parameter input_width bound to: 3840 - type: integer 
	Parameter input_height bound to: 2160 - type: integer 
	Parameter output_width bound to: 1920 - type: integer 
	Parameter output_height bound to: 1080 - type: integer 
	Parameter crop_xoffset bound to: 1024 - type: integer 
	Parameter crop_yoffset bound to: 540 - type: integer 
	Parameter scale_xoffset bound to: 0 - type: integer 
	Parameter scale_yoffset bound to: 0 - type: integer 
WARNING: [Synth 8-3512] assigned value '3840' out of range [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:190]
INFO: [Synth 8-3491] module 'input_line_buffer' declared at '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/input_line_buffer_stub.v:6' bound to instance 'inbuf' of component 'input_line_buffer' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:382]
INFO: [Synth 8-638] synthesizing module 'input_line_buffer' [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/input_line_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'input_line_buffer' (22#1) [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/input_line_buffer_stub.v:6]
INFO: [Synth 8-3491] module 'output_line_buffer' declared at '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/output_line_buffer_stub.v:6' bound to instance 'outbuf' of component 'output_line_buffer' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:395]
INFO: [Synth 8-638] synthesizing module 'output_line_buffer' [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/output_line_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'output_line_buffer' (23#1) [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/output_line_buffer_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element axi_wready_last_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'framebuffer_ctrl_crop_scale' (24#1) [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:95]
INFO: [Synth 8-638] synthesizing module 'video_fb_output' [/home/alga/workspace/github/CSI2Rx/video-misc/video_fb_output.vhd:47]
	Parameter video_hlength bound to: 2200 - type: integer 
	Parameter video_vlength bound to: 1125 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 44 - type: integer 
	Parameter video_hbp_len bound to: 148 - type: integer 
	Parameter video_h_visible bound to: 1920 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 5 - type: integer 
	Parameter video_vbp_len bound to: 36 - type: integer 
	Parameter video_v_visible bound to: 1080 - type: integer 
INFO: [Synth 8-638] synthesizing module 'video_timing_ctrl__parameterized0' [/home/alga/workspace/github/CSI2Rx/video-misc/video_timing_ctrl.vhd:52]
	Parameter video_hlength bound to: 2200 - type: integer 
	Parameter video_vlength bound to: 1125 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 44 - type: integer 
	Parameter video_hbp_len bound to: 148 - type: integer 
	Parameter video_h_visible bound to: 1920 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 5 - type: integer 
	Parameter video_vbp_len bound to: 36 - type: integer 
	Parameter video_v_visible bound to: 1080 - type: integer 
	Parameter sync_v_pos bound to: 132 - type: integer 
	Parameter sync_h_pos bound to: 1079 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'video_timing_ctrl__parameterized0' (24#1) [/home/alga/workspace/github/CSI2Rx/video-misc/video_timing_ctrl.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'video_fb_output' (25#1) [/home/alga/workspace/github/CSI2Rx/video-misc/video_fb_output.vhd:47]
INFO: [Synth 8-3491] module 'ddr3_if' declared at '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/ddr3_if_stub.v:5' bound to instance 'memctl' of component 'ddr3_if' [/home/alga/workspace/github/CSI2Rx/demo-top/framebuffer_top.vhd:290]
INFO: [Synth 8-638] synthesizing module 'ddr3_if' [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/ddr3_if_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr3_if' (26#1) [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/realtime/ddr3_if_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'framebuffer_top' (27#1) [/home/alga/workspace/github/CSI2Rx/demo-top/framebuffer_top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'dvi_tx' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_top.vhd:27]
INFO: [Synth 8-638] synthesizing module 'dvi_tx_tmds_enc' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:22]
INFO: [Synth 8-226] default block is never used [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element q_m_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element tmds_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx_tmds_enc' (28#1) [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:22]
INFO: [Synth 8-638] synthesizing module 'dvi_tx_tmds_phy' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:24]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master_oserdes' to cell 'OSERDESE2' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave_oserdes' to cell 'OSERDESE2' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:77]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'outbuf' to cell 'OBUFDS' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx_tmds_phy' (29#1) [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:24]
INFO: [Synth 8-638] synthesizing module 'dvi_tx_clk_drv' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_clk_drv.vhd:18]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clk_oddr' to cell 'ODDR' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_clk_drv.vhd:22]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'clk_obuf' to cell 'OBUFDS' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_clk_drv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx_clk_drv' (30#1) [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_clk_drv.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'dvi_tx' (31#1) [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_top.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ov13850_demo' (32#1) [/home/alga/workspace/github/CSI2Rx/demo-top/ov13850_demo.vhd:64]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_bid[0]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_bresp[1]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_bresp[0]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_bvalid
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_rid[0]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_rresp[1]
WARNING: [Synth 8-3331] design framebuffer_ctrl_crop_scale has unconnected port axi_rresp[0]
WARNING: [Synth 8-3331] design csi_rx_video_output has unconnected port csi_vsync
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.508 ; gain = 102.473 ; free physical = 9365 ; free virtual = 27029
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.508 ; gain = 102.473 ; free physical = 9367 ; free virtual = 27031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp11/camera_pll_in_context.xdc] for cell 'pll2'
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp11/camera_pll_in_context.xdc] for cell 'pll2'
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp13/dvi_pll_in_context.xdc] for cell 'pll1'
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp13/dvi_pll_in_context.xdc] for cell 'pll1'
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp15/input_line_buffer_in_context.xdc] for cell 'fbtest/fbctl/inbuf'
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp15/input_line_buffer_in_context.xdc] for cell 'fbtest/fbctl/inbuf'
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp17/output_line_buffer_in_context.xdc] for cell 'fbtest/fbctl/outbuf'
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp17/output_line_buffer_in_context.xdc] for cell 'fbtest/fbctl/outbuf'
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc] for cell 'fbtest/memctl'
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc] for cell 'fbtest/memctl'
Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.srcs/constrs_1/new/ztex.xdc]
Finished Parsing XDC File [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.srcs/constrs_1/new/ztex.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.srcs/constrs_1/new/ztex.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov13850_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov13850_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.797 ; gain = 0.000 ; free physical = 9051 ; free virtual = 26715
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fbtest/fbctl/inbuf' at clock pin 'clkb' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fbtest/fbctl/outbuf' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.797 ; gain = 503.762 ; free physical = 9192 ; free virtual = 26856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.797 ; gain = 503.762 ; free physical = 9192 ; free virtual = 26856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/.Xil/Vivado-12852-alga-satellite/dcp19/ddr3_if_in_context.xdc, line 91).
Applied set_property DONT_TOUCH = true for fbtest/fbctl/inbuf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fbtest/fbctl/outbuf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fbtest/memctl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.797 ; gain = 503.762 ; free physical = 9193 ; free virtual = 26858
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element state_cntr_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_4k_regs.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element statecntr_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element clk_fail_count_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:48]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'csi_rx_packet_handler'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:71]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sync_wait" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payload_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_int_reg' in module 'csi_rx_10bit_unpack'
WARNING: [Synth 8-6014] Unused sequential element byte_count_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:56]
INFO: [Synth 8-5546] ROM "v_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "output_odd_line" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element csi_x_pos_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_video_output.vhd:94]
INFO: [Synth 8-5544] ROM "axi_awvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_arvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_read_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_write_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "output_write_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element input_read_y_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element input_write_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element output_read_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element input_read_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element output_write_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:273]
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'framebuffer_ctrl_crop_scale'
WARNING: [Synth 8-6014] Unused sequential element write_state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:246]
INFO: [Synth 8-5546] ROM "v_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbc_vsync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'csi_rx_packet_handler'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_packet_handler.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element byte_count_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element byte_count_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE3 |                            00010 |                              100
                 iSTATE2 |                            00100 |                              011
                 iSTATE1 |                            01000 |                              010
                 iSTATE0 |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_int_reg' using encoding 'one-hot' in module 'csi_rx_10bit_unpack'
WARNING: [Synth 8-6014] Unused sequential element byte_count_int_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_10bit_unpack.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element write_state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element write_state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:246]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'framebuffer_ctrl_crop_scale'
WARNING: [Synth 8-6014] Unused sequential element write_state_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:246]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1688.797 ; gain = 503.762 ; free physical = 9183 ; free virtual = 26848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 20    
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 43    
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 57    
+---RAMs : 
	              37K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 15    
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 16    
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 8     
	  44 Input      1 Bit        Muxes := 2     
	  43 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov_i2c_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  44 Input      1 Bit        Muxes := 2     
	  43 Input      1 Bit        Muxes := 1     
Module ov13850_4k_regs 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ov13850_control_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module csi_rx_clock_det 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module csi_rx_hs_lane_phy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module csi_rx_word_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module csi_rx_byte_align 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module csi_rx_hdr_ecc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
Module csi_rx_packet_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module csi_rx_10bit_unpack 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module video_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module csi_rx_line_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              37K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module csi_rx_video_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module simple_debayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
Module image_gain_wb 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module framebuffer_ctrl_crop_scale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module video_timing_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module video_fb_output 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dvi_tx_tmds_enc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dvi_tx_tmds_phy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'odd_linebuf/read_address_lat_reg[2:0]' into 'even_linebuf/read_address_lat_reg[2:0]' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element odd_linebuf/read_address_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'even_linebuf/read_address_lat_reg' and it is trimmed from '3' to '1' bits. [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element csi_x_pos_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_video_output.vhd:94]
INFO: [Synth 8-4471] merging register 'd1phy/reset_lat_reg' into 'd0phy/reset_lat_reg' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
INFO: [Synth 8-4471] merging register 'd2phy/reset_lat_reg' into 'd0phy/reset_lat_reg' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
INFO: [Synth 8-4471] merging register 'd3phy/reset_lat_reg' into 'd0phy/reset_lat_reg' [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element d1phy/reset_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element d2phy/reset_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element d3phy/reset_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element clkdet/clk_fail_count_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element clkdet/count_value_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_clock_det.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element csi_x_pos_reg was removed.  [/home/alga/workspace/github/CSI2Rx/mipi-csi-rx/csi_rx_video_output.vhd:94]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[1].lane_enc/den_lat_reg' into 'dvi_tx/gen_lane[0].lane_enc/den_lat_reg' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:62]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[1].lane_phy/reset_lat_reg' into 'dvi_tx/gen_lane[0].lane_phy/reset_lat_reg' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:32]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[2].lane_enc/den_lat_reg' into 'dvi_tx/gen_lane[0].lane_enc/den_lat_reg' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:62]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[8:0]' into 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[8:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[2].lane_enc/ctrl_lat_reg[1:0]' into 'dvi_tx/gen_lane[1].lane_enc/ctrl_lat_reg[1:0]' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:61]
INFO: [Synth 8-4471] merging register 'dvi_tx/gen_lane[2].lane_phy/reset_lat_reg' into 'dvi_tx/gen_lane[0].lane_phy/reset_lat_reg' [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:32]
INFO: [Synth 8-4471] merging register 'fbtest/fbctl/output_write_x_reg[10:0]' into 'fbtest/fbctl/output_write_x_reg[10:0]' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:273]
INFO: [Synth 8-4471] merging register 'fbtest/fbctl/output_write_y_reg[10:0]' into 'fbtest/fbctl/output_write_y_reg[10:0]' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:276]
INFO: [Synth 8-4471] merging register 'fbtest/fbctl/input_read_x_reg[10:0]' into 'fbtest/fbctl/input_read_x_reg[10:0]' [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element db/pre_hsync_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element db/output_hsync_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/simple_debayer.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element wb/output_hsync_reg was removed.  [/home/alga/workspace/github/CSI2Rx/video-misc/image_gain_wb.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/output_write_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[0].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[0].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[1].lane_enc/den_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[1].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[1].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[1].lane_phy/reset_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[2].lane_enc/den_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[2].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[2].lane_enc/cnt_q_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[2].lane_enc/ctrl_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element dvi_tx/gen_lane[2].lane_phy/reset_lat_reg was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_phy.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/output_write_y_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/input_read_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/home/alga/workspace/github/CSI2Rx/dvi-tx/dvi_tx_tmds_enc.vhd:128]
INFO: [Synth 8-5544] ROM "dvi_tx/gen_lane[0].lane_enc/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dvi_tx/gen_lane[1].lane_enc/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fbtest/output/fbc_vsync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cam_ctl/regs/data_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_4k_regs.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/input_read_y_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element cam_ctl/i2c_if/state_cntr_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov_i2c_control.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element cam_ctl/statecntr_reg was removed.  [/home/alga/workspace/github/CSI2Rx/ov-cam-control/ov13850_control_top.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/input_read_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/output_write_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/output_read_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element fbtest/fbctl/input_write_x_reg was removed.  [/home/alga/workspace/github/CSI2Rx/framebuffer-ctrl/framebuffer_ctrl.vhd:180]
DSP Report: Generating DSP fbtest/fbctl/fb_write_address, operation Mode is: C'+(A:0xf00)*B2.
DSP Report: register fbtest/fbctl/input_read_y_reg is absorbed into DSP fbtest/fbctl/fb_write_address.
DSP Report: register fbtest/fbctl/input_read_x_reg is absorbed into DSP fbtest/fbctl/fb_write_address.
DSP Report: operator fbtest/fbctl/fb_write_address is absorbed into DSP fbtest/fbctl/fb_write_address.
DSP Report: operator fbtest/fbctl/fb_write_address0 is absorbed into DSP fbtest/fbctl/fb_write_address.
DSP Report: Generating DSP fbtest/fbctl/axi_araddr2, operation Mode is: (A:0xf00)*B2.
DSP Report: register fbtest/fbctl/output_write_y_reg is absorbed into DSP fbtest/fbctl/axi_araddr2.
DSP Report: operator fbtest/fbctl/axi_araddr2 is absorbed into DSP fbtest/fbctl/axi_araddr2.
WARNING: [Synth 8-3331] design csi_rx_video_output has unconnected port csi_vsync
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM csi_rx/vout/even_linebuf/linebuf_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM csi_rx/vout/odd_linebuf/linebuf_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/output/tmg_gen/ext_sync_curr_reg )
INFO: [Synth 8-3886] merging instance 'B[0]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'B[1]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'B[2]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'B[3]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'B[4]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'B[5]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'B[6]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'B[7]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'B[8]__1' (FDR) to 'dvi_tx/gen_lane[2].lane_enc/cnt_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'dvi_tx/gen_lane[1].lane_enc/ctrl_lat_reg[1]' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/ctrl_lat_reg[0]'
INFO: [Synth 8-3886] merging instance 'B[0]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'B[1]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'B[2]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'B[3]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'B[4]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'B[5]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'B[6]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'B[7]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'B[8]__0' (FDR) to 'dvi_tx/gen_lane[1].lane_enc/cnt_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'B[0]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'B[1]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'B[2]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'B[3]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'B[4]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'B[5]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'B[6]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'B[7]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'B[8]' (FDR) to 'dvi_tx/gen_lane[0].lane_enc/cnt_q_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dvi_tx/gen_lane[1].lane_enc/ctrl_lat_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/output_write_x0_inferred__0 /\fbtest/fbctl/output_write_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/input_read_x0_inferred__1 /\fbtest/fbctl/input_read_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/input_read_x0_inferred__1 /\fbtest/fbctl/input_read_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/input_read_x0_inferred__1 /\fbtest/fbctl/input_read_x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/output_write_x0_inferred__0 /\fbtest/fbctl/output_write_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/fbctl/output_write_x0_inferred__0 /\fbtest/fbctl/output_write_x_reg[2] )
INFO: [Synth 8-3886] merging instance 'fbtest/output/tmg_gen/ext_sync_curr_reg' (FDE) to 'fbtest/output/tmg_gen/ext_sync_last_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fbtest/output/tmg_gen/ext_sync_last_reg )
WARNING: [Synth 8-3332] Sequential element (csi_rx/vout/video_hsync_reg) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (csi_rx/vout/csi_x_pos_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (csi_rx/vout/csi_x_pos_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/input_read_x_reg[2]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/input_read_x_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/input_read_x_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_y_reg[2]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_y_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_y_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_x_reg[2]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_x_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_write_x_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/output_read_x_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/fbctl/input_write_x_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (fbtest/output/tmg_gen/ext_sync_last_reg) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (dvi_tx/gen_lane[1].lane_enc/ctrl_lat_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[9]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[8]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[7]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[6]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[5]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[4]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[3]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[2]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_c_reg[0]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[9]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[8]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[7]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[6]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[5]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[4]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[3]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[2]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[1]) is unused and will be removed from module ov13850_demo.
WARNING: [Synth 8-3332] Sequential element (db/last_block_p_reg[0]) is unused and will be removed from module ov13850_demo.
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[0]' (FD) to 'db/pre_data_odd_reg[0]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[1]' (FD) to 'db/pre_data_odd_reg[1]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[2]' (FD) to 'db/pre_data_odd_reg[2]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[3]' (FD) to 'db/pre_data_odd_reg[3]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[4]' (FD) to 'db/pre_data_odd_reg[4]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[5]' (FD) to 'db/pre_data_odd_reg[5]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[6]' (FD) to 'db/pre_data_odd_reg[6]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[7]' (FD) to 'db/pre_data_odd_reg[7]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[8]' (FD) to 'db/pre_data_odd_reg[8]'
INFO: [Synth 8-3886] merging instance 'db/pre_data_even_reg[9]' (FD) to 'db/pre_data_odd_reg[9]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[0]' (FD) to 'db/output_data_odd_reg[0]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[1]' (FD) to 'db/output_data_odd_reg[1]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[2]' (FD) to 'db/output_data_odd_reg[2]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[3]' (FD) to 'db/output_data_odd_reg[3]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[4]' (FD) to 'db/output_data_odd_reg[4]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[5]' (FD) to 'db/output_data_odd_reg[5]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[6]' (FD) to 'db/output_data_odd_reg[6]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[7]' (FD) to 'db/output_data_odd_reg[7]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[8]' (FD) to 'db/output_data_odd_reg[8]'
INFO: [Synth 8-3886] merging instance 'db/output_data_even_reg[9]' (FD) to 'db/output_data_odd_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1688.797 ; gain = 503.762 ; free physical = 9105 ; free virtual = 26770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-----------------------+---------------+----------------+
|Module Name     | RTL Object            | Depth x Width | Implemented As | 
+----------------+-----------------------+---------------+----------------+
|ov13850_4k_regs | data_reg              | 512x24        | Block RAM      | 
|ov13850_demo    | cam_ctl/regs/data_reg | 512x24        | Block RAM      | 
+----------------+-----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|csi_rx_line_buffer: | linebuf_reg | 1 K x 40               | W |   | 1 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|csi_rx_line_buffer: | linebuf_reg | 1 K x 40               | W |   | 1 K x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|framebuffer_ctrl_crop_scale | C'+(A:0xf00)*B2 | 11     | 12     | 11     | -      | 23     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|ov13850_demo                | (A:0xf00)*B2    | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll2/camera_mclk' to pin 'pll2/bbstub_camera_mclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll2/camera_pixel_clock' to pin 'pll2/bbstub_camera_pixel_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll2/i2c_clkin' to pin 'pll2/bbstub_i2c_clkin/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll1/dvi_bit_clock' to pin 'pll1/bbstub_dvi_bit_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll1/pixel_clock' to pin 'pll1/bbstub_pixel_clock/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'fbtest/memctl/ui_clk' to pin 'fbtest/memctl/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1716.781 ; gain = 531.746 ; free physical = 8952 ; free virtual = 26617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1729.797 ; gain = 544.762 ; free physical = 8947 ; free virtual = 26612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (csi_rx/depacket/bytes_read_reg[0]) is unused and will be removed from module ov13850_demo.
INFO: [Synth 8-4480] The timing for the instance csi_rx/vout/even_linebuf/linebuf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance csi_rx/vout/even_linebuf/linebuf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance csi_rx/vout/odd_linebuf/linebuf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance csi_rx/vout/odd_linebuf/linebuf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cam_ctl/regs/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cam_ctl/regs/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8927 ; free virtual = 26592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ov13850_demo | wb/output_vsync_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov13850_demo | wb/output_line_start_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov13850_demo | wb/output_den_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |dvi_pll            |         1|
|2     |camera_pll         |         1|
|3     |ddr3_if            |         1|
|4     |input_line_buffer  |         1|
|5     |output_line_buffer |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |camera_pll         |     1|
|2     |ddr3_if            |     1|
|3     |dvi_pll            |     1|
|4     |input_line_buffer  |     1|
|5     |output_line_buffer |     1|
|6     |BUFG               |     1|
|7     |BUFIO              |     1|
|8     |BUFR               |     2|
|9     |BUFR_1             |     1|
|10    |CARRY4             |   104|
|11    |DSP48E1            |     2|
|12    |IDELAYCTRL         |     1|
|13    |IDELAYE2           |     4|
|14    |ISERDESE2          |     4|
|15    |LUT1               |   152|
|16    |LUT2               |   248|
|17    |LUT3               |   266|
|18    |LUT4               |   197|
|19    |LUT5               |   211|
|20    |LUT6               |   396|
|21    |MUXF7              |     2|
|22    |MUXF8              |     1|
|23    |ODDR               |     1|
|24    |OSERDESE2          |     3|
|25    |OSERDESE2_1        |     3|
|26    |RAMB18E1           |     2|
|27    |RAMB18E1_1         |     1|
|28    |RAMB36E1           |     2|
|29    |SRL16E             |     3|
|30    |FDCE               |    76|
|31    |FDPE               |     2|
|32    |FDRE               |   855|
|33    |FDSE               |    57|
|34    |IBUF               |     2|
|35    |IBUFDS             |     5|
|36    |OBUF               |     4|
|37    |OBUFDS             |     4|
|38    |OBUFT              |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------------+------+
|      |Instance                    |Module                            |Cells |
+------+----------------------------+----------------------------------+------+
|1     |top                         |                                  |  2998|
|2     |  cam_ctl                   |ov13850_control_top               |   121|
|3     |    i2c_if                  |ov_i2c_control                    |    40|
|4     |    regs                    |ov13850_4k_regs                   |    31|
|5     |  csi_rx                    |csi_rx_4lane                      |  1224|
|6     |    depacket                |csi_rx_packet_handler             |   187|
|7     |      ecc                   |csi_rx_hdr_ecc                    |    15|
|8     |    link                    |csi_rx_4_lane_link                |   546|
|9     |      clkdet                |csi_rx_clock_det                  |    34|
|10    |      clkphy                |csi_rx_hs_clk_phy                 |     3|
|11    |      d0phy                 |csi_rx_hs_lane_phy                |     4|
|12    |      d1phy                 |csi_rx_hs_lane_phy_5              |     3|
|13    |      d2phy                 |csi_rx_hs_lane_phy_6              |     3|
|14    |      d3phy                 |csi_rx_hs_lane_phy_7              |     3|
|15    |      \gen_bytealign[0].ba  |csi_rx_byte_align                 |    74|
|16    |      \gen_bytealign[1].ba  |csi_rx_byte_align_8               |    73|
|17    |      \gen_bytealign[2].ba  |csi_rx_byte_align_9               |    73|
|18    |      \gen_bytealign[3].ba  |csi_rx_byte_align_10              |    73|
|19    |      \gen_idctl.idctrl     |csi_rx_idelayctrl_gen             |     1|
|20    |      wordalign             |csi_rx_word_align                 |   202|
|21    |    unpack10                |csi_rx_10bit_unpack               |   245|
|22    |    vout                    |csi_rx_video_output               |   246|
|23    |      even_linebuf          |csi_rx_line_buffer                |    43|
|24    |      odd_linebuf           |csi_rx_line_buffer_4              |     3|
|25    |      output_timing         |video_timing_ctrl                 |   101|
|26    |  db                        |simple_debayer                    |   237|
|27    |  dvi_tx                    |dvi_tx                            |   492|
|28    |    clock_phy               |dvi_tx_clk_drv                    |     2|
|29    |    \gen_lane[0].lane_enc   |dvi_tx_tmds_enc                   |   164|
|30    |    \gen_lane[0].lane_phy   |dvi_tx_tmds_phy                   |     4|
|31    |    \gen_lane[1].lane_enc   |dvi_tx_tmds_enc_0                 |   156|
|32    |    \gen_lane[1].lane_phy   |dvi_tx_tmds_phy_1                 |     3|
|33    |    \gen_lane[2].lane_enc   |dvi_tx_tmds_enc_2                 |   160|
|34    |    \gen_lane[2].lane_phy   |dvi_tx_tmds_phy_3                 |     3|
|35    |  fbtest                    |framebuffer_top                   |   809|
|36    |    fbctl                   |framebuffer_ctrl_crop_scale       |   516|
|37    |    \output                 |video_fb_output                   |   107|
|38    |      tmg_gen               |video_timing_ctrl__parameterized0 |   107|
|39    |  wb                        |image_gain_wb                     |    98|
+------+----------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.117 ; gain = 573.082 ; free physical = 8929 ; free virtual = 26594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1758.117 ; gain = 171.793 ; free physical = 8997 ; free virtual = 26662
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1758.125 ; gain = 573.082 ; free physical = 8999 ; free virtual = 26664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

215 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1790.133 ; gain = 617.707 ; free physical = 9028 ; free virtual = 26693
INFO: [Common 17-1381] The checkpoint '/home/alga/workspace/github/CSI2Rx/project/ov4689/ov4689.runs/synth_1/ov13850_demo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1814.145 ; gain = 0.000 ; free physical = 9028 ; free virtual = 26692
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 23:33:40 2017...
