module four_bit_half_adder_test;
reg [3:0} a, b;
wire [4:0] s;

four_bit_half_adder gate1 (a, b, s0);
integer i;
intial begin
	for ( i = 0; i < 256; i = i + 10) 
		begin
			(a, b) = i;
		end
	end
endmodule
 
	
	
	
	
