{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:false|/util_ds_buf_0_OBUF_DS_N:false|/util_ds_buf_0_OBUF_DS_P:false|",
   "Addressing View_ScaleFactor":"0.930055",
   "Addressing View_TopLeft":"-151,-31",
   "Color Coded_Layers":"/B_DO_14_1:true|/processing_system7_0_FCLK_RESET0_N:true|/B_DO_10_1:true|/B_DO_9_1:true|/B_DO_16_1:true|/B_DO_11_1:true|/B_DO_7_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/axi_dma_0_s2mm_introut:true|/B_DO_15_1:true|/B_DO_5_1:true|/B_DO_8_1:true|/B_DO_3_1:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_13:true|/processing_system7_0_FCLK_CLK0:true|/ARESETN_1:true|/B_DO_4_1:true|",
   "Color Coded_ScaleFactor":"0.351912",
   "Color Coded_TopLeft":"-889,0",
   "Default View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:true|/util_ds_buf_0_OBUF_DS_N:true|/util_ds_buf_0_OBUF_DS_P:true|",
   "Default View_ScaleFactor":"0.438596",
   "Default View_TopLeft":"337,522",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.508655",
   "Grouping and No Loops_TopLeft":"-415,-2",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:false|/util_ds_buf_0_OBUF_DS_N:false|/util_ds_buf_0_OBUF_DS_P:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1590 -y 50 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1590 -y 70 -defaultsOSRD
preplace port SIN -pg 1 -lvl 6 -x 1590 -y 810 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 6 -x 1590 -y 790 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 6 -x 1590 -y 110 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 6 -x 1590 -y 90 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 6 -x 1590 -y 20 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 6 -x 1590 -y 390 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 6 -x 1590 -y 410 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 6 -x 1590 -y 270 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 6 -x 1590 -y 290 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 6 -x 1590 -y 310 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 6 -x 1590 -y 330 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 6 -x 1590 -y 350 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 6 -x 1590 -y 370 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 6 -x 1590 -y 170 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 6 -x 1590 -y 150 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1590 -y 190 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 6 -x 1590 -y 210 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 6 -x 1590 -y 250 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 6 -x 1590 -y 230 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 6 -x 1590 -y 130 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 6 -x 1590 -y 450 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 6 -x 1590 -y 430 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 6 -x 1590 -y 750 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 6 -x 1590 -y 770 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 6 -x 1590 -y 630 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 6 -x 1590 -y 650 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 6 -x 1590 -y 670 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 6 -x 1590 -y 690 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 6 -x 1590 -y 710 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 6 -x 1590 -y 730 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 6 -x 1590 -y 530 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 6 -x 1590 -y 510 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1590 -y 550 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 6 -x 1590 -y 570 -defaultsOSRD
preplace port B_RAMP -pg 1 -lvl 6 -x 1590 -y 490 -defaultsOSRD
preplace port B_SS_LD_SIN -pg 1 -lvl 6 -x 1590 -y 610 -defaultsOSRD
preplace port B_SS_LD_DIR -pg 1 -lvl 6 -x 1590 -y 590 -defaultsOSRD
preplace port B_PCLK -pg 1 -lvl 6 -x 1590 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1350 -y 70 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 680 -y 80 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 980 -y 80 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 390 -y 240 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 2 -x 390 -y 90 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_0 -pg 1 -lvl 3 -x 680 -y 220 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_1 -pg 1 -lvl 3 -x 680 -y 320 -defaultsOSRD
preplace inst TARGETC_axi_int_0 -pg 1 -lvl 1 -x 130 -y 80 -defaultsOSRD
preplace inst TARGETC_axi_int_1 -pg 1 -lvl 1 -x 130 -y 180 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 NJ 220
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 250 160 NJ 160 NJ 160 NJ 160 1570
preplace netloc processing_system7_0_DDR 1 5 1 NJ 50
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 530J 260n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 530 70n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 80
preplace netloc axis_interconnect_0_M00_AXIS 1 2 1 N 90
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 80
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 70
preplace netloc TARGETC_axi_int_0_M00_AXIS 1 1 1 NJ 80
preplace netloc TARGETC_axi_int_1_M00_AXIS 1 1 1 240J 100n
levelinfo -pg 1 0 130 390 680 980 1350 1590
pagesize -pg 1 -db -bbox -sgen -160 0 1780 830
",
   "Interfaces View_ScaleFactor":"0.799212",
   "Interfaces View_TopLeft":"16,-48",
   "No Loops_ScaleFactor":"0.268825",
   "No Loops_TopLeft":"-1410,0",
   "Reduced Jogs_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:true|/util_ds_buf_0_OBUF_DS_N:true|/util_ds_buf_0_OBUF_DS_P:true|",
   "Reduced Jogs_ScaleFactor":"0.244793",
   "Reduced Jogs_TopLeft":"-1499,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2990 -y 1990 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2990 -y 2010 -defaultsOSRD
preplace port A_DO_16 -pg 1 -lvl 0 -x -50 -y 350 -defaultsOSRD
preplace port A_DO_15 -pg 1 -lvl 0 -x -50 -y 330 -defaultsOSRD
preplace port A_DO_1 -pg 1 -lvl 0 -x -50 -y 50 -defaultsOSRD
preplace port A_DO_2 -pg 1 -lvl 0 -x -50 -y 70 -defaultsOSRD
preplace port A_DO_3 -pg 1 -lvl 0 -x -50 -y 90 -defaultsOSRD
preplace port A_DO_4 -pg 1 -lvl 0 -x -50 -y 110 -defaultsOSRD
preplace port A_DO_5 -pg 1 -lvl 0 -x -50 -y 130 -defaultsOSRD
preplace port A_DO_6 -pg 1 -lvl 0 -x -50 -y 150 -defaultsOSRD
preplace port A_DO_7 -pg 1 -lvl 0 -x -50 -y 170 -defaultsOSRD
preplace port A_DO_14 -pg 1 -lvl 0 -x -50 -y 310 -defaultsOSRD
preplace port A_DO_13 -pg 1 -lvl 0 -x -50 -y 290 -defaultsOSRD
preplace port A_DO_12 -pg 1 -lvl 0 -x -50 -y 270 -defaultsOSRD
preplace port A_DO_11 -pg 1 -lvl 0 -x -50 -y 250 -defaultsOSRD
preplace port A_DO_10 -pg 1 -lvl 0 -x -50 -y 230 -defaultsOSRD
preplace port A_DO_8 -pg 1 -lvl 0 -x -50 -y 190 -defaultsOSRD
preplace port A_DO_9 -pg 1 -lvl 0 -x -50 -y 210 -defaultsOSRD
preplace port SIN -pg 1 -lvl 8 -x 2990 -y 510 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 8 -x 2990 -y 530 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 8 -x 2990 -y 550 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 8 -x 2990 -y 570 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 8 -x 2990 -y 590 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 8 -x 2990 -y 610 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 8 -x 2990 -y 630 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 8 -x 2990 -y 690 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 8 -x 2990 -y 710 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 8 -x 2990 -y 730 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 8 -x 2990 -y 750 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 8 -x 2990 -y 770 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 8 -x 2990 -y 790 -defaultsOSRD
preplace port A_GCC_RESET -pg 1 -lvl 8 -x 2990 -y 810 -defaultsOSRD
preplace port WL_CLK_P -pg 1 -lvl 8 -x 2990 -y 650 -defaultsOSRD
preplace port WL_CLK_N -pg 1 -lvl 8 -x 2990 -y 670 -defaultsOSRD
preplace port A_RDAD_CLK -pg 1 -lvl 8 -x 2990 -y 830 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 8 -x 2990 -y 850 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 8 -x 2990 -y 870 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 8 -x 2990 -y 890 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 8 -x 2990 -y 910 -defaultsOSRD
preplace port A_SS_RESET -pg 1 -lvl 8 -x 2990 -y 950 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 8 -x 2990 -y 990 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 8 -x 2990 -y 1010 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 8 -x 2990 -y 1030 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x -50 -y 920 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x -50 -y 900 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x -50 -y 480 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x -50 -y 940 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x -50 -y 960 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x -50 -y 980 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x -50 -y 1230 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x -50 -y 1250 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 8 -x 2990 -y 1230 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 8 -x 2990 -y 1250 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x -50 -y 1640 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x -50 -y 1660 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x -50 -y 1680 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x -50 -y 1700 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x -50 -y 1290 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x -50 -y 1270 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 8 -x 2990 -y 1270 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 8 -x 2990 -y 1290 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 8 -x 2990 -y 1310 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 8 -x 2990 -y 1330 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 8 -x 2990 -y 1350 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 8 -x 2990 -y 1370 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 8 -x 2990 -y 1390 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 8 -x 2990 -y 1410 -defaultsOSRD
preplace port B_GCC_RESET -pg 1 -lvl 8 -x 2990 -y 1430 -defaultsOSRD
preplace port B_RDAD_CLK -pg 1 -lvl 8 -x 2990 -y 1450 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 8 -x 2990 -y 1470 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 8 -x 2990 -y 1490 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 8 -x 2990 -y 1510 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 8 -x 2990 -y 1530 -defaultsOSRD
preplace port B_SS_RESET -pg 1 -lvl 8 -x 2990 -y 1570 -defaultsOSRD
preplace port B_RAMP -pg 1 -lvl 8 -x 2990 -y 1650 -defaultsOSRD
preplace port B_SS_LD_SIN -pg 1 -lvl 8 -x 2990 -y 1610 -defaultsOSRD
preplace port B_SS_LD_DIR -pg 1 -lvl 8 -x 2990 -y 1630 -defaultsOSRD
preplace port B_PCLK -pg 1 -lvl 8 -x 2990 -y 1210 -defaultsOSRD
preplace portBus SSTIN_P -pg 1 -lvl 8 -x 2990 -y 1710 -defaultsOSRD
preplace portBus SSTIN_N -pg 1 -lvl 8 -x 2990 -y 1730 -defaultsOSRD
preplace portBus B_DO_1 -pg 1 -lvl 0 -x -50 -y 540 -defaultsOSRD
preplace portBus B_DO_2 -pg 1 -lvl 0 -x -50 -y 560 -defaultsOSRD
preplace portBus B_DO_3 -pg 1 -lvl 0 -x -50 -y 580 -defaultsOSRD
preplace portBus B_DO_4 -pg 1 -lvl 0 -x -50 -y 600 -defaultsOSRD
preplace portBus B_DO_5 -pg 1 -lvl 0 -x -50 -y 620 -defaultsOSRD
preplace portBus B_DO_6 -pg 1 -lvl 0 -x -50 -y 640 -defaultsOSRD
preplace portBus B_DO_7 -pg 1 -lvl 0 -x -50 -y 660 -defaultsOSRD
preplace portBus B_DO_8 -pg 1 -lvl 0 -x -50 -y 680 -defaultsOSRD
preplace portBus B_DO_9 -pg 1 -lvl 0 -x -50 -y 700 -defaultsOSRD
preplace portBus B_DO_10 -pg 1 -lvl 0 -x -50 -y 720 -defaultsOSRD
preplace portBus B_DO_11 -pg 1 -lvl 0 -x -50 -y 740 -defaultsOSRD
preplace portBus B_DO_12 -pg 1 -lvl 0 -x -50 -y 760 -defaultsOSRD
preplace portBus B_DO_13 -pg 1 -lvl 0 -x -50 -y 780 -defaultsOSRD
preplace portBus B_DO_14 -pg 1 -lvl 0 -x -50 -y 800 -defaultsOSRD
preplace portBus B_DO_15 -pg 1 -lvl 0 -x -50 -y 820 -defaultsOSRD
preplace portBus B_DO_16 -pg 1 -lvl 0 -x -50 -y 840 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2373 -y 2050 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1446 -y 1990 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1799 -y 2030 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1010 -y 1900 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 1560 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1799 -y 200 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -x 1799 -y 1790 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 3 -x 1010 -y 1470 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 5 -x 1799 -y 690 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 7 -x 2830 -y 1720 -defaultsOSRD
preplace inst TARGETC_axi_int_0 -pg 1 -lvl 2 -x 620 -y 1110 -defaultsOSRD
preplace inst TARGETC_axi_int_1 -pg 1 -lvl 2 -x 620 -y 1430 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 200 -y 1140 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 200 -y 1400 -defaultsOSRD
preplace inst Start_digitization_ip_0 -pg 1 -lvl 5 -x 1799 -y 1160 -defaultsOSRD
preplace inst TARGETC_2ASICS_0 -pg 1 -lvl 6 -x 2373 -y 1130 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 30 1720 NJ 1720 NJ 1720 NJ 1720 1630J 1710 1990J 1850 2620
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 390 1560 830 2090 1190 2100 1640 1240 1990
preplace netloc ARESETN_1 1 1 2 NJ 1580 780
preplace netloc DO_16_1 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc DO_15_1 1 0 5 NJ 330 NJ 330 NJ 330 NJ 330 NJ
preplace netloc DO_1_1 1 0 5 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc DO_2_1 1 0 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc DO_3_1 1 0 5 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc DO_4_1 1 0 5 NJ 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc DO_5_1 1 0 5 NJ 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc DO_6_1 1 0 5 NJ 150 NJ 150 NJ 150 NJ 150 NJ
preplace netloc DO_7_1 1 0 5 NJ 170 NJ 170 NJ 170 NJ 170 NJ
preplace netloc DO_14_1 1 0 5 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc DO_13_1 1 0 5 NJ 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc DO_12_1 1 0 5 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc DO_11_1 1 0 5 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc DO_10_1 1 0 5 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc DO_8_1 1 0 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc DO_9_1 1 0 5 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 1460 370 1300 790 2080 1220 2090 1620 1310 2060 2190 2610
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1630 1790n
preplace netloc xlconcat_1_dout 1 5 1 1960J 1790n
preplace netloc B_DO_1_1 1 0 5 NJ 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc B_DO_2_1 1 0 5 NJ 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc B_DO_3_1 1 0 5 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc B_DO_4_1 1 0 5 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc B_DO_5_1 1 0 5 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc B_DO_6_1 1 0 5 NJ 640 NJ 640 NJ 640 NJ 640 NJ
preplace netloc B_DO_7_1 1 0 5 NJ 660 NJ 660 NJ 660 NJ 660 NJ
preplace netloc B_DO_8_1 1 0 5 NJ 680 NJ 680 NJ 680 NJ 680 NJ
preplace netloc B_DO_9_1 1 0 5 NJ 700 NJ 700 NJ 700 NJ 700 NJ
preplace netloc B_DO_10_1 1 0 5 NJ 720 NJ 720 NJ 720 NJ 720 NJ
preplace netloc B_DO_11_1 1 0 5 NJ 740 NJ 740 NJ 740 NJ 740 NJ
preplace netloc B_DO_12_1 1 0 5 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc B_DO_13 1 0 5 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc B_DO_14_1 1 0 5 NJ 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc B_DO_15_1 1 0 5 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc B_DO_16_1 1 0 5 NJ 840 NJ 840 NJ 840 NJ 840 NJ
preplace netloc util_ds_buf_0_OBUF_DS_P 1 7 1 NJ 1710
preplace netloc util_ds_buf_0_OBUF_DS_N 1 7 1 NJ 1730
preplace netloc xlconstant_0_dout 1 1 1 NJ 1140
preplace netloc xlconstant_1_dout 1 1 1 380J 1400n
preplace netloc TARGETC_2ASICS_0_SSTIN 1 6 1 2690 1050n
preplace netloc TARGETC_2ASICS_0_SIN 1 6 2 NJ 510 NJ
preplace netloc TARGETC_2ASICS_0_SCLK 1 6 2 NJ 530 NJ
preplace netloc TARGETC_2ASICS_0_PCLK_A 1 6 2 NJ 550 NJ
preplace netloc TARGETC_2ASICS_0_HSCLK_P_A 1 6 2 NJ 570 NJ
preplace netloc TARGETC_2ASICS_0_HSCLK_N_A 1 6 2 NJ 590 NJ
preplace netloc TARGETC_2ASICS_0_WR_RS_S0_A 1 6 2 NJ 610 NJ
preplace netloc TARGETC_2ASICS_0_WR_RS_S1_A 1 6 2 NJ 630 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S0_A 1 6 2 NJ 690 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S1_A 1 6 2 NJ 710 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S2_A 1 6 2 NJ 730 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S3_A 1 6 2 NJ 750 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S4_A 1 6 2 NJ 770 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S5_A 1 6 2 NJ 790 NJ
preplace netloc TARGETC_2ASICS_0_GCC_RESET_A 1 6 2 NJ 810 NJ
preplace netloc TARGETC_2ASICS_0_WL_CLK_P 1 6 2 NJ 650 NJ
preplace netloc TARGETC_2ASICS_0_WL_CLK_N 1 6 2 NJ 670 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_CLK_A 1 6 2 NJ 830 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_SIN_A 1 6 2 NJ 850 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_DIR_A 1 6 2 NJ 870 NJ
preplace netloc TARGETC_2ASICS_0_SAMPLESEL_ANY_A 1 6 2 NJ 890 NJ
preplace netloc TARGETC_2ASICS_0_SS_INCR_A 1 6 2 NJ 910 NJ
preplace netloc TARGETC_2ASICS_0_SS_RESET_A 1 6 2 NJ 950 NJ
preplace netloc TARGETC_2ASICS_0_SS_LD_SIN_A 1 6 2 NJ 990 NJ
preplace netloc TARGETC_2ASICS_0_SS_LD_DIR_A 1 6 2 NJ 1010 NJ
preplace netloc TARGETC_2ASICS_0_RAMP_A 1 6 2 NJ 1030 NJ
preplace netloc TARGETC_2ASICS_0_PCLK_B 1 6 2 NJ 1210 NJ
preplace netloc TARGETC_2ASICS_0_HSCLK_P_B 1 6 2 NJ 1230 NJ
preplace netloc TARGETC_2ASICS_0_HSCLK_N_B 1 6 2 NJ 1250 NJ
preplace netloc TARGETC_2ASICS_0_WR_RS_S0_B 1 6 2 NJ 1270 NJ
preplace netloc TARGETC_2ASICS_0_WR_RS_S1_B 1 6 2 NJ 1290 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S0_B 1 6 2 NJ 1310 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S1_B 1 6 2 NJ 1330 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S2_B 1 6 2 NJ 1350 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S3_B 1 6 2 NJ 1370 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S4_B 1 6 2 NJ 1390 NJ
preplace netloc TARGETC_2ASICS_0_WR_CS_S5_B 1 6 2 NJ 1410 NJ
preplace netloc TARGETC_2ASICS_0_GCC_RESET_B 1 6 2 NJ 1430 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_CLK_B 1 6 2 NJ 1450 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_SIN_B 1 6 2 NJ 1470 NJ
preplace netloc TARGETC_2ASICS_0_RDAD_DIR_B 1 6 2 NJ 1490 NJ
preplace netloc TARGETC_2ASICS_0_SAMPLESEL_ANY_B 1 6 2 NJ 1510 NJ
preplace netloc TARGETC_2ASICS_0_SS_INCR_B 1 6 2 NJ 1530 NJ
preplace netloc TARGETC_2ASICS_0_SS_RESET_B 1 6 2 NJ 1570 NJ
preplace netloc TARGETC_2ASICS_0_SS_LD_SIN_B 1 6 2 NJ 1610 NJ
preplace netloc TARGETC_2ASICS_0_SS_LD_DIR_B 1 6 2 NJ 1630 NJ
preplace netloc TARGETC_2ASICS_0_RAMP_B 1 6 2 NJ 1650 NJ
preplace netloc xlconcat_0_dout 1 5 1 2080 200n
preplace netloc xlconcat_2_dout 1 5 1 2030 690n
preplace netloc A_SHOUT_1 1 0 6 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 2070J
preplace netloc A_TRIG1_1 1 0 6 -20J 940 NJ 940 NJ 940 NJ 940 NJ 940 2050J
preplace netloc A_TRIG2_1 1 0 6 -10J 950 NJ 950 NJ 950 NJ 950 NJ 950 2020J
preplace netloc A_TRIG3_1 1 0 6 10J 960 NJ 960 NJ 960 NJ 960 NJ 960 1980J
preplace netloc A_TRIG4_1 1 0 6 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 2070J
preplace netloc B_DONE_1 1 0 6 -30J 1240 NJ 1240 NJ 1240 1240J 1260 NJ 1260 NJ
preplace netloc B_SHOUT_1 1 0 6 -20J 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 2080J
preplace netloc B_TRIG1_1 1 0 6 0J 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 2080J
preplace netloc B_TRIG2_1 1 0 6 -10J 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 1970J
preplace netloc B_TRIG3_1 1 0 6 10J 1290 NJ 1290 NJ 1290 NJ 1290 NJ 1290 1950J
preplace netloc B_TRIG4_1 1 0 6 20J 1670 NJ 1670 NJ 1670 1200J 1420 NJ 1420 NJ
preplace netloc MONTIMING_N_1 1 0 6 -30J 970 NJ 970 NJ 970 NJ 970 NJ 970 2010J
preplace netloc MONTIMING_P_1 1 0 6 30J 980 NJ 980 NJ 980 NJ 980 NJ 980 2000J
preplace netloc A_DONE_1 1 0 6 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 2040J
preplace netloc TARGETC_axi_int_0_StreamReady 1 2 4 830 1080 NJ 1080 NJ 1080 2000J
preplace netloc TARGETC_axi_int_0_Cnt_AXIS_DATA 1 2 4 790 1070 NJ 1070 NJ 1070 1970J
preplace netloc TARGETC_2ASICS_0_SW_nRST_A 1 1 6 440 440 NJ 440 NJ 440 NJ 440 2060J 410 2620
preplace netloc TARGETC_2ASICS_0_CNT_CLR_A 1 1 6 430 430 NJ 430 NJ 430 NJ 430 1960J 400 2630
preplace netloc TARGETC_2ASICS_0_TestStream_A 1 1 6 450 450 NJ 450 NJ 450 NJ 450 2070J 430 2610
preplace netloc TARGETC_2ASICS_0_FIFOvalid_A 1 1 6 400 410 NJ 410 NJ 410 NJ 410 1950J 390 2660
preplace netloc TARGETC_2ASICS_0_FIFOdata_A 1 1 6 400 2200 NJ 2200 NJ 2200 NJ 2200 NJ 2200 2680
preplace netloc TARGETC_2ASICS_0_SW_nRST_B 1 1 6 430 1700 NJ 1700 NJ 1700 NJ 1700 2020J 1840 2640
preplace netloc TARGETC_2ASICS_0_CNT_CLR_B 1 1 6 450 1690 NJ 1690 NJ 1690 NJ 1690 2040J 1830 2610
preplace netloc TARGETC_2ASICS_0_TestStream_B 1 1 6 440 1710 NJ 1710 1220J 1870 NJ 1870 NJ 1870 2630
preplace netloc TARGETC_2ASICS_0_FIFOvalid_B 1 1 6 410 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 2660
preplace netloc TARGETC_2ASICS_0_FIFOdata_B 1 1 6 420 2220 NJ 2220 NJ 2220 NJ 2220 NJ 2220 2650
preplace netloc TARGETC_axi_int_1_StreamReady 1 2 4 800 1640 NJ 1640 NJ 1640 2070J
preplace netloc TARGETC_axi_int_1_Cnt_AXIS_DATA 1 2 4 810 1300 NJ 1300 NJ 1300 1960J
preplace netloc Start_digitization_ip_0_startDig_out 1 5 1 2010 1160n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1180 1890n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 1180J 1050 NJ 1050 1950
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N 2030
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 2 1230 1140 N
preplace netloc TARGETC_axi_int_0_M00_AXIS 1 2 1 820 1080n
preplace netloc axis_interconnect_0_M00_AXIS 1 3 1 1210 1470n
preplace netloc TARGETC_axi_int_1_M00_AXIS 1 2 1 780 1380n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 1970
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 840 420 NJ 420 NJ 420 NJ 420 2670
preplace netloc processing_system7_0_DDR 1 6 2 NJ 1990 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ 2010 NJ
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 3 1190J 1060 NJ 1060 1960
levelinfo -pg 1 -50 200 620 1010 1446 1799 2373 2830 2990
pagesize -pg 1 -db -bbox -sgen -210 0 3180 2260
"
}
{
   "da_axi4_cnt":"17",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"15"
}
