

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Wed Dec 20 21:42:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |       37|       37|        36|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%net_outputs_1 = alloca i32 1"   --->   Operation 40 'alloca' 'net_outputs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%net_outputs_1_1 = alloca i32 1"   --->   Operation 41 'alloca' 'net_outputs_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%net_outputs_1_2 = alloca i32 1"   --->   Operation 42 'alloca' 'net_outputs_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_reload"   --->   Operation 43 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%activations3_2_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_8_reload"   --->   Operation 44 'read' 'activations3_2_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%activations3_1_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_8_reload"   --->   Operation 45 'read' 'activations3_1_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%activations3_0_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_8_reload"   --->   Operation 46 'read' 'activations3_0_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%net_outputs_0_07_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_07"   --->   Operation 47 'read' 'net_outputs_0_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%net_outputs_1_08_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_08"   --->   Operation 48 'read' 'net_outputs_1_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%net_outputs_2_09_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_09"   --->   Operation 49 'read' 'net_outputs_2_09_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %net_outputs_2_09_read, i64 %net_outputs_1_2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %net_outputs_1_08_read, i64 %net_outputs_1_1"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %net_outputs_0_07_read, i64 %net_outputs_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_17 = load i2 %i" [backprop.c:11]   --->   Operation 55 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.48ns)   --->   "%icmp_ln11 = icmp_eq  i2 %i_17, i2 3" [backprop.c:11]   --->   Operation 57 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.85ns)   --->   "%add_ln11 = add i2 %i_17, i2 1" [backprop.c:11]   --->   Operation 59 'add' 'add_ln11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc9.i.split, void %soft_max.exit.exitStub" [backprop.c:11]   --->   Operation 60 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8_reload_read, i64 %activations3_1_8_reload_read, i64 %activations3_2_8_reload_read, i2 %i_17" [backprop.c:12]   --->   Operation 61 'mux' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %tmp_8" [backprop.c:12]   --->   Operation 62 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.54ns)   --->   "%xor_ln12 = xor i64 %bitcast_ln12, i64 9223372036854775808" [backprop.c:12]   --->   Operation 63 'xor' 'xor_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%switch_ln12 = switch i2 %i_17, void %branch17, i2 0, void %for.inc9.i.split.for.inc9.i.split383_crit_edge, i2 1, void %for.inc9.i.split.for.inc9.i.split383_crit_edge8" [backprop.c:12]   --->   Operation 64 'switch' 'switch_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%store_ln11 = store i2 %add_ln11, i2 %i" [backprop.c:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.84>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc9.i" [backprop.c:11]   --->   Operation 66 'br' 'br_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i64 %xor_ln12" [backprop.c:12]   --->   Operation 67 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [13/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 68 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 69 [12/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 69 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 70 [11/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 70 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 71 [10/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 71 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 72 [9/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 72 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 73 [8/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 73 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 74 [7/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 74 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 75 [6/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 75 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 76 [5/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 76 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 77 [4/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 77 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 78 [3/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 78 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 79 [2/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 79 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 80 [1/13] (7.01ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [backprop.c:12]   --->   Operation 80 'dexp' 'tmp_4' <Predicate = true> <Delay = 7.01> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 12> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 81 [22/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 81 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 82 [21/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 82 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 83 [20/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 83 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 84 [19/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 84 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.28>
ST_19 : Operation 85 [18/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 85 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.28>
ST_20 : Operation 86 [17/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 86 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.28>
ST_21 : Operation 87 [16/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 87 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.28>
ST_22 : Operation 88 [15/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 88 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.28>
ST_23 : Operation 89 [14/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 89 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.28>
ST_24 : Operation 90 [13/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 90 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.28>
ST_25 : Operation 91 [12/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 91 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.28>
ST_26 : Operation 92 [11/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 92 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.28>
ST_27 : Operation 93 [10/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 93 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.28>
ST_28 : Operation 94 [9/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 94 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.28>
ST_29 : Operation 95 [8/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 95 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.28>
ST_30 : Operation 96 [7/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 96 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.28>
ST_31 : Operation 97 [6/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 97 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.28>
ST_32 : Operation 98 [5/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 98 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.28>
ST_33 : Operation 99 [4/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 99 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.28>
ST_34 : Operation 100 [3/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 100 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.28>
ST_35 : Operation 101 [2/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 101 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 110 [1/1] (0.00ns)   --->   "%net_outputs_1_load = load i64 %net_outputs_1"   --->   Operation 110 'load' 'net_outputs_1_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 111 [1/1] (0.00ns)   --->   "%net_outputs_1_1_load = load i64 %net_outputs_1_1"   --->   Operation 111 'load' 'net_outputs_1_1_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (0.00ns)   --->   "%net_outputs_1_2_load = load i64 %net_outputs_1_2"   --->   Operation 112 'load' 'net_outputs_1_2_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_2_1_out, i64 %net_outputs_1_2_load"   --->   Operation 113 'write' 'write_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_1_1_out, i64 %net_outputs_1_1_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_0_1_out, i64 %net_outputs_1_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_35 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.13>
ST_36 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [backprop.c:4]   --->   Operation 102 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 103 [1/22] (6.28ns)   --->   "%net_outputs_1_4 = ddiv i64 %tmp_4, i64 %sum_reload_read" [backprop.c:12]   --->   Operation 103 'ddiv' 'net_outputs_1_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 104 [1/1] (0.84ns)   --->   "%store_ln12 = store i64 %net_outputs_1_4, i64 %net_outputs_1_1" [backprop.c:12]   --->   Operation 104 'store' 'store_ln12' <Predicate = (i_17 == 1)> <Delay = 0.84>
ST_36 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc9.i.split383" [backprop.c:12]   --->   Operation 105 'br' 'br_ln12' <Predicate = (i_17 == 1)> <Delay = 0.00>
ST_36 : Operation 106 [1/1] (0.84ns)   --->   "%store_ln12 = store i64 %net_outputs_1_4, i64 %net_outputs_1" [backprop.c:12]   --->   Operation 106 'store' 'store_ln12' <Predicate = (i_17 == 0)> <Delay = 0.84>
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc9.i.split383" [backprop.c:12]   --->   Operation 107 'br' 'br_ln12' <Predicate = (i_17 == 0)> <Delay = 0.00>
ST_36 : Operation 108 [1/1] (0.84ns)   --->   "%store_ln12 = store i64 %net_outputs_1_4, i64 %net_outputs_1_2" [backprop.c:12]   --->   Operation 108 'store' 'store_ln12' <Predicate = (i_17 != 0 & i_17 != 1)> <Delay = 0.84>
ST_36 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc9.i.split383" [backprop.c:12]   --->   Operation 109 'br' 'br_ln12' <Predicate = (i_17 != 0 & i_17 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_outputs_2_09]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_1_08]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_0_07]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_0_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_1_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activations3_2_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_outputs_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ net_outputs_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 0100000000000000000000000000000000000]
net_outputs_1                (alloca           ) [ 0111111111111111111111111111111111111]
net_outputs_1_1              (alloca           ) [ 0111111111111111111111111111111111111]
net_outputs_1_2              (alloca           ) [ 0111111111111111111111111111111111111]
sum_reload_read              (read             ) [ 0111111111111111111111111111111111111]
activations3_2_8_reload_read (read             ) [ 0000000000000000000000000000000000000]
activations3_1_8_reload_read (read             ) [ 0000000000000000000000000000000000000]
activations3_0_8_reload_read (read             ) [ 0000000000000000000000000000000000000]
net_outputs_0_07_read        (read             ) [ 0000000000000000000000000000000000000]
net_outputs_1_08_read        (read             ) [ 0000000000000000000000000000000000000]
net_outputs_2_09_read        (read             ) [ 0000000000000000000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000000000000000000]
store_ln0                    (store            ) [ 0000000000000000000000000000000000000]
br_ln0                       (br               ) [ 0000000000000000000000000000000000000]
i_17                         (load             ) [ 0111111111111111111111111111111111111]
specpipeline_ln0             (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln11                    (icmp             ) [ 0111111111111111111111111111111111110]
empty                        (speclooptripcount) [ 0000000000000000000000000000000000000]
add_ln11                     (add              ) [ 0000000000000000000000000000000000000]
br_ln11                      (br               ) [ 0000000000000000000000000000000000000]
tmp_8                        (mux              ) [ 0000000000000000000000000000000000000]
bitcast_ln12                 (bitcast          ) [ 0000000000000000000000000000000000000]
xor_ln12                     (xor              ) [ 0110000000000000000000000000000000000]
switch_ln12                  (switch           ) [ 0000000000000000000000000000000000000]
store_ln11                   (store            ) [ 0000000000000000000000000000000000000]
br_ln11                      (br               ) [ 0000000000000000000000000000000000000]
bitcast_ln12_1               (bitcast          ) [ 0101111111111110000000000000000000000]
tmp_4                        (dexp             ) [ 0100000000000001111111111111111111111]
specloopname_ln4             (specloopname     ) [ 0000000000000000000000000000000000000]
net_outputs_1_4              (ddiv             ) [ 0000000000000000000000000000000000000]
store_ln12                   (store            ) [ 0000000000000000000000000000000000000]
br_ln12                      (br               ) [ 0000000000000000000000000000000000000]
store_ln12                   (store            ) [ 0000000000000000000000000000000000000]
br_ln12                      (br               ) [ 0000000000000000000000000000000000000]
store_ln12                   (store            ) [ 0000000000000000000000000000000000000]
br_ln12                      (br               ) [ 0000000000000000000000000000000000000]
net_outputs_1_load           (load             ) [ 0000000000000000000000000000000000000]
net_outputs_1_1_load         (load             ) [ 0000000000000000000000000000000000000]
net_outputs_1_2_load         (load             ) [ 0000000000000000000000000000000000000]
write_ln0                    (write            ) [ 0000000000000000000000000000000000000]
write_ln0                    (write            ) [ 0000000000000000000000000000000000000]
write_ln0                    (write            ) [ 0000000000000000000000000000000000000]
ret_ln0                      (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_outputs_2_09">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_09"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_outputs_1_08">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_08"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_outputs_0_07">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_07"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activations3_0_8_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_0_8_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activations3_1_8_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_1_8_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activations3_2_8_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations3_2_8_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="net_outputs_2_1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="net_outputs_1_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="net_outputs_0_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="net_outputs_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="net_outputs_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="net_outputs_1_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="net_outputs_1_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="activations3_2_8_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_2_8_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="activations3_1_8_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_1_8_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="activations3_0_8_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activations3_0_8_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="net_outputs_0_07_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_0_07_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="net_outputs_1_08_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_1_08_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="net_outputs_2_09_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_2_09_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/35 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/35 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/35 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="14"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="net_outputs_1_4/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_17_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln11_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln11_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_8_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="64" slack="0"/>
<pin id="181" dir="0" index="3" bw="64" slack="0"/>
<pin id="182" dir="0" index="4" bw="2" slack="0"/>
<pin id="183" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="bitcast_ln12_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln12_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln11_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bitcast_ln12_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln12_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="35"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/36 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln12_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="35"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/36 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln12_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="35"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/36 "/>
</bind>
</comp>

<comp id="223" class="1004" name="net_outputs_1_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="34"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_1_load/35 "/>
</bind>
</comp>

<comp id="227" class="1004" name="net_outputs_1_1_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="34"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_1_1_load/35 "/>
</bind>
</comp>

<comp id="231" class="1004" name="net_outputs_1_2_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="34"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_outputs_1_2_load/35 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="net_outputs_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="net_outputs_1_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_1_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="net_outputs_1_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="net_outputs_1_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="sum_reload_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="14"/>
<pin id="265" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sum_reload_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_17_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="35"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln11_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="34"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="276" class="1005" name="xor_ln12_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln12 "/>
</bind>
</comp>

<comp id="281" class="1005" name="bitcast_ln12_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln12_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="106" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="100" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="88" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="82" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="76" pin="2"/><net_sink comp="177" pin=3"/></net>

<net id="188"><net_src comp="162" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="192"><net_src comp="177" pin="5"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="171" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="212"><net_src comp="133" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="133" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="133" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="54" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="245"><net_src comp="58" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="252"><net_src comp="62" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="259"><net_src comp="66" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="266"><net_src comp="70" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="271"><net_src comp="162" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="165" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="193" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="284"><net_src comp="204" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="289"><net_src comp="137" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: net_outputs_2_1_out | {35 }
	Port: net_outputs_1_1_out | {35 }
	Port: net_outputs_0_1_out | {35 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : net_outputs_2_09 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : net_outputs_1_08 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : net_outputs_0_07 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : activations3_0_8_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : activations3_1_8_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : activations3_2_8_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_11_2 : sum_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_17 : 1
		icmp_ln11 : 2
		add_ln11 : 2
		br_ln11 : 3
		tmp_8 : 2
		bitcast_ln12 : 3
		xor_ln12 : 4
		switch_ln12 : 2
		store_ln11 : 3
	State 2
		tmp_4 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 36
		store_ln12 : 1
		store_ln12 : 1
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   dexp   |                grp_fu_137               |    26   |   1122  |   2668  |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |             xor_ln12_fu_193             |    0    |    0    |    64   |
|----------|-----------------------------------------|---------|---------|---------|
|    mux   |               tmp_8_fu_177              |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln11_fu_171             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln11_fu_165            |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        sum_reload_read_read_fu_70       |    0    |    0    |    0    |
|          | activations3_2_8_reload_read_read_fu_76 |    0    |    0    |    0    |
|          | activations3_1_8_reload_read_read_fu_82 |    0    |    0    |    0    |
|   read   | activations3_0_8_reload_read_read_fu_88 |    0    |    0    |    0    |
|          |     net_outputs_0_07_read_read_fu_94    |    0    |    0    |    0    |
|          |    net_outputs_1_08_read_read_fu_100    |    0    |    0    |    0    |
|          |    net_outputs_2_09_read_read_fu_106    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_112         |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_119         |    0    |    0    |    0    |
|          |          write_ln0_write_fu_126         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   ddiv   |                grp_fu_133               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    26   |   1122  |   2763  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bitcast_ln12_1_reg_281|   64   |
|      i_17_reg_268     |    2   |
|       i_reg_235       |    2   |
|   icmp_ln11_reg_272   |    1   |
|net_outputs_1_1_reg_249|   64   |
|net_outputs_1_2_reg_256|   64   |
| net_outputs_1_reg_242 |   64   |
|sum_reload_read_reg_263|   64   |
|     tmp_4_reg_286     |   64   |
|    xor_ln12_reg_276   |   64   |
+-----------------------+--------+
|         Total         |   453  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p1  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  0.844  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1122  |  2763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   453  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    0   |  1575  |  2772  |
+-----------+--------+--------+--------+--------+
