\hypertarget{union_d_a_c___c_t_r_l_a___type}{}\doxysection{DAC\+\_\+\+CTRLA\+\_\+\+Type Union Reference}
\label{union_d_a_c___c_t_r_l_a___type}\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a22b2e72ef2e0397f663a058adbfbd835}{SWRST}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_ad05d4e8a7a5715904fba69a1ba984a99}{ENABLE}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_ab8245d52bd5762864ca80a7434a1b93c}{RUNSTDBY}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a7ff1c674cfc0be227d5add69996a86ba}{\_\_pad0\_\_}}:5\\
\} \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a0d5f6df3b91fab3fb2925290659b75e4}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type_a0f1f01ca12501f780f1536e526bc59a7}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a7ff1c674cfc0be227d5add69996a86ba}\label{union_d_a_c___c_t_r_l_a___type_a7ff1c674cfc0be227d5add69996a86ba}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t DAC\+\_\+\+CTRLA\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 7 Reserved ~\newline
 \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a0d5f6df3b91fab3fb2925290659b75e4}\label{union_d_a_c___c_t_r_l_a___type_a0d5f6df3b91fab3fb2925290659b75e4}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!bit@{bit}}
\index{bit@{bit}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  DAC\+\_\+\+CTRLA\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_ad05d4e8a7a5715904fba69a1ba984a99}\label{union_d_a_c___c_t_r_l_a___type_ad05d4e8a7a5715904fba69a1ba984a99}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!ENABLE@{ENABLE}}
\index{ENABLE@{ENABLE}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{ENABLE}{ENABLE}}
{\footnotesize\ttfamily uint8\+\_\+t DAC\+\_\+\+CTRLA\+\_\+\+Type\+::\+ENABLE}

bit\+: 1 Enable ~\newline
 \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a0f1f01ca12501f780f1536e526bc59a7}\label{union_d_a_c___c_t_r_l_a___type_a0f1f01ca12501f780f1536e526bc59a7}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!reg@{reg}}
\index{reg@{reg}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t DAC\+\_\+\+CTRLA\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_ab8245d52bd5762864ca80a7434a1b93c}\label{union_d_a_c___c_t_r_l_a___type_ab8245d52bd5762864ca80a7434a1b93c}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!RUNSTDBY@{RUNSTDBY}}
\index{RUNSTDBY@{RUNSTDBY}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{RUNSTDBY}{RUNSTDBY}}
{\footnotesize\ttfamily uint8\+\_\+t DAC\+\_\+\+CTRLA\+\_\+\+Type\+::\+RUNSTDBY}

bit\+: 2 Run in Standby ~\newline
 \mbox{\Hypertarget{union_d_a_c___c_t_r_l_a___type_a22b2e72ef2e0397f663a058adbfbd835}\label{union_d_a_c___c_t_r_l_a___type_a22b2e72ef2e0397f663a058adbfbd835}} 
\index{DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}!SWRST@{SWRST}}
\index{SWRST@{SWRST}!DAC\_CTRLA\_Type@{DAC\_CTRLA\_Type}}
\doxysubsubsection{\texorpdfstring{SWRST}{SWRST}}
{\footnotesize\ttfamily uint8\+\_\+t DAC\+\_\+\+CTRLA\+\_\+\+Type\+::\+SWRST}

bit\+: 0 Software Reset ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
