<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE ibis [
<!ELEMENT ibis (part, pin+)>
<!ELEMENT part EMPTY>
<!ELEMENT pin EMPTY>
<!ATTLIST part
  arch   CDATA #REQUIRED
  device CDATA #REQUIRED
  spg    CDATA #REQUIRED
  pkg    CDATA #REQUIRED>
<!ATTLIST pin
  nm     CDATA #REQUIRED
  no     CDATA #REQUIRED
  iostd  (LVTTL|SSTL3_I|LVCMOS33|LVCMOS25|SSTL2_I|LVCMOS18|LVCMOS15|HSTL_I|NA) "NA"
  sr     (SLOW|FAST|slow|fast) "SLOW"
  dir    (BIDIR|bidir|INPUT|input|OUTPUT|output) "BIDIR">
]>
<ibis><part arch="xbr" device="XC2C64A" pkg="VQ44" spg="-5"/><pin dir="input" iostd="LVCMOS18" nm="clk" no="1"/><pin dir="input" iostd="LVCMOS18" nm="fpga_done" no="2"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_rxf_n" no="29"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_gpio_0" no="23"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_clk" no="36"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;0&gt;" no="41"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;1&gt;" no="42"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;2&gt;" no="43"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;3&gt;" no="44"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;4&gt;" no="33"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;5&gt;" no="32"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;6&gt;" no="31"/><pin dir="input" iostd="LVCMOS18" nm="ftdi_data&lt;7&gt;" no="30"/><pin dir="output" iostd="LVCMOS18" nm="dbg" no="18" sr="fast"/><pin dir="output" iostd="LVCMOS18" nm="fpga_bl_clk" no="3" sr="fast"/><pin dir="output" iostd="LVCMOS18" nm="fpga_bl_data" no="5" sr="fast"/><pin dir="output" iostd="LVCMOS18" nm="fpga_program_b" no="8" sr="fast"/><pin dir="output" iostd="LVCMOS18" nm="ftdi_gpio_1" no="27" sr="fast"/><pin dir="output" iostd="LVCMOS18" nm="ftdi_rd_n" no="28" sr="fast"/></ibis>
