[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"dpopt_retain_datapath_connections":"false",
"driver_for_unloaded_hier_pins":"Z",
"fv_retain_carrysave_connections":"true",
"has_resized_timing_model":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_array_naming_style":"%s[%d]",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"false",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_convert_onebit_vector_to_scalar":"false",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_language":"v2001",
"hdl_latch_keep_feedback":"false",
"hdl_link_from_any_lib":"true",
"hdl_max_loop_limit":"4096",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_input_port_value":"0",
"hdl_unconnected_marking_done":"true",
"hdl_unconnected_value":"0",
"hdl_unconnected_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_preferred_architecture":"",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_vname_hier_separator":"/",
"hdl_zero_replicate_is_null":"true",
"init_hdl_search_path":"../rtl/",
"init_lib_search_path":"../lib/",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"",
"lib_search_path":"../lib/",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_seqs_name_concat_string":"_MB_",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"one_pass_formal_verification":"false",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_latches":"true",
"optimize_merge_flops":"true",
"optimize_merge_latches":"true",
"optimize_seq_x_to":"0",
"program_name":"Genus(TM) Synthesis Solution",
"program_version":"21.18-s082_1",
"ungroup_separator":"_",
"use_abstract_models":"false",
"wlec_no_save_in_db":"false",
"wlec_mapping_method_sensitive":"true",
"wlec_hdl_extract_macro_constraint":"false",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_alias_flow":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_dp_flowgraph":"true",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_auto_analyze":"true",
"wlec_cg_declone_hier_compare":"true",
"wlec_checkpoint":"",
"wlec_checkpoint_equations_only":"false",
"wlec_compare_threads":"4",
"wlec_composite_compare":"true",
"wlec_cut_point":"none",
"wlec_dft_constraint_file":"",
"wlec_flatten_model_lib_latch_fold":"false",
"wlec_flatten_model_lib_seq_redundant":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_gzip_fv_json":"false",
"wlec_hier_comp_threshold":"50",
"wlec_ignore_ovf":"false",
"wlec_no_dft_constraints":"false",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_low_power_analysis":"false",
"wlec_mapping_file_flow":"true",
"wlec_multithread_license_list":"",
"wlec_name_for_alias_flow":"original_name",
"wlec_ncprotect_keydb":"true",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_one_hot_mux":"false",
"wlec_parallel_threads":"4",
"wlec_post_add_notranslate_modules":"",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_name_mapping_flow":"false",
"wlec_rtl_names_flow":"false",
"wlec_disable_use_rtl_names":"false",
"wlec_rtl_top":"",
"wlec_run_hier_check_noneq":"false",
"wlec_set_cdn_synth_root":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"wlec_uniquify":"true",
"wlec_use_analyze_results":"true",
"wlec_use_check_equation":"false",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_use_smart_lec":"false",
"wlec_verbose":"false",
"wlec_write_cpf_lp_ec_flow":"true",
"wlec_write_lec_flow_auto_submit":"false",
"wlec_write_name_mapping_file":"false",
"wlec_hier_append_string":"",
"wlec_hier_compare_string":"",
"wlec_hier_prepend_string":"",
"wlec_enable_optimized_dynamic_flatten":"false",
"bus_naming_style":"%s[%d]",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"write_vlog_empty_module_for_black_box":"false",
"write_vlog_no_negative_index":"false",
"hdl_convert_case_dont_care_as_zero":"false",
"hdl_set_index_out_of_range_vals":"false",
"hdl_record_array_index_truncation_info":"true",
"wlec_auto_analyze_noseq_merge":"false",
"wlec_hier_function_pin_mapping":"false",
"wlec_black_box_ilm_modules":"false",
"wlec_common_ui_algo_fv_json":"false",
"retimed_modules":[],
"retimed_modules_arch_name":[],
"object":"/",
"type":"root"},
{"commit_cpf_done":"false",
"hdl_filelist":"{default -sv {SYNTHESIS} {rapid_pkg.sv} {../rtl/} {}} {default -sv {SYNTHESIS} {execute_logic.sv} {../rtl/} {}}",
"hdl_user_name":"execute_logic",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"state":"mapped",
"obsolete_state":"mapped",
"verification_directory":"fv/execute_logic",
"has_dp_shared_gint":"true",
"has_dp_rewrite_gint":"true",
"object":"/designs/execute_logic",
"type":"design"},
{"checkpoint_equation":"\"assign Z = $signed(A)+$signed(B); \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/add_164_37",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/add_signed",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = A+B; \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/add_120_34",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/add_unsigned_2",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = A+B; \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/add_131_46",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/add_unsigned_2_50",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = A+B+CI; \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/addinc_ADD_UNS_OP_2",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/add_unsigned_carry",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = $signed(A)>>>SH;\"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/sra_92_46",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"sub_arch":"barrel",
"object":"/designs/execute_logic/subdesigns/arith_shift_right_vlog_signed",
"type":"subdesign"},
{"checkpoint_equation":"\"assign GT = $signed(A)>$signed(B); assign LE = $signed(A)<=$signed(B); \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/lt_114_58_Y_gte_115_58",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/gt_leq_signed_510_1522",
"type":"subdesign"},
{"checkpoint_equation":"\"assign GT = A>B; assign LE = A<=B; \"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/lt_116_69_Y_lt_84_42_Y_gte_117_69",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/execute_logic/subdesigns/gt_leq_unsigned_1523",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = $signed(A)<<SH;\"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/sll_89_42",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"sub_arch":"barrel",
"object":"/designs/execute_logic/subdesigns/shift_left_vlog_signed",
"type":"subdesign"},
{"checkpoint_equation":"\"assign Z = $signed(A)>>SH;\"",
"logical_hier":"false",
"instances":"/designs/execute_logic/instances_hier/srl_91_68",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"sub_arch":"barrel",
"object":"/designs/execute_logic/subdesigns/shift_right_vlog_signed",
"type":"subdesign"},
{"files":"/home/net/ni581013/NG-ICDesign/Nicolas_Sayed/scratch/Synthesis/CounterExample/counter_design_database_45nm/synthesis/../lib//slow_vdd1v0_basicCells.lib",
"object":"/libraries/slow_vdd1v0",
"type":"library"},
{"boundary_change":"gobbled",
"object":"/designs/execute_logic/instances_hier/add_131_46/pins_out/Z[0]",
"type":"pin"},
{"boundary_change":"pushed opposite signal through 'lt_114_58_Y_gte_115_58/LE'",
"object":"/designs/execute_logic/instances_hier/lt_114_58_Y_gte_115_58/pins_out/GT",
"type":"pin"},
{"boundary_change":"pushed opposite signal through 'lt_116_69_Y_lt_84_42_Y_gte_117_69/LE'",
"object":"/designs/execute_logic/instances_hier/lt_116_69_Y_lt_84_42_Y_gte_117_69/pins_out/GT",
"type":"pin"},
{"boundary_change":"routed equal signal through 'sra_92_46/A[31]' around 'sra_92_46'",
"object":"/designs/execute_logic/instances_hier/sra_92_46/pins_out/Z[31]",
"type":"pin"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_pc_load_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/execute_logic/instances_seq/o_rd_output_reg[31]",
"type":"instance"},
{"index": "1", 
 "date": "Fri Jan 31 01:34:54 UTC 2025",
 "seconds": 1738287294.446075,
 "netlist": "fv/execute_logic/fv_map.v.gz", 
 "netlist_exists": "1", 
 "netlist_normalize": "/home/net/ni581013/NG-ICDesign/Nicolas_Sayed/scratch/Synthesis/CounterExample/counter_design_database_45nm/synthesis/fv/execute_logic/fv_map.v.gz", 
 "netlist_mtime": "1738287293", 
 "netlist_timestamp": "Fri Jan 31 01:34:53 UTC 2025", 
 "netlist_size": "24504", 
 "netlist_cksum": "3166891291", 
 "design_name": "execute_logic", 
 "synth_workdir": "/home/net/ni581013/NG-ICDesign/Nicolas_Sayed/scratch/Synthesis/CounterExample/counter_design_database_45nm/synthesis", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 0.9698739999999999 
 }
]
