<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'myFuncAccel/threshold' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:28.794+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'myFuncAccel/dim' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:28.784+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:28.777+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:28.270+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:28.162+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:47:5)" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:26.944+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:25.943+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:30:2" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:22.615+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40545 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;40695000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 40735 ns : File &quot;/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/myFuncAccel.autotb.v&quot; Line 465&#xA;run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:14 . Memory (MB): peak = 1334.199 ; gain = 0.000 ; free physical = 1383 ; free virtual = 6467&#xA;## quit" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:19.154+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40545 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:13.093+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40545 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:13.066+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40545 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:13.034+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40505 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:13.015+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40505 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.995+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40505 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.965+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40505 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.954+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40465 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.942+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40465 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.928+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40465 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.908+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40465 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.891+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.879+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.867+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.856+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 40425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.780+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 535 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:22:12.765+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 535 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.685+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 535 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.667+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 535 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.648+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.633+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.616+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.604+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 485 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.595+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.580+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.566+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.557+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 435 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.548+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.533+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.523+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.515+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 345 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:59.495+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fcmp_0_no_dsp_32.vhd:194]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg&#xA;Compiling package floating_point_v7_1_7.flt_utils&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module xil_defaultlib.Block_codeRepl50_pro&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture myfuncaccel_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fadd_3_full_dsp_32 [myfuncaccel_ap_fadd_3_full_dsp_3...]&#xA;Compiling module xil_defaultlib.myFuncAccel_fadd_32ns_32ns_32_5_...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture myfuncaccel_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fmul_2_max_dsp_32 [myfuncaccel_ap_fmul_2_max_dsp_32...]&#xA;Compiling module xil_defaultlib.myFuncAccel_fmul_32ns_32ns_32_4_...&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xA;Compiling architecture myfuncaccel_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fcmp_0_no_dsp_32 [myfuncaccel_ap_fcmp_0_no_dsp_32_...]&#xA;Compiling module xil_defaultlib.myFuncAccel_fcmp_32ns_32ns_1_1_1...&#xA;Compiling module xil_defaultlib.Loop_sizeLoop_proc&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg&#xA;Compiling module xil_defaultlib.fifo_w32_d2_A&#xA;Compiling module xil_defaultlib.myFuncAccel&#xA;Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000,WIDTH=32'...&#xA;Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000,WIDTH=32'...&#xA;Compiling module xil_defaultlib.AESL_autobus_data0&#xA;Compiling module xil_defaultlib.fifo(DEPTH=32'b0111110100000,WID...&#xA;Compiling module xil_defaultlib.AESL_autobus_data1&#xA;Compiling module xil_defaultlib.AESL_autobus_data2&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.apatb_myFuncAccel_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot myFuncAccel&#xA;&#xA;&#xA;****** Webtalk v2018.3 (64-bit)&#xA;  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018&#xA;  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHLS/algHLS/Optimazation_5/sim/verilog/xsim.dir/myFuncAccel/webtalk/xsim_webtalk.tcl -notrace" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:50.499+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:32.506+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:32.481+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fmul_2_max_dsp_32.vhd:195]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:32.443+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.405+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.398+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.162+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.156+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.143+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.125+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.110+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.093+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.086+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.075+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.061+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.054+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:31.043+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fadd_3_full_dsp_32.vhd:195]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:30.006+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:26.067+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:26.058+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.441+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.408+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.384+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.360+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.350+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.325+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.295+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.277+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.221+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.172+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.101+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:25.092+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:24.890+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:21:20.084+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-76] Bus port 'data2' has a depth of '4000'. Insufficient depth may result in simulation mismatch or freeze.&#xA;   Build using &quot;/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++&quot;&#xA;   Compiling apatb_myFuncAccel.cpp&#xA;   Compiling (apcc) myAccel.c_pre.c.tb.c" projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:57.937+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-76] Bus port 'data1' has a depth of '4000'. Insufficient depth may result in simulation mismatch or freeze." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:46.183+0200" type="Warning"/>
        <logs message="WARNING: [COSIM 212-76] Bus port 'data0' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze." projectName="algHLS" solutionName="Optimazation_5" date="2019-11-23T03:20:46.165+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
