{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.883884",
   "Default View_TopLeft":"1624,-19",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -100 -y 610 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -100 -y 430 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -100 -y 490 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -100 -y 520 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -100 -y 460 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -100 -y 550 -defaultsOSRD
preplace port vin2_23 -pg 1 -lvl 0 -x -100 -y 580 -defaultsOSRD
preplace port port-id_adl1_sck -pg 1 -lvl 13 -x 5050 -y 330 -defaultsOSRD
preplace port port-id_adl1_sdo -pg 1 -lvl 13 -x 5050 -y 300 -defaultsOSRD
preplace port port-id_adl1_cs -pg 1 -lvl 13 -x 5050 -y 360 -defaultsOSRD
preplace port port-id_adl1_sdi -pg 1 -lvl 12 -x 4860 -y -910 -defaultsOSRD -top
preplace port port-id_adl2_sdi -pg 1 -lvl 12 -x 4940 -y -910 -defaultsOSRD -top
preplace port port-id_adl2_sdo -pg 1 -lvl 13 -x 5050 -y 580 -defaultsOSRD
preplace port port-id_adl2_sck -pg 1 -lvl 13 -x 5050 -y 610 -defaultsOSRD
preplace port port-id_adl2_cs -pg 1 -lvl 13 -x 5050 -y 640 -defaultsOSRD
preplace port port-id_lmx_sdi -pg 1 -lvl 12 -x 4750 -y -910 -defaultsOSRD -top
preplace port port-id_lmx_sdo -pg 1 -lvl 13 -x 5050 -y 800 -defaultsOSRD
preplace port port-id_lmx_sck -pg 1 -lvl 13 -x 5050 -y 830 -defaultsOSRD
preplace port port-id_lmx_cs -pg 1 -lvl 13 -x 5050 -y 870 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 1 -x 600 -y 590 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 9 -x 3610 -y 500 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 7 -x 2830 -y 610 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 600 -y 1020 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 600 -y 870 -defaultsOSRD
preplace inst rst_clk_wiz_0_147M -pg 1 -lvl 6 -x 2430 -y 1150 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 10 -x 4090 -y 360 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 8 -x 3160 -y 650 -defaultsOSRD
preplace inst spi_adl_0 -pg 1 -lvl 11 -x 4490 -y 340 -defaultsOSRD
preplace inst spi_control_w_0 -pg 1 -lvl 12 -x 4860 -y 340 -defaultsOSRD
preplace inst spi_adl_1 -pg 1 -lvl 11 -x 4490 -y 610 -defaultsOSRD
preplace inst spi_control_w_1 -pg 1 -lvl 12 -x 4860 -y 620 -defaultsOSRD
preplace inst spi_lmx_0 -pg 1 -lvl 11 -x 4490 -y 860 -defaultsOSRD
preplace inst spi_control_w_2 -pg 1 -lvl 12 -x 4860 -y 850 -defaultsOSRD
preplace inst fir_0 -pg 1 -lvl 2 -x 1120 -y 750 -defaultsOSRD
preplace inst cordic_0 -pg 1 -lvl 3 -x 1610 -y -40 -defaultsOSRD
preplace inst fir_1 -pg 1 -lvl 2 -x 1120 -y -10 -defaultsOSRD
preplace inst fir_2 -pg 1 -lvl 2 -x 1120 -y 470 -defaultsOSRD
preplace inst fir_3 -pg 1 -lvl 2 -x 1120 -y 230 -defaultsOSRD
preplace inst cordic_1 -pg 1 -lvl 3 -x 1610 -y 140 -defaultsOSRD
preplace inst cordic_2 -pg 1 -lvl 3 -x 1610 -y 320 -defaultsOSRD
preplace inst cordic_3 -pg 1 -lvl 3 -x 1610 -y 500 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1850 -y -110 -defaultsOSRD
preplace inst coeff_calc_0 -pg 1 -lvl 5 -x 2090 -y 180 -defaultsOSRD
preplace netloc Net 1 0 12 390 360 870 600 1270 610 N 610 N 610 N 610 2650J 710 3000 510 3310 390 3930 590 4280 490 4670
preplace netloc adl1_sdi_1 1 11 1 4710 -890n
preplace netloc adl2_sdi_1 1 11 1 4720 -880n
preplace netloc clk_wiz_0_clk_out1 1 0 8 380 350 820 -150 1470 600 N 600 1940 600 2250 800 2610 720 3010
preplace netloc clk_wiz_0_locked 1 1 5 N 1030 N 1030 N 1030 N 1030 2230
preplace netloc lmx_sdi_1 1 11 1 4700 -900n
preplace netloc reset_rtl_1 1 1 5 NJ 890 N 890 N 890 N 890 2240
preplace netloc rst_clk_wiz_0_147M_peripheral_aresetn 1 1 7 980 -140 1440 630 N 630 1950 780 N 780 2640 730 3020J
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 0 12 420 1090 890 900 1310 810 N 810 N 810 N 810 2630J 790 NJ 790 3310J 760 3940 600 4290 460 4680
preplace netloc rst_ps8_0_99M_peripheral_reset 1 0 2 400 1100 780
preplace netloc spi_adl_0_command_out 1 11 1 4690 330n
preplace netloc spi_adl_0_trigger_out 1 11 1 4690 350n
preplace netloc spi_adl_1_command_out 1 11 1 4660 600n
preplace netloc spi_adl_1_trigger_out 1 11 1 4650 620n
preplace netloc spi_control_w_0_busy_out 1 10 3 4310 480 NJ 480 5020
preplace netloc spi_control_w_0_chip_clk_out 1 12 1 N 330
preplace netloc spi_control_w_0_chip_data_out 1 12 1 5030 300n
preplace netloc spi_control_w_0_chip_sel_out 1 12 1 5030 350n
preplace netloc spi_control_w_0_data_out 1 10 3 4320 450 NJ 450 5000
preplace netloc spi_control_w_0_data_valid_out 1 10 3 4330 470 NJ 470 5010
preplace netloc spi_control_w_1_busy_out 1 10 3 4330 730 NJ 730 5010
preplace netloc spi_control_w_1_chip_clk_out 1 12 1 N 610
preplace netloc spi_control_w_1_chip_data_out 1 12 1 5030 580n
preplace netloc spi_control_w_1_chip_sel_out 1 12 1 5030 630n
preplace netloc spi_control_w_1_data_out 1 10 3 4310 740 NJ 740 5000
preplace netloc spi_control_w_1_data_valid_out 1 10 3 4320 500 NJ 500 5000
preplace netloc spi_control_w_2_busy_out 1 10 3 4320 970 NJ 970 5020
preplace netloc spi_control_w_2_chip_clk_out 1 12 1 5030 830n
preplace netloc spi_control_w_2_chip_data_out 1 12 1 5030 800n
preplace netloc spi_control_w_2_chip_sel_out 1 12 1 5030 860n
preplace netloc spi_control_w_2_data_out 1 10 3 4300 990 NJ 990 5000
preplace netloc spi_control_w_2_data_valid_out 1 10 3 4310 980 NJ 980 5010
preplace netloc spi_lmx_0_command_out 1 11 1 N 850
preplace netloc spi_lmx_0_trigger_out 1 11 1 N 870
preplace netloc usp_rf_data_converter_0_clk_adc0 1 0 2 410 380 780J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 10 400 370 850J 610 1260 790 N 790 N 790 N 790 2620J 800 NJ 800 NJ 800 3910
preplace netloc xlconstant_0_dout 1 4 1 1940 -110n
preplace netloc adc0_clk_1 1 0 1 -60J 430n
preplace netloc adc2_clk_1 1 0 1 -70J 460n
preplace netloc axi_dma_0_M_AXI_S2MM 1 7 1 N 590
preplace netloc axi_smc_M00_AXI 1 8 1 3300 450n
preplace netloc fir_0_M00_AXIS 1 2 1 1460 460n
preplace netloc fir_1_M00_AXIS 1 2 1 1270 -80n
preplace netloc fir_2_M00_AXIS 1 2 1 1450 280n
preplace netloc fir_3_M00_AXIS 1 2 1 1270 100n
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 5 2660 780 NJ 780 NJ 780 NJ 780 4250
preplace netloc ps8_0_axi_periph_M01_AXI 1 10 1 4260 290n
preplace netloc ps8_0_axi_periph_M02_AXI 1 10 1 4270 360n
preplace netloc ps8_0_axi_periph_M03_AXI 1 10 1 4260 380n
preplace netloc ps8_0_axi_periph_M04_AXI 1 0 11 420 390 830 620 N 620 N 620 N 620 2230 770 NJ 770 NJ 770 NJ 770 NJ 770 4240
preplace netloc sysref_in_1 1 0 1 -80J 590n
preplace netloc usp_rf_data_converter_0_m00_axis 1 1 1 790 -80n
preplace netloc usp_rf_data_converter_0_m01_axis 1 1 1 800 -60n
preplace netloc usp_rf_data_converter_0_m02_axis 1 1 1 810 160n
preplace netloc usp_rf_data_converter_0_m03_axis 1 1 1 840 180n
preplace netloc usp_rf_data_converter_0_m20_axis 1 1 1 860 400n
preplace netloc usp_rf_data_converter_0_m21_axis 1 1 1 880 420n
preplace netloc usp_rf_data_converter_0_m22_axis 1 1 1 800 610n
preplace netloc usp_rf_data_converter_0_m23_axis 1 1 1 790 630n
preplace netloc vin0_01_1 1 0 1 -80J 490n
preplace netloc vin0_23_1 1 0 1 -80J 520n
preplace netloc vin2_01_1 1 0 1 NJ 550
preplace netloc vin2_23_1 1 0 1 -80J 570n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 9 1 3910 190n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 9 1 3920 210n
preplace netloc cordic_0_M00_AXIS 1 3 2 NJ -40 1930
preplace netloc cordic_1_M00_AXIS 1 3 2 1750J 70 1930
preplace netloc cordic_2_M00_AXIS 1 3 2 1760 80 NJ
preplace netloc cordic_3_M00_AXIS 1 3 2 1770 100 NJ
preplace netloc coeff_calc_0_M00_AXIS 1 5 2 NJ 180 2640
levelinfo -pg 1 -100 600 1120 1610 1850 2090 2430 2830 3160 3610 4090 4490 4860 5050
pagesize -pg 1 -db -bbox -sgen -220 -1010 5160 1380
"
}
{
   "da_axi4_cnt":"23",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"70",
   "da_rf_converter_usp_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
