// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Thu Apr  3 09:49:16 2025
// Host        : ogreOptiPlex running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ qdma_hbm_bd_qdma_0_0_stub.v
// Design      : qdma_hbm_bd_qdma_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcu55c-fsvh2892-2L-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "qdma_hbm_bd_qdma_0_0,qdma_hbm_bd_qdma_0_0_core_top,{}" *) (* CORE_GENERATION_INFO = "qdma_hbm_bd_qdma_0_0,qdma_hbm_bd_qdma_0_0_core_top,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=qdma,x_ipVersion=5.0,x_ipCoreRevision=12,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,PL_UPSTREAM_FACING=true,TL_LEGACY_MODE_ENABLE=false,PCIE_BLK_LOCN=6,PL_LINK_CAP_MAX_LINK_WIDTH=16,PL_LINK_CAP_MAX_LINK_SPEED=4,REF_CLK_FREQ=0,DRP_CLK_SEL=0,FREE_RUN_FREQ=0,AXI_ADDR_WIDTH=64,AXI_DATA_WIDTH=512,CORE_CLK_FREQ=2,PLL_TYPE=2,USER_CLK_FREQ=3,SILICON_REV=Pre-Production,PIPE_SIM=FALSE,EGW_IS_PARENT_IP=1,EXT_CH_GT_DRP=false,PCIE3_DRP=false,DEDICATE_PERST=false,SYS_RESET_POLARITY=0,MCAP_ENABLEMENT=NONE,EXT_STARTUP_PRIMITIVE=false,RBAR_ENABLE=FALSE,PF0_VENDOR_ID=0x10EE,PF0_DEVICE_ID=0x903F,PF0_REVISION_ID=0x00,PF0_SUBSYSTEM_VENDOR_ID=0x10EE,PF0_SUBSYSTEM_ID=0x0007,PF1_VENDOR_ID=0x10EE,PF1_DEVICE_ID=0x913F,PF1_REVISION_ID=0x00,PF1_SUBSYSTEM_VENDOR_ID=0x10EE,PF1_SUBSYSTEM_ID=0x0007,PF2_VENDOR_ID=0x10EE,PF2_DEVICE_ID=0x923F,PF2_REVISION_ID=0x00,PF2_SUBSYSTEM_VENDOR_ID=0x10EE,PF2_SUBSYSTEM_ID=0x0007,PF3_VENDOR_ID=0x10EE,PF3_DEVICE_ID=0x933F,PF3_REVISION_ID=0x00,PF3_SUBSYSTEM_VENDOR_ID=0x10EE,PF3_SUBSYSTEM_ID=0x0007,AXILITE_MASTER_APERTURE_SIZE=0x0D,AXILITE_MASTER_CONTROL=0x4,XDMA_APERTURE_SIZE=0x0D,XDMA_CONTROL=0x4,AXIST_BYPASS_APERTURE_SIZE=0x00,AXIST_BYPASS_CONTROL=0x0,PF0_INTERRUPT_PIN=0x1,PF1_INTERRUPT_PIN=001,PF2_INTERRUPT_PIN=001,PF3_INTERRUPT_PIN=001,PF0_MSI_CAP_MULTIMSGCAP=0,C_COMP_TIMEOUT=1,C_TIMEOUT0_SEL=0xE,C_TIMEOUT1_SEL=0xF,C_TIMEOUT_MULT=0x3,C_OLD_BRIDGE_TIMEOUT=0,SHARED_LOGIC=1,SHARED_LOGIC_CLK=false,SHARED_LOGIC_BOTH=false,SHARED_LOGIC_GTC=false,EN_TRANSCEIVER_STATUS_PORTS=FALSE,IS_BOARD_PROJECT=1,EN_GT_SELECTION=FALSE,SELECT_QUAD=GTY_Quad_227,ULTRASCALE=FALSE,ULTRASCALE_PLUS=TRUE,VERSAL=FALSE,V7_GEN3=FALSE,MSI_ENABLED=FALSE,RP_MSI_ENABLED=TRUE,DEV_PORT_TYPE=0,XDMA_AXI_INTF_MM=1,XDMA_PCIE_64BIT_EN=false,XDMA_AXILITE_MASTER=TRUE,XDMA_AXIST_BYPASS=FALSE,XDMA_RNUM_CHNL=4,XDMA_WNUM_CHNL=4,XDMA_AXILITE_SLAVE=FALSE,CSR_AXILITE_SLAVE=FALSE,XDMA_NUM_USR_IRQ=16,XDMA_RNUM_RIDS=32,XDMA_WNUM_RIDS=32,C_M_AXI_ID_WIDTH=4,C_AXIBAR_NUM=1,C_FAMILY=virtexuplusHBM,XDMA_NUM_PCIE_TAG=256,EN_AXI_MASTER_IF=FALSE,XDMA_DSC_BYPASS=FALSE,C_METERING_ON=1,RX_DETECT=0,C_ATS_ENABLE=FALSE,C_ATS_CAP_NEXTPTR=0x000,C_PR_CAP_NEXTPTR=0x000,C_PRI_ENABLE=FALSE,DSC_BYPASS_RD=0,DSC_BYPASS_WR=0,DSC_BYPASS_RD_OUT=0,DSC_BYPASS_WR_OUT=0,XDMA_STS_PORTS=FALSE,MSIX_ENABLED=TRUE,CFG_MGMT_IF=TRUE,RQ_SEQ_NUM_IGNORE=0,CFG_EXT_IF=FALSE,LEGACY_CFG_EXT_IF=FALSE,C_PARITY_PROP=0,EN_DEBUG_PORTS=FALSE,VU9P_BOARD=FALSE,ENABLE_JTAG_DBG=FALSE,ENABLE_IBERT=FALSE,MM_SLAVE_EN=0,DMA_EN=1,C_AXIBAR_0=0x0000000000000000,C_AXIBAR_1=0x0000000000000000,C_AXIBAR_2=0x0000000000000000,C_AXIBAR_3=0x0000000000000000,C_AXIBAR_4=0x0000000000000000,C_AXIBAR_5=0x0000000000000000,C_AXIBAR_HIGHADDR_0=0x0000000000000000,C_AXIBAR_HIGHADDR_1=0x0000000000000000,C_AXIBAR_HIGHADDR_2=0x0000000000000000,C_AXIBAR_HIGHADDR_3=0x0000000000000000,C_AXIBAR_HIGHADDR_4=0x0000000000000000,C_AXIBAR_HIGHADDR_5=0x0000000000000000,C_AXIBAR2PCIEBAR_0=0x0000000000000000,C_AXIBAR2PCIEBAR_1=0x0000000000000000,C_AXIBAR2PCIEBAR_2=0x0000000000000000,C_AXIBAR2PCIEBAR_3=0x0000000000000000,C_AXIBAR2PCIEBAR_4=0x0000000000000000,C_AXIBAR2PCIEBAR_5=0x0000000000000000,MINIMAL_DMA_EN=FALSE,EN_AXI_SLAVE_IF=TRUE,C_INCLUDE_BAROFFSET_REG=1,C_BASEADDR=0x00001000,C_HIGHADDR=0x00001FFF,C_S_AXI_ID_WIDTH=4,C_S_AXI_NUM_READ=32,C_M_AXI_NUM_READ=32,C_S_AXI_NUM_WRITE=32,C_M_AXI_NUM_WRITE=32,MSIX_IMPL_EXT=TRUE,AXI_ACLK_LOOPBACK=FALSE,PCIEBAR_NUM=6,PF0_BAR0_APERTURE_SIZE=0x0B,PF0_BAR1_APERTURE_SIZE=0x00,PF0_BAR2_APERTURE_SIZE=0x05,PF0_BAR3_APERTURE_SIZE=0x00,PF0_BAR4_APERTURE_SIZE=0x00,PF0_BAR5_APERTURE_SIZE=0x00,PF0_BAR6_APERTURE_SIZE=0x00,PF0_BAR0_CONTROL=0x6,PF0_BAR1_CONTROL=0x0,PF0_BAR2_CONTROL=0x6,PF0_BAR3_CONTROL=0x0,PF0_BAR4_CONTROL=0x0,PF0_BAR5_CONTROL=0x0,PF0_BAR6_CONTROL=0x0,PF0_SRIOV_BAR0_CONTROL=0x7,PF0_SRIOV_BAR1_CONTROL=0x0,PF0_SRIOV_BAR2_CONTROL=0x7,PF0_SRIOV_BAR3_CONTROL=0x0,PF0_SRIOV_BAR4_CONTROL=0x0,PF0_SRIOV_BAR5_CONTROL=0x0,PF0_ADDR_MASK=0x0000000000000FFF,PF1_ADDR_MASK=0x0000000000000FFF,PF2_ADDR_MASK=0x0000000000000FFF,PF3_ADDR_MASK=0x0000000000000FFF,PF0_VF_ADDR_MASK=0x0000000000000FFF,PF1_VF_ADDR_MASK=0x0000000000000FFF,PF2_VF_ADDR_MASK=0x0000000000000FFF,PF3_VF_ADDR_MASK=0x0000000000000FFF,C_PCIEBAR2AXIBAR_0=0x0000000000000000,C_PCIEBAR2AXIBAR_1=0x0000000000000000,C_PCIEBAR2AXIBAR_2=0x0000000000000000,C_PCIEBAR2AXIBAR_3=0x0000000000000000,C_PCIEBAR2AXIBAR_4=0x0000000000000000,C_PCIEBAR2AXIBAR_5=0x0000000000000000,C_PCIEBAR2AXIBAR_6=0000000000000000000000000000000000000000000000000000000000000000,PF1_BAR0_APERTURE_SIZE=00000000,PF1_BAR1_APERTURE_SIZE=00000000,PF1_BAR2_APERTURE_SIZE=00000000,PF1_BAR3_APERTURE_SIZE=00000000,PF1_BAR4_APERTURE_SIZE=00000000,PF1_BAR5_APERTURE_SIZE=00000000,PF1_BAR6_APERTURE_SIZE=00000000,PF1_BAR0_CONTROL=0x0,PF1_BAR1_CONTROL=0x0,PF1_BAR2_CONTROL=0x0,PF1_BAR3_CONTROL=0x0,PF1_BAR4_CONTROL=0x0,PF1_BAR5_CONTROL=0x0,PF1_BAR6_CONTROL=0x0,PF1_SRIOV_BAR0_CONTROL=0x0,PF1_SRIOV_BAR1_CONTROL=0x0,PF1_SRIOV_BAR2_CONTROL=0x0,PF1_SRIOV_BAR3_CONTROL=0x0,PF1_SRIOV_BAR4_CONTROL=0x0,PF1_SRIOV_BAR5_CONTROL=0x0,PF1_PCIEBAR2AXIBAR_0=0x0000000000000000,PF1_PCIEBAR2AXIBAR_1=0x0000000010000000,PF1_PCIEBAR2AXIBAR_2=0x0000000010000000,PF1_PCIEBAR2AXIBAR_3=0x0000000000000000,PF1_PCIEBAR2AXIBAR_4=0x0000000000000000,PF1_PCIEBAR2AXIBAR_5=0x0000000000000000,PF1_PCIEBAR2AXIBAR_6=0000000000000000000000000000000000000000000000000000000000000000,PF2_BAR0_APERTURE_SIZE=00000000,PF2_BAR1_APERTURE_SIZE=00000000,PF2_BAR2_APERTURE_SIZE=00000000,PF2_BAR3_APERTURE_SIZE=00000000,PF2_BAR4_APERTURE_SIZE=00000000,PF2_BAR5_APERTURE_SIZE=00000000,PF2_BAR6_APERTURE_SIZE=00000000,PF2_BAR0_CONTROL=0x0,PF2_BAR1_CONTROL=0x0,PF2_BAR2_CONTROL=0x0,PF2_BAR3_CONTROL=0x0,PF2_BAR4_CONTROL=0x0,PF2_BAR5_CONTROL=0x0,PF2_BAR6_CONTROL=0x0,PF2_SRIOV_BAR0_CONTROL=0x0,PF2_SRIOV_BAR1_CONTROL=0x0,PF2_SRIOV_BAR2_CONTROL=0x0,PF2_SRIOV_BAR3_CONTROL=0x0,PF2_SRIOV_BAR4_CONTROL=0x0,PF2_SRIOV_BAR5_CONTROL=0x0,PF2_PCIEBAR2AXIBAR_0=0x0000000000000000,PF2_PCIEBAR2AXIBAR_1=0x0000000020000000,PF2_PCIEBAR2AXIBAR_2=0x0000000020000000,PF2_PCIEBAR2AXIBAR_3=0x0000000000000000,PF2_PCIEBAR2AXIBAR_4=0x0000000000000000,PF2_PCIEBAR2AXIBAR_5=0x0000000000000000,PF2_PCIEBAR2AXIBAR_6=0000000000000000000000000000000000000000000000000000000000000000,PF3_BAR0_APERTURE_SIZE=00000000,PF3_BAR1_APERTURE_SIZE=00000000,PF3_BAR2_APERTURE_SIZE=00000000,PF3_BAR3_APERTURE_SIZE=00000000,PF3_BAR4_APERTURE_SIZE=00000000,PF3_BAR5_APERTURE_SIZE=00000000,PF3_BAR6_APERTURE_SIZE=00000000,PF3_BAR0_CONTROL=0x0,PF3_BAR1_CONTROL=0x0,PF3_BAR2_CONTROL=0x0,PF3_BAR3_CONTROL=0x0,PF3_BAR4_CONTROL=0x0,PF3_BAR5_CONTROL=0x0,PF3_BAR6_CONTROL=0x0,PF3_SRIOV_BAR0_CONTROL=0x0,PF3_SRIOV_BAR1_CONTROL=0x0,PF3_SRIOV_BAR2_CONTROL=0x0,PF3_SRIOV_BAR3_CONTROL=0x0,PF3_SRIOV_BAR4_CONTROL=0x0,PF3_SRIOV_BAR5_CONTROL=0x0,PF3_PCIEBAR2AXIBAR_0=0x0000000000000000,PF3_PCIEBAR2AXIBAR_1=0x0000000030000000,PF3_PCIEBAR2AXIBAR_2=0x0000000030000000,PF3_PCIEBAR2AXIBAR_3=0x0000000000000000,PF3_PCIEBAR2AXIBAR_4=0x0000000000000000,PF3_PCIEBAR2AXIBAR_5=0x0000000000000000,PF3_PCIEBAR2AXIBAR_6=0000000000000000000000000000000000000000000000000000000000000000,PF0_VF_BAR0_APERTURE_SIZE=00000000,PF0_VF_BAR1_APERTURE_SIZE=00000000,PF0_VF_BAR2_APERTURE_SIZE=00000000,PF0_VF_BAR3_APERTURE_SIZE=00000000,PF0_VF_BAR4_APERTURE_SIZE=00000000,PF0_VF_BAR5_APERTURE_SIZE=00000000,PF0_VF_BAR6_APERTURE_SIZE=0x00,PF1_VF_BAR0_APERTURE_SIZE=00000000,PF1_VF_BAR1_APERTURE_SIZE=00000000,PF1_VF_BAR2_APERTURE_SIZE=00000000,PF1_VF_BAR3_APERTURE_SIZE=00000000,PF1_VF_BAR4_APERTURE_SIZE=00000000,PF1_VF_BAR5_APERTURE_SIZE=00000000,PF1_VF_BAR6_APERTURE_SIZE=0x00,PF2_VF_BAR0_APERTURE_SIZE=00000000,PF2_VF_BAR1_APERTURE_SIZE=00000000,PF2_VF_BAR2_APERTURE_SIZE=00000000,PF2_VF_BAR3_APERTURE_SIZE=00000000,PF2_VF_BAR4_APERTURE_SIZE=00000000,PF2_VF_BAR5_APERTURE_SIZE=00000000,PF2_VF_BAR6_APERTURE_SIZE=0x00,PF3_VF_BAR0_APERTURE_SIZE=00000000,PF3_VF_BAR1_APERTURE_SIZE=00000000,PF3_VF_BAR2_APERTURE_SIZE=00000000,PF3_VF_BAR3_APERTURE_SIZE=00000000,PF3_VF_BAR4_APERTURE_SIZE=00000000,PF3_VF_BAR5_APERTURE_SIZE=00000000,PF3_VF_BAR6_APERTURE_SIZE=0x00,PF0_VF_PCIEBAR2AXIBAR_0=0x0000000000000000,PF0_VF_PCIEBAR2AXIBAR_1=0x0000000040000000,PF0_VF_PCIEBAR2AXIBAR_2=0x0000000040000000,PF0_VF_PCIEBAR2AXIBAR_3=0x0000000000000000,PF0_VF_PCIEBAR2AXIBAR_4=0x0000000000000000,PF0_VF_PCIEBAR2AXIBAR_5=0x0000000000000000,PF1_VF_PCIEBAR2AXIBAR_0=0x0000000000000000,PF1_VF_PCIEBAR2AXIBAR_1=0x0000000050000000,PF1_VF_PCIEBAR2AXIBAR_2=0x0000000050000000,PF1_VF_PCIEBAR2AXIBAR_3=0x0000000000000000,PF1_VF_PCIEBAR2AXIBAR_4=0x0000000000000000,PF1_VF_PCIEBAR2AXIBAR_5=0x0000000000000000,PF2_VF_PCIEBAR2AXIBAR_0=0x0000000000000000,PF2_VF_PCIEBAR2AXIBAR_1=0x0000000060000000,PF2_VF_PCIEBAR2AXIBAR_2=0x0000000060000000,PF2_VF_PCIEBAR2AXIBAR_3=0x0000000000000000,PF2_VF_PCIEBAR2AXIBAR_4=0x0000000000000000,PF2_VF_PCIEBAR2AXIBAR_5=0x0000000000000000,PF3_VF_PCIEBAR2AXIBAR_0=0x0000000000000000,PF3_VF_PCIEBAR2AXIBAR_1=0x0000000070000000,PF3_VF_PCIEBAR2AXIBAR_2=0x0000000070000000,PF3_VF_PCIEBAR2AXIBAR_3=0x0000000000000000,PF3_VF_PCIEBAR2AXIBAR_4=0x0000000000000000,PF3_VF_PCIEBAR2AXIBAR_5=0x0000000000000000,BARLITE1=1,BARLITE2=7,BARLITE_MB_PF0=0,BARLITE_MB_PF1=0,BARLITE_MB_PF2=0,BARLITE_MB_PF3=0,BARLITE_MSIX_PF0=000001,BARLITE_MSIX_PF1=000000,BARLITE_MSIX_PF2=000000,BARLITE_MSIX_PF3=000000,VCU118_BOARD=FALSE,SPLIT_DMA=FALSE,PIPE_LINE_STAGE=2,MULT_PF_DES=FALSE,xlnx_ref_board=AU55C,GTWIZ_IN_CORE=1,GTCOM_IN_CORE=2,INS_LOSS_PROFILE=Add-in_Card,FUNC_MODE=1,PF1_ENABLED=0,PF2_ENABLED=0,PF3_ENABLED=0,DMA_RESET_SOURCE_SEL=0,C_MSIX_INT_TABLE_EN=0,VU9P_TUL_EX=FALSE,XLNX_DDR_EX=FALSE,PCIE_BLK_TYPE=1,CCIX_ENABLE=FALSE,CCIX_DVSEC=FALSE,EXT_SYS_CLK_BUFG=FALSE,C_NUM_OF_SC=1,USR_IRQ_EXDES=FALSE,AXI_VIP_IN_EXDES=FALSE,XDMA_NON_INCREMENTAL_EXDES=FALSE,XDMA_ST_INFINITE_DESC_EXDES=FALSE,EXT_XVC_VSEC_ENABLE=FALSE,ACS_EXT_CAP_ENABLE=FALSE,EN_PCIE_DEBUG_PORTS=FALSE,MULTQ_EN=1,DMA_MM=1,DMA_ST=0,DMA_COMPLETION=0,C_PCIE_PFS_SUPPORTED=1,C_SRIOV_EN=0,BARLITE_EXT_PF0=0x04,BARLITE_EXT_PF1=000000,BARLITE_EXT_PF2=000000,BARLITE_EXT_PF3=000000,BARLITE_INT_PF0=000001,BARLITE_INT_PF1=000000,BARLITE_INT_PF2=000000,BARLITE_INT_PF3=000000,CSR_MODULE=1,NUM_VFS_PF0=4,NUM_VFS_PF1=4,NUM_VFS_PF2=4,NUM_VFS_PF3=4,FIRSTVF_OFFSET_PF0=1,FIRSTVF_OFFSET_PF1=4,FIRSTVF_OFFSET_PF2=7,FIRSTVF_OFFSET_PF3=10,VF_BARLITE_EXT_PF0=000000,VF_BARLITE_EXT_PF1=000000,VF_BARLITE_EXT_PF2=000000,VF_BARLITE_EXT_PF3=000000,VF_BARLITE_INT_PF0=000000,VF_BARLITE_INT_PF1=000000,VF_BARLITE_INT_PF2=000000,VF_BARLITE_INT_PF3=000000,C_C2H_NUM_CHNL=4,C_H2C_NUM_CHNL=4,H2C_XDMA_CHNL=0x01,C2H_XDMA_CHNL=0x01,AXISTEN_IF_ENABLE_MSG_ROUTE=0x1EFFF,ENABLE_MORE=FALSE,DISABLE_BRAM_PIPELINE=FALSE,DISABLE_EQ_SYNCHRONIZER=FALSE,C_ENABLE_RESOURCE_REDUCTION=FALSE,GEN4_EIEOS_0S7=TRUE,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_MAX_NUM_QUEUE=2048,DSC_BYPASS_RD_CSR=1,DSC_BYPASS_WR_CSR=1,ENABLE_ATS_SWITCH=FALSE,BRIDGE_BURST=FALSE,RQ_RCFG_EN=TRUE,DMA_MODE_EN=FALSE,FLR_ENABLE=FALSE,MAILBOX_ENABLE=FALSE,CFG_SPACE_ENABLE=FALSE,C_LAST_CORE_CAP_ADDR=0x100,C_VSEC_CAP_ADDR=0xE00,CMP_COL_REG_0=1,CMP_COL_REG_1=0,CMP_COL_REG_2=0,CMP_COL_REG_3=0,CMP_COL_REG_4=0,CMP_COL_REG_5=0,CMP_COL_REG_6=0,CMP_COL_REG_7=0,CMP_ERR_REG_0=2,CMP_ERR_REG_1=0,CMP_ERR_REG_2=0,CMP_ERR_REG_3=0,CMP_ERR_REG_4=0,CMP_ERR_REG_5=0,CMP_ERR_REG_6=0,CMP_ERR_REG_7=0,C2H_STREAM_CPL_DATA_SIZE=0,ARI_CAP_ENABLE=false,AXISTEN_IF_MSIX_RX_PARITY_EN=FALSE,PF0_MSIX_VECTORS=1,PF1_MSIX_VECTORS=8,PF2_MSIX_VECTORS=0,PF3_MSIX_VECTORS=0,ADV_INT_USR=FALSE,PCIE_ID_IF=FALSE,MDMA_PFCH_CACHE_DEPTH=16,WRB_COAL_MAX_BUF=16,ENABLE_ERROR_INJECTION=FALSE,ENABLE_AT_PORTS=FALSE,WRB_COAL_LOOP_FIX_DISABLE=0,USE_STANDARD_INTERFACES=TRUE,DMA_2RP=FALSE,VIRTIO_EN=FALSE,MHOST_EN=FALSE,ALF_CAP_ENABLE=FALSE,ASYNC_CLK_ENABLE=FALSE,SOFT_NIC=FALSE,VDM_EN=FALSE,C_M_AXIB_EN=FALSE,SOFT_NIC_BRIDGE=FALSE,USR_IRQ_XDMA_TYPE_INTERFACE=FALSE,C_DBG_EN=DEBUG_NONE,C_DSC_BYP_MODE=NONE,IEP_EN=FALSE,SHELL_BRIDGE=0,MSIX_PCIE_INTERNAL=0,C_AXIBAR_NOTRANSLATE=0,VERSAL_PART_TYPE=SXX,VERSAL_PART_TYPE_HXX=NVD,DATA_MOVER=FALSE,TANDEM_RFSOC=FALSE,PL_DISABLE_LANE_REVERSAL=TRUE,ENABLE_64BIT=TRUE}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "qdma_hbm_bd_qdma_0_0_core_top,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(sys_clk, sys_clk_gt, sys_rst_n, user_lnk_up, 
  pci_exp_txp, pci_exp_txn, pci_exp_rxp, pci_exp_rxn, axi_aclk, axi_aresetn, usr_irq_in_vld, 
  usr_irq_in_vec, usr_irq_in_fnc, usr_irq_out_ack, usr_irq_out_fail, tm_dsc_sts_vld, 
  tm_dsc_sts_port_id, tm_dsc_sts_qen, tm_dsc_sts_byp, tm_dsc_sts_dir, tm_dsc_sts_mm, 
  tm_dsc_sts_error, tm_dsc_sts_qid, tm_dsc_sts_avl, tm_dsc_sts_qinv, tm_dsc_sts_irq_arm, 
  tm_dsc_sts_rdy, tm_dsc_sts_pidx, dsc_crdt_in_crdt, dsc_crdt_in_qid, dsc_crdt_in_dir, 
  dsc_crdt_in_fence, dsc_crdt_in_vld, dsc_crdt_in_rdy, m_axi_awready, m_axi_wready, 
  m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, 
  m_axi_rlast, m_axi_rvalid, m_axi_awid, m_axi_awaddr, m_axi_awuser, m_axi_awlen, m_axi_awsize, 
  m_axi_awburst, m_axi_awprot, m_axi_awvalid, m_axi_awlock, m_axi_awcache, m_axi_wdata, 
  m_axi_wuser, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_bready, m_axi_arid, m_axi_araddr, 
  m_axi_aruser, m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arprot, m_axi_arvalid, 
  m_axi_arlock, m_axi_arcache, m_axi_rready, m_axil_awaddr, m_axil_awuser, m_axil_awprot, 
  m_axil_awvalid, m_axil_awready, m_axil_wdata, m_axil_wstrb, m_axil_wvalid, m_axil_wready, 
  m_axil_bvalid, m_axil_bresp, m_axil_bready, m_axil_araddr, m_axil_aruser, m_axil_arprot, 
  m_axil_arvalid, m_axil_arready, m_axil_rdata, m_axil_rresp, m_axil_rvalid, m_axil_rready, 
  soft_reset_n, phy_ready, qsts_out_op, qsts_out_data, qsts_out_port_id, qsts_out_qid, 
  qsts_out_vld, qsts_out_rdy)
/* synthesis syn_black_box black_box_pad_pin="sys_clk_gt,sys_rst_n,user_lnk_up,pci_exp_txp[15:0],pci_exp_txn[15:0],pci_exp_rxp[15:0],pci_exp_rxn[15:0],axi_aresetn,usr_irq_in_vld,usr_irq_in_vec[10:0],usr_irq_in_fnc[7:0],usr_irq_out_ack,usr_irq_out_fail,tm_dsc_sts_vld,tm_dsc_sts_port_id[2:0],tm_dsc_sts_qen,tm_dsc_sts_byp,tm_dsc_sts_dir,tm_dsc_sts_mm,tm_dsc_sts_error,tm_dsc_sts_qid[10:0],tm_dsc_sts_avl[15:0],tm_dsc_sts_qinv,tm_dsc_sts_irq_arm,tm_dsc_sts_rdy,tm_dsc_sts_pidx[15:0],dsc_crdt_in_crdt[15:0],dsc_crdt_in_qid[10:0],dsc_crdt_in_dir,dsc_crdt_in_fence,dsc_crdt_in_vld,dsc_crdt_in_rdy,m_axi_awready,m_axi_wready,m_axi_bid[3:0],m_axi_bresp[1:0],m_axi_bvalid,m_axi_arready,m_axi_rid[3:0],m_axi_rdata[511:0],m_axi_rresp[1:0],m_axi_rlast,m_axi_rvalid,m_axi_awid[3:0],m_axi_awaddr[63:0],m_axi_awuser[31:0],m_axi_awlen[7:0],m_axi_awsize[2:0],m_axi_awburst[1:0],m_axi_awprot[2:0],m_axi_awvalid,m_axi_awlock,m_axi_awcache[3:0],m_axi_wdata[511:0],m_axi_wuser[63:0],m_axi_wstrb[63:0],m_axi_wlast,m_axi_wvalid,m_axi_bready,m_axi_arid[3:0],m_axi_araddr[63:0],m_axi_aruser[31:0],m_axi_arlen[7:0],m_axi_arsize[2:0],m_axi_arburst[1:0],m_axi_arprot[2:0],m_axi_arvalid,m_axi_arlock,m_axi_arcache[3:0],m_axi_rready,m_axil_awaddr[31:0],m_axil_awuser[54:0],m_axil_awprot[2:0],m_axil_awvalid,m_axil_awready,m_axil_wdata[31:0],m_axil_wstrb[3:0],m_axil_wvalid,m_axil_wready,m_axil_bvalid,m_axil_bresp[1:0],m_axil_bready,m_axil_araddr[31:0],m_axil_aruser[54:0],m_axil_arprot[2:0],m_axil_arvalid,m_axil_arready,m_axil_rdata[31:0],m_axil_rresp[1:0],m_axil_rvalid,m_axil_rready,soft_reset_n,phy_ready,qsts_out_op[7:0],qsts_out_data[63:0],qsts_out_port_id[2:0],qsts_out_qid[12:0],qsts_out_vld,qsts_out_rdy" */
/* synthesis syn_force_seq_prim="sys_clk" */
/* synthesis syn_force_seq_prim="axi_aclk" */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.SYS_CLK CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.SYS_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN qdma_hbm_bd_qdma_clk, INSERT_VIP 0" *) input sys_clk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk_gt CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk_gt, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN qdma_hbm_bd_qdma_clk_gt, INSERT_VIP 0" *) input sys_clk_gt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.sys_rst_n, BOARD.ASSOCIATED_PARAM SYS_RST_N_BOARD_INTERFACE, TYPE PCIE_PERST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input sys_rst_n;
  output user_lnk_up;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_mgt txp" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pcie_mgt, BOARD.ASSOCIATED_PARAM PCIE_BOARD_INTERFACE" *) output [15:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_mgt txn" *) output [15:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_mgt rxp" *) input [15:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_mgt rxn" *) input [15:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.axi_aclk CLK" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.axi_aclk, ASSOCIATED_BUSIF M_AXI:M_AXI_LITE, ASSOCIATED_RESET axi_aresetn:axi_ctl_aresetn, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN qdma_hbm_bd_qdma_0_0_axi_aclk, INSERT_VIP 0" *) output axi_aclk /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.axi_aresetn RST" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:usr_irq:1.0 usr_irq valid" *) (* X_INTERFACE_MODE = "slave" *) input usr_irq_in_vld;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:usr_irq:1.0 usr_irq vec" *) input [10:0]usr_irq_in_vec;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:usr_irq:1.0 usr_irq fnc" *) input [7:0]usr_irq_in_fnc;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:usr_irq:1.0 usr_irq ack" *) output usr_irq_out_ack;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:usr_irq:1.0 usr_irq fail" *) output usr_irq_out_fail;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts valid" *) (* X_INTERFACE_MODE = "master" *) output tm_dsc_sts_vld;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts port_id" *) output [2:0]tm_dsc_sts_port_id;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts qen" *) output tm_dsc_sts_qen;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts byp" *) output tm_dsc_sts_byp;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts dir" *) output tm_dsc_sts_dir;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts mm" *) output tm_dsc_sts_mm;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts error" *) output tm_dsc_sts_error;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts qid" *) output [10:0]tm_dsc_sts_qid;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts avl" *) output [15:0]tm_dsc_sts_avl;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts qinv" *) output tm_dsc_sts_qinv;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts irq_arm" *) output tm_dsc_sts_irq_arm;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts rdy" *) input tm_dsc_sts_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:tm_dsc_sts:1.0 tm_dsc_sts pidx" *) output [15:0]tm_dsc_sts_pidx;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in crdt" *) (* X_INTERFACE_MODE = "slave" *) input [15:0]dsc_crdt_in_crdt;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in qid" *) input [10:0]dsc_crdt_in_qid;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in dir" *) input dsc_crdt_in_dir;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in fence" *) input dsc_crdt_in_fence;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in valid" *) input dsc_crdt_in_vld;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:dsc_crdt_in:1.0 dsc_crdt_in rdy" *) output dsc_crdt_in_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, FREQ_HZ 250000000, NUM_READ_OUTSTANDING 32, NUM_WRITE_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, SUPPORTS_NARROW_BURST 0, HAS_BURST 0, HAS_BURST.VALUE_SRC CONSTANT, DATA_WIDTH 512, PROTOCOL AXI4, ID_WIDTH 4, ADDR_WIDTH 64, AWUSER_WIDTH 32, ARUSER_WIDTH 32, WUSER_WIDTH 64, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN qdma_hbm_bd_qdma_0_0_axi_aclk, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [3:0]m_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [3:0]m_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [511:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) output [3:0]m_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [63:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [31:0]m_axi_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [511:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [63:0]m_axi_wuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [63:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [3:0]m_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [63:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [31:0]m_axi_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output m_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE AWADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI_LITE, FREQ_HZ 250000000, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 55, ARUSER_WIDTH 55, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN qdma_hbm_bd_qdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axil_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE AWUSER" *) output [54:0]m_axil_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE AWPROT" *) output [2:0]m_axil_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE AWVALID" *) output m_axil_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE AWREADY" *) input m_axil_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE WDATA" *) output [31:0]m_axil_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE WSTRB" *) output [3:0]m_axil_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE WVALID" *) output m_axil_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE WREADY" *) input m_axil_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE BVALID" *) input m_axil_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE BRESP" *) input [1:0]m_axil_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE BREADY" *) output m_axil_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE ARADDR" *) output [31:0]m_axil_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE ARUSER" *) output [54:0]m_axil_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE ARPROT" *) output [2:0]m_axil_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE ARVALID" *) output m_axil_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE ARREADY" *) input m_axil_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE RDATA" *) input [31:0]m_axil_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE RRESP" *) input [1:0]m_axil_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE RVALID" *) input m_axil_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI_LITE RREADY" *) output m_axil_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.soft_reset_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.soft_reset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input soft_reset_n;
  output phy_ready;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out op" *) (* X_INTERFACE_MODE = "master" *) output [7:0]qsts_out_op;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out data" *) output [63:0]qsts_out_data;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out port_id" *) output [2:0]qsts_out_port_id;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out qid" *) output [12:0]qsts_out_qid;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out vld" *) output qsts_out_vld;
  (* X_INTERFACE_INFO = "xilinx.com:display_eqdma:qsts_out:1.0 qsts_out rdy" *) input qsts_out_rdy;
endmodule
