Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 29 14:55:31 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file ST_TEST_wrapper_methodology_drc_routed.rpt -pb ST_TEST_wrapper_methodology_drc_routed.pb -rpx ST_TEST_wrapper_methodology_drc_routed.rpx
| Design       : ST_TEST_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 287
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-1  | Critical Warning | Invalid clock waveform on Clock Modifying Block    | 8          |
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block     | 8          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 3          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 8          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 8          |
| TIMING-8  | Critical Warning | No common period between related clocks            | 4          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 5          |
| TIMING-13 | Warning          | Timing paths ignored due to path segmentation      | 2          |
| TIMING-15 | Warning          | Large hold violation on inter-clock path           | 2          |
| TIMING-16 | Warning          | Large setup violation                              | 225        |
| TIMING-18 | Warning          | Missing input or output delay                      | 5          |
| XDCH-2    | Warning          | Same min and max delay values on IO port           | 2          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                  | 4          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-1#1 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk0 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {0 3.333}
Related violations: <none>

TIMING-1#2 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk112.5 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {2.083 5.417}
Related violations: <none>

TIMING-1#3 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk135 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {2.5 5.834}
Related violations: <none>

TIMING-1#4 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk157.5 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {2.917 6.25}
Related violations: <none>

TIMING-1#5 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk22.5 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {0.4167 3.75}
Related violations: <none>

TIMING-1#6 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk45 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {0.8334 4.167}
Related violations: <none>

TIMING-1#7 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk67.5 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {1.25 4.584}
Related violations: <none>

TIMING-1#8 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock clk90 specified at a MMCME2_ADV output ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 that does not match the CMB settings. The waveform of the clock is 6.667 {0 3.334}. The expected waveform is 6.667 {1.667 5}
Related violations: <none>

TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk0 is created on the output pin or net ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk112.5 is created on the output pin or net ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 of a Clock Modifying Block
Related violations: <none>

TIMING-3#3 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk135 is created on the output pin or net ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 of a Clock Modifying Block
Related violations: <none>

TIMING-3#4 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk157.5 is created on the output pin or net ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 of a Clock Modifying Block
Related violations: <none>

TIMING-3#5 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk22.5 is created on the output pin or net ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 of a Clock Modifying Block
Related violations: <none>

TIMING-3#6 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk45 is created on the output pin or net ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 of a Clock Modifying Block
Related violations: <none>

TIMING-3#7 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk67.5 is created on the output pin or net ST_TEST_i/clk_wiz_2/inst/mmcm_adv_inst/CLKOUT2 of a Clock Modifying Block
Related violations: <none>

TIMING-3#8 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk90 is created on the output pin or net ST_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 of a Clock Modifying Block
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ST_TEST_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ST_TEST_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock ST_TEST_i/clk_wiz_2/inst/clk_in1 is defined downstream of clock clk0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk0 and clk22.5 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk0] -to [get_clocks clk22.5]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk22.5 and clk0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk22.5] -to [get_clocks clk0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk45 and clk0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk45] -to [get_clocks clk0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk67.5 and clk0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk67.5] -to [get_clocks clk0]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk0]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk22.5 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk22.5]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk45 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk45]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk67.5 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk67.5]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk0 and clk22.5 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk0] -to [get_clocks clk22.5]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk22.5 and clk0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk22.5] -to [get_clocks clk0]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk45 and clk0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk45] -to [get_clocks clk0]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk67.5 and clk0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk67.5] -to [get_clocks clk0]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk0]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk22.5 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk22.5]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk45 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk45]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk67.5 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk67.5]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_fpga_0 and clk0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks clk_fpga_0 and clk22.5 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Critical Warning
No common period between related clocks  
The clocks clk_fpga_0 and clk45 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#4 Critical Warning
No common period between related clocks  
The clocks clk_fpga_0 and clk67.5 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ST_TEST_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin ST_TEST_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ST_TEST_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin ST_TEST_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#3 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock ST_TEST_i/clk_wiz_2/inst/clk_in1 is created on an inappropriate internal pin ST_TEST_i/clk_wiz_2/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/IDELAY_CTL_0/U0/ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst_TOP_AND, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst/RST, ST_TEST_i/IDELAY_CTL_0/U0/IDELAYCTRL_inst_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/SDDR_ST_0/U0/D0[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/SDDR_ST_0/U0/D0[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/SDDR_ST_0/U0/D0[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ST_TEST_i/SDDR_ST_0/U0/D0[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-13#1 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLK. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-13#2 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/CLKB. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 10.677 ns between DATA_PORTS[1] (clocked by clk0) and ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst/DDLY (clocked by clk22.5) that results in large hold timing violation(s) of -8.762 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 10.690 ns between DATA_PORTS[0] (clocked by clk0) and ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst/DDLY (clocked by clk0) that results in large hold timing violation(s) of -8.644 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.967 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.967 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[24]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.967 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[30]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.967 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.967 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[20]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[25]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[13]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[14]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[15]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[13]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[22]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[24]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[27]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[29]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[5]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D1_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.115 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[13]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.115 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[19]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.115 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D0_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.117 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[6]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[8]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[11]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[5]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[6]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[7]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.118 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[9]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.119 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[7]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.121 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[9]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[11]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[12]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[16]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[21]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[25]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[26]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[28]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D1_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[16]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[23]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[26]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[28]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[6]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[10]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[11]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[12]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[10]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[12]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[14]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[15]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[8]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.160 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG0_reg[5]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEBUG1_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.184 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[8]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[9]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D0_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D0_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D1_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D1_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[18]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[14]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[15]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[20]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[30]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D0_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D1_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[12]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[5]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[7]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.253 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[9]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[10]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[23]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[6]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[7]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.303 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.359 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.359 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[1]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.359 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D0_reg[4]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[17]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[31]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/CTIME_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/D0_reg[3]/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/armed_reg/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/waiting_reg/CE (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[0]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[11]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[13]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[16]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[8]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[2]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[10]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[12]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[14]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[2]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[4]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[5]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[7]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.575 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[9]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[21]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[23]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[26]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[28]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[6]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[0]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[4]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[15]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[24]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[30]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[31]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.698 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[3]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[17]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[1]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[20]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.707 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[25]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[18]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[19]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[22]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[27]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[29]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_CTIME_reg[3]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.719 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/b_D1_reg[1]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.806 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/SD_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.806 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_detector0_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.806 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_detector1_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.868 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[10]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.868 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[12]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.872 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DEAD_MODE_reg/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.872 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/DRDY_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/iwaiting_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[11]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[14]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.910 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[8]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[0]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[1]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[2]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[4]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[7]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.975 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[9]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.983 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[0]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.983 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[1]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.983 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.983 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[4]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/iarmed_reg/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[15]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[5]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.003 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[6]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.018 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[12]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.018 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[8]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.018 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[9]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.051 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[5]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.051 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[6]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.051 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[7]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.066 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[0]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[13]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[10]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[11]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[14]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.069 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[15]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.076 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[0]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.076 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[1]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.076 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[2]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.076 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[3]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.076 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f1_reg[4]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.090 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[2]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.090 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[3]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.099 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[3]/R (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/lT1_reg[3]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[1]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[4]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between ST_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/SDDR_ST_0/U0/pT1_reg[13]/S (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -6.087 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[3] (clocked by clk67.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -6.368 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[4] (clocked by clk67.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -6.580 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[0] (clocked by clk67.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -6.643 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[1] (clocked by clk45). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -6.765 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[3] (clocked by clk45). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -6.948 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[2] (clocked by clk45). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -7.061 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[4] (clocked by clk45). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -7.647 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_3/U0/IDELAYE2_inst/CNTVALUEIN[0] (clocked by clk45). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -7.699 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[2] (clocked by clk67.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -8.300 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[0] (clocked by clk22.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -8.657 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[4] (clocked by clk22.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -8.680 ns between ST_TEST_i/DELAY1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_2/U0/IDELAYE2_inst/CNTVALUEIN[1] (clocked by clk67.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -8.914 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[2] (clocked by clk22.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -8.947 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[3] (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -9.305 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[3] (clocked by clk22.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -9.329 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[0] (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -9.386 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_1/U0/IDELAYE2_inst/CNTVALUEIN[1] (clocked by clk22.5). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -9.442 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[2] (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -9.465 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[4] (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -9.490 ns between ST_TEST_i/DELAY0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C (clocked by clk_fpga_0) and ST_TEST_i/OS_ISERDES_0/U0/IDELAYE2_inst/CNTVALUEIN[1] (clocked by clk0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DATA_PORTS[1] relative to clock(s) clk22.5
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DATA_PORTS[2] relative to clock(s) clk22.5, clk45, clk67.5
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on DATA_PORTS[3] relative to clock(s) clk22.5, clk45, clk67.5
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on armed relative to clock(s) clk0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on waiting relative to clock(s) clk0
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.667 ns has been defined on port 'DATA_PORTS[0]' relative to clock clk0 for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk0] 1.667 [get_ports {{DATA_PORTS[0]} {DATA_PORTS[1]}}]
D:/SInglePhotons/Vivado Projects/REAL_OVERSAMPLE/REAL_OVERSAMPLE.srcs/constrs_1/new/PYNQ-Z1.xdc (Line: 40)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 1.667 ns has been defined on port 'DATA_PORTS[1]' relative to clock clk0 for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clk0] 1.667 [get_ports {{DATA_PORTS[0]} {DATA_PORTS[1]}}]
D:/SInglePhotons/Vivado Projects/REAL_OVERSAMPLE/REAL_OVERSAMPLE.srcs/constrs_1/new/PYNQ-Z1.xdc (Line: 40)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
ST_TEST_i/OS_ISERDES_0/U0/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
ST_TEST_i/OS_ISERDES_1/U0/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
ST_TEST_i/OS_ISERDES_2/U0/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
ST_TEST_i/OS_ISERDES_3/U0/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


