0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/andrea/Projects/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim/project_tb_func_synth.vhd,1597831826,vhdl,,,,project_reti_logiche,,,,,,,,
C:/Users/andrea/Projects/project_reti_logiche/project_reti_logiche.srcs/sim_2/new/tb_edge_cases.vhd,1597830901,vhdl,,,,project_tb,,,,,,,,
