TimeQuest Timing Analyzer report for S4PU-16
Wed Oct 10 01:37:26 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock'
 29. Fast Model Hold: 'clock'
 30. Fast Model Recovery: 'clock'
 31. Fast Model Removal: 'clock'
 32. Fast Model Minimum Pulse Width: 'clock'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Multicorner Timing Analysis Summary
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Progagation Delay
 45. Minimum Progagation Delay
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; S4PU-16.out.sdc ; OK     ; Wed Oct 10 01:37:25 2018 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 56.01 MHz ; 56.01 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.146 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 14.739 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.286 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 7.500 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.146 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 17.834     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.147 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.052     ; 17.837     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.149 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 17.831     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.150 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.052     ; 17.834     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.339 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.048     ; 17.649     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.342 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.048     ; 17.646     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.468 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.047     ; 17.521     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
; 2.471 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.047     ; 17.518     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.684 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.950      ;
; 0.804 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.850 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.117      ;
; 0.854 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.120      ;
; 0.951 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.217      ;
; 0.952 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.218      ;
; 1.018 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.284      ;
; 1.024 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.290      ;
; 1.027 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.293      ;
; 1.039 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.305      ;
; 1.187 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.453      ;
; 1.238 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.506      ;
; 1.258 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.524      ;
; 1.309 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.575      ;
; 1.310 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.576      ;
; 1.329 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.595      ;
; 1.380 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.646      ;
; 1.400 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.666      ;
; 1.406 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.672      ;
; 1.410 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.676      ;
; 1.413 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.679      ;
; 1.418 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.684      ;
; 1.450 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DECODE                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.716      ;
; 1.451 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.717      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.726      ;
; 1.467 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.728      ;
; 1.468 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.729      ;
; 1.471 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.737      ;
; 1.474 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.735      ;
; 1.477 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.743      ;
; 1.481 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.747      ;
; 1.484 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.750      ;
; 1.501 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.767      ;
; 1.528 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock        ; clock       ; 0.000        ; 0.055      ; 1.817      ;
; 1.542 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.808      ;
; 1.548 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.814      ;
; 1.552 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.818      ;
; 1.555 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.821      ;
; 1.580 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.056      ; 1.870      ;
; 1.613 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.879      ;
; 1.619 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.885      ;
; 1.626 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.892      ;
; 1.626 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.892      ;
; 1.635 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_1i81:auto_generated|ram_block1a16~porta_address_reg8                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 1.926      ;
; 1.636 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.902      ;
; 1.689 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 1.948      ;
; 1.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 1.949      ;
; 1.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 1.949      ;
; 1.690 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.956      ;
; 1.693 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 1.952      ;
; 1.697 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.963      ;
; 1.700 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.007     ; 1.959      ;
; 1.715 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.981      ;
; 1.718 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.984      ;
; 1.719 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.985      ;
; 1.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 2.005      ;
; 1.741 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 2.007      ;
; 1.761 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.027      ;
; 1.776 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.055      ; 2.065      ;
; 1.789 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                                                                                               ; clock        ; clock       ; 0.000        ; -0.005     ; 2.050      ;
; 1.797 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[12]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.063      ;
; 1.797 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.063      ;
; 1.808 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.055      ; 2.097      ;
; 1.817 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.083      ;
; 1.821 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 2.082      ;
; 1.826 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[12]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock        ; clock       ; 0.000        ; 0.042      ; 2.102      ;
; 1.839 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[4]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4                                                            ; clock        ; clock       ; 0.000        ; 0.056      ; 2.129      ;
; 1.839 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 2.105      ;
; 1.848 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                ; clock        ; clock       ; 0.000        ; -0.009     ; 2.105      ;
; 1.850 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                ; clock        ; clock       ; 0.000        ; -0.009     ; 2.107      ;
; 1.851 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                ; clock        ; clock       ; 0.000        ; -0.009     ; 2.108      ;
; 1.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.013     ; 2.105      ;
; 1.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                            ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                ; clock        ; clock       ; 0.000        ; -0.009     ; 2.109      ;
; 1.855 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[3]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.044      ; 2.133      ;
; 1.857 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_1i81:auto_generated|ram_block1a16~porta_address_reg8                                                         ; clock        ; clock       ; 0.000        ; 0.060      ; 2.151      ;
; 1.862 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 2.128      ;
; 1.865 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock        ; clock       ; 0.000        ; 0.050      ; 2.149      ;
; 1.868 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[14]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 2.122      ;
; 1.868 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[11]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 2.122      ;
; 1.869 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 2.123      ;
; 1.869 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[13]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 2.123      ;
; 1.870 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[12]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 2.124      ;
; 1.870 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.124      ;
; 1.873 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[11]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; 0.000        ; 0.055      ; 2.162      ;
; 1.876 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 2.142      ;
; 1.884 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.150      ;
; 1.891 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 2.157      ;
; 1.918 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[3]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.172      ;
; 1.918 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[5]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.172      ;
; 1.919 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.173      ;
; 1.920 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[4]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.174      ;
; 1.920 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.174      ;
; 1.921 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.175      ;
; 1.925 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[8]                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.012     ; 2.179      ;
; 1.949 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg8                                                            ; clock        ; clock       ; 0.000        ; 0.060      ; 2.243      ;
; 1.954 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8                                                             ; clock        ; clock       ; 0.000        ; 0.054      ; 2.242      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.009     ; 5.288      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 14.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.011     ; 5.286      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.042 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.988      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.122 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.011     ; 4.903      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.153 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.009     ; 4.874      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.207 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.823      ;
; 15.330 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; -0.012     ; 4.694      ;
; 15.330 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; -0.012     ; 4.694      ;
; 15.330 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; -0.012     ; 4.694      ;
; 15.330 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; -0.012     ; 4.694      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.375 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.659      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.411 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.619      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.492 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.538      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.535 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.495      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.566 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.002     ; 4.468      ;
; 15.631 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; -0.005     ; 4.400      ;
; 15.631 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; -0.005     ; 4.400      ;
; 15.631 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; -0.005     ; 4.400      ;
; 15.631 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; -0.005     ; 4.400      ;
; 15.644 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.386      ;
; 15.644 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.386      ;
; 15.644 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.386      ;
; 15.644 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 4.386      ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.286 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.545      ;
; 2.286 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.545      ;
; 2.286 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.545      ;
; 2.286 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.545      ;
; 2.734 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.005     ; 2.995      ;
; 2.734 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.005     ; 2.995      ;
; 2.734 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.005     ; 2.995      ;
; 2.734 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.005     ; 2.995      ;
; 3.145 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.404      ;
; 3.145 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.404      ;
; 3.145 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.404      ;
; 3.145 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.404      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.188 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.452      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.455      ;
; 3.242 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.497      ;
; 3.242 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.497      ;
; 3.242 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.497      ;
; 3.242 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.497      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.339 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.599      ;
; 3.461 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.716      ;
; 3.461 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.716      ;
; 3.461 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.716      ;
; 3.461 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.716      ;
; 3.593 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.005     ; 3.854      ;
; 3.593 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.005     ; 3.854      ;
; 3.593 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.005     ; 3.854      ;
; 3.593 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.005     ; 3.854      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.609 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 3.869      ;
; 3.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.866      ;
; 3.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.866      ;
; 3.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.866      ;
; 3.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 3.866      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.663 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 3.927      ;
; 3.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.009     ; 3.947      ;
; 3.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.009     ; 3.947      ;
; 3.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 3.947      ;
; 3.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.009     ; 3.947      ;
; 3.691 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.950      ;
; 3.691 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.950      ;
; 3.691 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.950      ;
; 3.691 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 3.950      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.758 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 4.022      ;
; 3.909 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.166      ;
; 3.909 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.166      ;
; 3.909 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.166      ;
; 3.909 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.009     ; 4.166      ;
; 3.914 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.014     ; 4.166      ;
; 3.914 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.014     ; 4.166      ;
; 3.914 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.014     ; 4.166      ;
; 3.914 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.014     ; 4.166      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
; 3.979 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 4.239      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; 8.506  ; 8.506  ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 16.047 ; 16.047 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 13.427 ; 13.427 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 13.494 ; 13.494 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 13.770 ; 13.770 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 12.593 ; 12.593 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 13.277 ; 13.277 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 13.276 ; 13.276 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 12.363 ; 12.363 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 12.926 ; 12.926 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 15.520 ; 15.520 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 15.404 ; 15.404 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 15.380 ; 15.380 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 15.917 ; 15.917 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 16.047 ; 16.047 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 12.045 ; 12.045 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 11.638 ; 11.638 ; Rise       ; clock           ;
; reset_n       ; clock      ; 8.020  ; 8.020  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -5.256 ; -5.256 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; -1.387 ; -1.387 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -5.734 ; -5.734 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -4.738 ; -4.738 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -5.244 ; -5.244 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -4.118 ; -4.118 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -4.988 ; -4.988 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -5.084 ; -5.084 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -4.728 ; -4.728 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -4.635 ; -4.635 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -4.639 ; -4.639 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -5.269 ; -5.269 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -5.153 ; -5.153 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -5.129 ; -5.129 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -5.666 ; -5.666 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -5.796 ; -5.796 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -1.794 ; -1.794 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; -1.387 ; -1.387 ; Rise       ; clock           ;
; reset_n       ; clock      ; -4.668 ; -4.668 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 19.161 ; 19.161 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 18.983 ; 18.983 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 18.283 ; 18.283 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 17.315 ; 17.315 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 18.548 ; 18.548 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 17.888 ; 17.888 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 18.591 ; 18.591 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 17.987 ; 17.987 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 19.161 ; 19.161 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 18.059 ; 18.059 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 14.793 ; 14.793 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 14.537 ; 14.537 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 15.942 ; 15.942 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 15.863 ; 15.863 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 15.935 ; 15.935 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 16.032 ; 16.032 ; Rise       ; clock           ;
; read           ; clock      ; 15.393 ; 15.393 ; Rise       ; clock           ;
; write          ; clock      ; 10.220 ; 10.220 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 13.121 ; 13.121 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 12.257 ; 12.257 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.290 ; 12.290 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.593 ; 11.593 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 11.404 ; 11.404 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 13.121 ; 13.121 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.369 ; 11.369 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 12.285 ; 12.285 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 12.320 ; 12.320 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.024 ; 11.024 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 10.599 ; 10.599 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 11.092 ; 11.092 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 12.829 ; 12.829 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 9.966  ; 9.966  ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.570 ; 10.570 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 8.901  ; 8.901  ; Rise       ; clock           ;
;  address[0]    ; clock      ; 10.649 ; 10.649 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 9.352  ; 9.352  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 8.996  ; 8.996  ; Rise       ; clock           ;
;  address[3]    ; clock      ; 9.636  ; 9.636  ; Rise       ; clock           ;
;  address[4]    ; clock      ; 9.593  ; 9.593  ; Rise       ; clock           ;
;  address[5]    ; clock      ; 9.433  ; 9.433  ; Rise       ; clock           ;
;  address[6]    ; clock      ; 9.122  ; 9.122  ; Rise       ; clock           ;
;  address[7]    ; clock      ; 9.173  ; 9.173  ; Rise       ; clock           ;
;  address[8]    ; clock      ; 8.967  ; 8.967  ; Rise       ; clock           ;
;  address[9]    ; clock      ; 9.157  ; 9.157  ; Rise       ; clock           ;
;  address[10]   ; clock      ; 8.901  ; 8.901  ; Rise       ; clock           ;
;  address[11]   ; clock      ; 9.800  ; 9.800  ; Rise       ; clock           ;
;  address[12]   ; clock      ; 9.302  ; 9.302  ; Rise       ; clock           ;
;  address[13]   ; clock      ; 9.709  ; 9.709  ; Rise       ; clock           ;
;  address[14]   ; clock      ; 9.653  ; 9.653  ; Rise       ; clock           ;
;  address[15]   ; clock      ; 9.677  ; 9.677  ; Rise       ; clock           ;
; read           ; clock      ; 8.597  ; 8.597  ; Rise       ; clock           ;
; write          ; clock      ; 8.885  ; 8.885  ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 9.966  ; 9.966  ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 12.257 ; 12.257 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.290 ; 12.290 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.593 ; 11.593 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 11.404 ; 11.404 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 13.121 ; 13.121 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.369 ; 11.369 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 12.285 ; 12.285 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 12.320 ; 12.320 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.024 ; 11.024 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 10.599 ; 10.599 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 11.092 ; 11.092 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 12.829 ; 12.829 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 9.966  ; 9.966  ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.570 ; 10.570 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 14.780 ; 14.780 ; 14.780 ; 14.780 ;
; readdata[1]  ; address[1]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; readdata[2]  ; address[2]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; readdata[3]  ; address[3]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; readdata[4]  ; address[4]  ; 13.867 ; 13.867 ; 13.867 ; 13.867 ;
; readdata[5]  ; address[5]  ; 14.203 ; 14.203 ; 14.203 ; 14.203 ;
; readdata[6]  ; address[6]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; readdata[7]  ; address[7]  ; 14.348 ; 14.348 ; 14.348 ; 14.348 ;
; readdata[8]  ; address[8]  ; 13.353 ; 13.353 ; 13.353 ; 13.353 ;
; readdata[9]  ; address[0]  ; 16.649 ; 16.649 ; 16.649 ; 16.649 ;
; readdata[9]  ; address[1]  ; 15.949 ; 15.949 ; 15.949 ; 15.949 ;
; readdata[9]  ; address[2]  ; 14.981 ; 14.981 ; 14.981 ; 14.981 ;
; readdata[9]  ; address[3]  ; 16.214 ; 16.214 ; 16.214 ; 16.214 ;
; readdata[9]  ; address[4]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; readdata[9]  ; address[5]  ; 16.257 ; 16.257 ; 16.257 ; 16.257 ;
; readdata[9]  ; address[6]  ; 15.653 ; 15.653 ; 15.653 ; 15.653 ;
; readdata[9]  ; address[7]  ; 16.827 ; 16.827 ; 16.827 ; 16.827 ;
; readdata[9]  ; address[8]  ; 15.725 ; 15.725 ; 15.725 ; 15.725 ;
; readdata[9]  ; address[9]  ; 12.459 ;        ;        ; 12.459 ;
; readdata[9]  ; address[10] ; 12.203 ; 12.203 ; 12.203 ; 12.203 ;
; readdata[9]  ; address[11] ; 13.608 ; 13.608 ; 13.608 ; 13.608 ;
; readdata[9]  ; address[12] ; 12.823 ; 12.823 ; 12.823 ; 12.823 ;
; readdata[9]  ; address[13] ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
; readdata[9]  ; address[14] ; 13.601 ; 13.601 ; 13.601 ; 13.601 ;
; readdata[9]  ; address[15] ; 13.698 ; 13.698 ; 13.698 ; 13.698 ;
; readdata[9]  ; read        ; 13.059 ; 13.059 ; 13.059 ; 13.059 ;
; readdata[10] ; address[0]  ; 16.533 ; 16.533 ; 16.533 ; 16.533 ;
; readdata[10] ; address[1]  ; 15.833 ; 15.833 ; 15.833 ; 15.833 ;
; readdata[10] ; address[2]  ; 14.865 ; 14.865 ; 14.865 ; 14.865 ;
; readdata[10] ; address[3]  ; 16.098 ; 16.098 ; 16.098 ; 16.098 ;
; readdata[10] ; address[4]  ; 15.438 ; 15.438 ; 15.438 ; 15.438 ;
; readdata[10] ; address[5]  ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; readdata[10] ; address[6]  ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; readdata[10] ; address[7]  ; 16.711 ; 16.711 ; 16.711 ; 16.711 ;
; readdata[10] ; address[8]  ; 15.609 ; 15.609 ; 15.609 ; 15.609 ;
; readdata[10] ; address[9]  ; 12.343 ;        ;        ; 12.343 ;
; readdata[10] ; address[10] ; 12.087 ; 12.087 ; 12.087 ; 12.087 ;
; readdata[10] ; address[11] ; 13.492 ; 13.492 ; 13.492 ; 13.492 ;
; readdata[10] ; address[12] ; 12.707 ; 12.707 ; 12.707 ; 12.707 ;
; readdata[10] ; address[13] ; 13.413 ; 13.413 ; 13.413 ; 13.413 ;
; readdata[10] ; address[14] ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; readdata[10] ; address[15] ; 13.582 ; 13.582 ; 13.582 ; 13.582 ;
; readdata[10] ; read        ; 12.943 ; 12.943 ; 12.943 ; 12.943 ;
; readdata[11] ; address[0]  ; 16.509 ; 16.509 ; 16.509 ; 16.509 ;
; readdata[11] ; address[1]  ; 15.809 ; 15.809 ; 15.809 ; 15.809 ;
; readdata[11] ; address[2]  ; 14.841 ; 14.841 ; 14.841 ; 14.841 ;
; readdata[11] ; address[3]  ; 16.074 ; 16.074 ; 16.074 ; 16.074 ;
; readdata[11] ; address[4]  ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; readdata[11] ; address[5]  ; 16.117 ; 16.117 ; 16.117 ; 16.117 ;
; readdata[11] ; address[6]  ; 15.513 ; 15.513 ; 15.513 ; 15.513 ;
; readdata[11] ; address[7]  ; 16.687 ; 16.687 ; 16.687 ; 16.687 ;
; readdata[11] ; address[8]  ; 15.585 ; 15.585 ; 15.585 ; 15.585 ;
; readdata[11] ; address[9]  ; 12.319 ;        ;        ; 12.319 ;
; readdata[11] ; address[10] ; 12.063 ; 12.063 ; 12.063 ; 12.063 ;
; readdata[11] ; address[11] ; 13.468 ; 13.468 ; 13.468 ; 13.468 ;
; readdata[11] ; address[12] ; 12.683 ; 12.683 ; 12.683 ; 12.683 ;
; readdata[11] ; address[13] ; 13.389 ; 13.389 ; 13.389 ; 13.389 ;
; readdata[11] ; address[14] ; 13.461 ; 13.461 ; 13.461 ; 13.461 ;
; readdata[11] ; address[15] ; 13.558 ; 13.558 ; 13.558 ; 13.558 ;
; readdata[11] ; read        ; 12.919 ; 12.919 ; 12.919 ; 12.919 ;
; readdata[12] ; address[0]  ; 17.046 ; 17.046 ; 17.046 ; 17.046 ;
; readdata[12] ; address[1]  ; 16.346 ; 16.346 ; 16.346 ; 16.346 ;
; readdata[12] ; address[2]  ; 15.378 ; 15.378 ; 15.378 ; 15.378 ;
; readdata[12] ; address[3]  ; 16.611 ; 16.611 ; 16.611 ; 16.611 ;
; readdata[12] ; address[4]  ; 15.951 ; 15.951 ; 15.951 ; 15.951 ;
; readdata[12] ; address[5]  ; 16.654 ; 16.654 ; 16.654 ; 16.654 ;
; readdata[12] ; address[6]  ; 16.050 ; 16.050 ; 16.050 ; 16.050 ;
; readdata[12] ; address[7]  ; 17.224 ; 17.224 ; 17.224 ; 17.224 ;
; readdata[12] ; address[8]  ; 16.122 ; 16.122 ; 16.122 ; 16.122 ;
; readdata[12] ; address[9]  ; 12.856 ;        ;        ; 12.856 ;
; readdata[12] ; address[10] ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; readdata[12] ; address[11] ; 14.005 ; 14.005 ; 14.005 ; 14.005 ;
; readdata[12] ; address[12] ; 13.220 ; 13.220 ; 13.220 ; 13.220 ;
; readdata[12] ; address[13] ; 13.926 ; 13.926 ; 13.926 ; 13.926 ;
; readdata[12] ; address[14] ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; readdata[12] ; address[15] ; 14.095 ; 14.095 ; 14.095 ; 14.095 ;
; readdata[12] ; read        ; 13.456 ; 13.456 ; 13.456 ; 13.456 ;
; readdata[13] ; address[0]  ; 17.176 ; 17.176 ; 17.176 ; 17.176 ;
; readdata[13] ; address[1]  ; 16.476 ; 16.476 ; 16.476 ; 16.476 ;
; readdata[13] ; address[2]  ; 15.508 ; 15.508 ; 15.508 ; 15.508 ;
; readdata[13] ; address[3]  ; 16.741 ; 16.741 ; 16.741 ; 16.741 ;
; readdata[13] ; address[4]  ; 16.081 ; 16.081 ; 16.081 ; 16.081 ;
; readdata[13] ; address[5]  ; 16.784 ; 16.784 ; 16.784 ; 16.784 ;
; readdata[13] ; address[6]  ; 16.180 ; 16.180 ; 16.180 ; 16.180 ;
; readdata[13] ; address[7]  ; 17.354 ; 17.354 ; 17.354 ; 17.354 ;
; readdata[13] ; address[8]  ; 16.252 ; 16.252 ; 16.252 ; 16.252 ;
; readdata[13] ; address[9]  ; 12.986 ;        ;        ; 12.986 ;
; readdata[13] ; address[10] ; 12.730 ; 12.730 ; 12.730 ; 12.730 ;
; readdata[13] ; address[11] ; 14.135 ; 14.135 ; 14.135 ; 14.135 ;
; readdata[13] ; address[12] ; 13.350 ; 13.350 ; 13.350 ; 13.350 ;
; readdata[13] ; address[13] ; 14.056 ; 14.056 ; 14.056 ; 14.056 ;
; readdata[13] ; address[14] ; 14.128 ; 14.128 ; 14.128 ; 14.128 ;
; readdata[13] ; address[15] ; 14.225 ; 14.225 ; 14.225 ; 14.225 ;
; readdata[13] ; read        ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; readdata[14] ; address[0]  ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; readdata[14] ; address[1]  ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; readdata[14] ; address[2]  ; 11.506 ; 11.506 ; 11.506 ; 11.506 ;
; readdata[14] ; address[3]  ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; readdata[14] ; address[4]  ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; readdata[14] ; address[5]  ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; readdata[14] ; address[6]  ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; readdata[14] ; address[7]  ; 13.352 ; 13.352 ; 13.352 ; 13.352 ;
; readdata[14] ; address[8]  ; 12.250 ; 12.250 ; 12.250 ; 12.250 ;
; readdata[14] ; address[9]  ; 8.984  ;        ;        ; 8.984  ;
; readdata[14] ; address[10] ; 8.728  ; 8.728  ; 8.728  ; 8.728  ;
; readdata[14] ; address[11] ; 10.133 ; 10.133 ; 10.133 ; 10.133 ;
; readdata[14] ; address[12] ; 9.348  ; 9.348  ; 9.348  ; 9.348  ;
; readdata[14] ; address[13] ; 10.054 ; 10.054 ; 10.054 ; 10.054 ;
; readdata[14] ; address[14] ; 10.126 ; 10.126 ; 10.126 ; 10.126 ;
; readdata[14] ; address[15] ; 10.223 ; 10.223 ; 10.223 ; 10.223 ;
; readdata[14] ; read        ; 9.584  ; 9.584  ; 9.584  ; 9.584  ;
; readdata[15] ; address[0]  ; 12.767 ; 12.767 ; 12.767 ; 12.767 ;
; readdata[15] ; address[1]  ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; readdata[15] ; address[2]  ; 11.099 ; 11.099 ; 11.099 ; 11.099 ;
; readdata[15] ; address[3]  ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; readdata[15] ; address[4]  ; 11.672 ; 11.672 ; 11.672 ; 11.672 ;
; readdata[15] ; address[5]  ; 12.375 ; 12.375 ; 12.375 ; 12.375 ;
; readdata[15] ; address[6]  ; 11.771 ; 11.771 ; 11.771 ; 11.771 ;
; readdata[15] ; address[7]  ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; readdata[15] ; address[8]  ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; readdata[15] ; address[9]  ; 8.577  ;        ;        ; 8.577  ;
; readdata[15] ; address[10] ; 8.321  ; 8.321  ; 8.321  ; 8.321  ;
; readdata[15] ; address[11] ; 9.726  ; 9.726  ; 9.726  ; 9.726  ;
; readdata[15] ; address[12] ; 8.941  ; 8.941  ; 8.941  ; 8.941  ;
; readdata[15] ; address[13] ; 9.647  ; 9.647  ; 9.647  ; 9.647  ;
; readdata[15] ; address[14] ; 9.719  ; 9.719  ; 9.719  ; 9.719  ;
; readdata[15] ; address[15] ; 9.816  ; 9.816  ; 9.816  ; 9.816  ;
; readdata[15] ; read        ; 9.177  ; 9.177  ; 9.177  ; 9.177  ;
+--------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 14.780 ; 14.780 ; 14.780 ; 14.780 ;
; readdata[1]  ; address[1]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; readdata[2]  ; address[2]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; readdata[3]  ; address[3]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; readdata[4]  ; address[4]  ; 13.867 ; 13.867 ; 13.867 ; 13.867 ;
; readdata[5]  ; address[5]  ; 14.203 ; 14.203 ; 14.203 ; 14.203 ;
; readdata[6]  ; address[6]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; readdata[7]  ; address[7]  ; 14.348 ; 14.348 ; 14.348 ; 14.348 ;
; readdata[8]  ; address[8]  ; 13.353 ; 13.353 ; 13.353 ; 13.353 ;
; readdata[9]  ; address[0]  ; 15.952 ; 15.952 ; 15.952 ; 15.952 ;
; readdata[9]  ; address[1]  ; 15.566 ; 15.566 ; 15.566 ; 15.566 ;
; readdata[9]  ; address[2]  ; 14.194 ; 14.194 ; 14.194 ; 14.194 ;
; readdata[9]  ; address[3]  ; 15.871 ; 15.871 ; 15.871 ; 15.871 ;
; readdata[9]  ; address[4]  ; 14.789 ; 14.789 ; 14.789 ; 14.789 ;
; readdata[9]  ; address[5]  ; 15.303 ; 15.303 ; 15.303 ; 15.303 ;
; readdata[9]  ; address[6]  ; 15.136 ; 15.136 ; 15.136 ; 15.136 ;
; readdata[9]  ; address[7]  ; 16.311 ; 16.311 ; 16.311 ; 16.311 ;
; readdata[9]  ; address[8]  ; 15.363 ; 15.363 ; 15.363 ; 15.363 ;
; readdata[9]  ; address[9]  ; 12.459 ;        ;        ; 12.459 ;
; readdata[9]  ; address[10] ; 12.203 ; 12.203 ; 12.203 ; 12.203 ;
; readdata[9]  ; address[11] ; 13.102 ; 13.102 ; 13.102 ; 13.102 ;
; readdata[9]  ; address[12] ; 12.604 ; 12.604 ; 12.604 ; 12.604 ;
; readdata[9]  ; address[13] ; 13.258 ; 13.258 ; 13.258 ; 13.258 ;
; readdata[9]  ; address[14] ; 13.192 ; 13.192 ; 13.192 ; 13.192 ;
; readdata[9]  ; address[15] ; 13.391 ; 13.391 ; 13.391 ; 13.391 ;
; readdata[9]  ; read        ; 11.899 ; 11.899 ; 11.899 ; 11.899 ;
; readdata[10] ; address[0]  ; 15.836 ; 15.836 ; 15.836 ; 15.836 ;
; readdata[10] ; address[1]  ; 15.450 ; 15.450 ; 15.450 ; 15.450 ;
; readdata[10] ; address[2]  ; 14.078 ; 14.078 ; 14.078 ; 14.078 ;
; readdata[10] ; address[3]  ; 15.755 ; 15.755 ; 15.755 ; 15.755 ;
; readdata[10] ; address[4]  ; 14.673 ; 14.673 ; 14.673 ; 14.673 ;
; readdata[10] ; address[5]  ; 15.187 ; 15.187 ; 15.187 ; 15.187 ;
; readdata[10] ; address[6]  ; 15.020 ; 15.020 ; 15.020 ; 15.020 ;
; readdata[10] ; address[7]  ; 16.195 ; 16.195 ; 16.195 ; 16.195 ;
; readdata[10] ; address[8]  ; 15.247 ; 15.247 ; 15.247 ; 15.247 ;
; readdata[10] ; address[9]  ; 12.343 ;        ;        ; 12.343 ;
; readdata[10] ; address[10] ; 12.087 ; 12.087 ; 12.087 ; 12.087 ;
; readdata[10] ; address[11] ; 12.986 ; 12.986 ; 12.986 ; 12.986 ;
; readdata[10] ; address[12] ; 12.488 ; 12.488 ; 12.488 ; 12.488 ;
; readdata[10] ; address[13] ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; readdata[10] ; address[14] ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; readdata[10] ; address[15] ; 13.275 ; 13.275 ; 13.275 ; 13.275 ;
; readdata[10] ; read        ; 11.783 ; 11.783 ; 11.783 ; 11.783 ;
; readdata[11] ; address[0]  ; 15.812 ; 15.812 ; 15.812 ; 15.812 ;
; readdata[11] ; address[1]  ; 15.426 ; 15.426 ; 15.426 ; 15.426 ;
; readdata[11] ; address[2]  ; 14.054 ; 14.054 ; 14.054 ; 14.054 ;
; readdata[11] ; address[3]  ; 15.731 ; 15.731 ; 15.731 ; 15.731 ;
; readdata[11] ; address[4]  ; 14.649 ; 14.649 ; 14.649 ; 14.649 ;
; readdata[11] ; address[5]  ; 15.163 ; 15.163 ; 15.163 ; 15.163 ;
; readdata[11] ; address[6]  ; 14.996 ; 14.996 ; 14.996 ; 14.996 ;
; readdata[11] ; address[7]  ; 16.171 ; 16.171 ; 16.171 ; 16.171 ;
; readdata[11] ; address[8]  ; 15.223 ; 15.223 ; 15.223 ; 15.223 ;
; readdata[11] ; address[9]  ; 12.319 ;        ;        ; 12.319 ;
; readdata[11] ; address[10] ; 12.063 ; 12.063 ; 12.063 ; 12.063 ;
; readdata[11] ; address[11] ; 12.962 ; 12.962 ; 12.962 ; 12.962 ;
; readdata[11] ; address[12] ; 12.464 ; 12.464 ; 12.464 ; 12.464 ;
; readdata[11] ; address[13] ; 13.118 ; 13.118 ; 13.118 ; 13.118 ;
; readdata[11] ; address[14] ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; readdata[11] ; address[15] ; 13.251 ; 13.251 ; 13.251 ; 13.251 ;
; readdata[11] ; read        ; 11.759 ; 11.759 ; 11.759 ; 11.759 ;
; readdata[12] ; address[0]  ; 16.349 ; 16.349 ; 16.349 ; 16.349 ;
; readdata[12] ; address[1]  ; 15.963 ; 15.963 ; 15.963 ; 15.963 ;
; readdata[12] ; address[2]  ; 14.591 ; 14.591 ; 14.591 ; 14.591 ;
; readdata[12] ; address[3]  ; 16.268 ; 16.268 ; 16.268 ; 16.268 ;
; readdata[12] ; address[4]  ; 15.186 ; 15.186 ; 15.186 ; 15.186 ;
; readdata[12] ; address[5]  ; 15.700 ; 15.700 ; 15.700 ; 15.700 ;
; readdata[12] ; address[6]  ; 15.533 ; 15.533 ; 15.533 ; 15.533 ;
; readdata[12] ; address[7]  ; 16.708 ; 16.708 ; 16.708 ; 16.708 ;
; readdata[12] ; address[8]  ; 15.760 ; 15.760 ; 15.760 ; 15.760 ;
; readdata[12] ; address[9]  ; 12.856 ;        ;        ; 12.856 ;
; readdata[12] ; address[10] ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; readdata[12] ; address[11] ; 13.499 ; 13.499 ; 13.499 ; 13.499 ;
; readdata[12] ; address[12] ; 13.001 ; 13.001 ; 13.001 ; 13.001 ;
; readdata[12] ; address[13] ; 13.655 ; 13.655 ; 13.655 ; 13.655 ;
; readdata[12] ; address[14] ; 13.589 ; 13.589 ; 13.589 ; 13.589 ;
; readdata[12] ; address[15] ; 13.788 ; 13.788 ; 13.788 ; 13.788 ;
; readdata[12] ; read        ; 12.296 ; 12.296 ; 12.296 ; 12.296 ;
; readdata[13] ; address[0]  ; 16.479 ; 16.479 ; 16.479 ; 16.479 ;
; readdata[13] ; address[1]  ; 16.093 ; 16.093 ; 16.093 ; 16.093 ;
; readdata[13] ; address[2]  ; 14.721 ; 14.721 ; 14.721 ; 14.721 ;
; readdata[13] ; address[3]  ; 16.398 ; 16.398 ; 16.398 ; 16.398 ;
; readdata[13] ; address[4]  ; 15.316 ; 15.316 ; 15.316 ; 15.316 ;
; readdata[13] ; address[5]  ; 15.830 ; 15.830 ; 15.830 ; 15.830 ;
; readdata[13] ; address[6]  ; 15.663 ; 15.663 ; 15.663 ; 15.663 ;
; readdata[13] ; address[7]  ; 16.838 ; 16.838 ; 16.838 ; 16.838 ;
; readdata[13] ; address[8]  ; 15.890 ; 15.890 ; 15.890 ; 15.890 ;
; readdata[13] ; address[9]  ; 12.986 ;        ;        ; 12.986 ;
; readdata[13] ; address[10] ; 12.730 ; 12.730 ; 12.730 ; 12.730 ;
; readdata[13] ; address[11] ; 13.629 ; 13.629 ; 13.629 ; 13.629 ;
; readdata[13] ; address[12] ; 13.131 ; 13.131 ; 13.131 ; 13.131 ;
; readdata[13] ; address[13] ; 13.785 ; 13.785 ; 13.785 ; 13.785 ;
; readdata[13] ; address[14] ; 13.719 ; 13.719 ; 13.719 ; 13.719 ;
; readdata[13] ; address[15] ; 13.918 ; 13.918 ; 13.918 ; 13.918 ;
; readdata[13] ; read        ; 12.426 ; 12.426 ; 12.426 ; 12.426 ;
; readdata[14] ; address[0]  ; 12.477 ; 12.477 ; 12.477 ; 12.477 ;
; readdata[14] ; address[1]  ; 12.091 ; 12.091 ; 12.091 ; 12.091 ;
; readdata[14] ; address[2]  ; 10.719 ; 10.719 ; 10.719 ; 10.719 ;
; readdata[14] ; address[3]  ; 12.396 ; 12.396 ; 12.396 ; 12.396 ;
; readdata[14] ; address[4]  ; 11.314 ; 11.314 ; 11.314 ; 11.314 ;
; readdata[14] ; address[5]  ; 11.828 ; 11.828 ; 11.828 ; 11.828 ;
; readdata[14] ; address[6]  ; 11.661 ; 11.661 ; 11.661 ; 11.661 ;
; readdata[14] ; address[7]  ; 12.836 ; 12.836 ; 12.836 ; 12.836 ;
; readdata[14] ; address[8]  ; 11.888 ; 11.888 ; 11.888 ; 11.888 ;
; readdata[14] ; address[9]  ; 8.984  ;        ;        ; 8.984  ;
; readdata[14] ; address[10] ; 8.728  ; 8.728  ; 8.728  ; 8.728  ;
; readdata[14] ; address[11] ; 9.627  ; 9.627  ; 9.627  ; 9.627  ;
; readdata[14] ; address[12] ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; readdata[14] ; address[13] ; 9.783  ; 9.783  ; 9.783  ; 9.783  ;
; readdata[14] ; address[14] ; 9.717  ; 9.717  ; 9.717  ; 9.717  ;
; readdata[14] ; address[15] ; 9.916  ; 9.916  ; 9.916  ; 9.916  ;
; readdata[14] ; read        ; 8.424  ; 8.424  ; 8.424  ; 8.424  ;
; readdata[15] ; address[0]  ; 12.070 ; 12.070 ; 12.070 ; 12.070 ;
; readdata[15] ; address[1]  ; 11.684 ; 11.684 ; 11.684 ; 11.684 ;
; readdata[15] ; address[2]  ; 10.312 ; 10.312 ; 10.312 ; 10.312 ;
; readdata[15] ; address[3]  ; 11.989 ; 11.989 ; 11.989 ; 11.989 ;
; readdata[15] ; address[4]  ; 10.907 ; 10.907 ; 10.907 ; 10.907 ;
; readdata[15] ; address[5]  ; 11.421 ; 11.421 ; 11.421 ; 11.421 ;
; readdata[15] ; address[6]  ; 11.254 ; 11.254 ; 11.254 ; 11.254 ;
; readdata[15] ; address[7]  ; 12.429 ; 12.429 ; 12.429 ; 12.429 ;
; readdata[15] ; address[8]  ; 11.481 ; 11.481 ; 11.481 ; 11.481 ;
; readdata[15] ; address[9]  ; 8.577  ;        ;        ; 8.577  ;
; readdata[15] ; address[10] ; 8.321  ; 8.321  ; 8.321  ; 8.321  ;
; readdata[15] ; address[11] ; 9.220  ; 9.220  ; 9.220  ; 9.220  ;
; readdata[15] ; address[12] ; 8.722  ; 8.722  ; 8.722  ; 8.722  ;
; readdata[15] ; address[13] ; 9.376  ; 9.376  ; 9.376  ; 9.376  ;
; readdata[15] ; address[14] ; 9.310  ; 9.310  ; 9.310  ; 9.310  ;
; readdata[15] ; address[15] ; 9.509  ; 9.509  ; 9.509  ; 9.509  ;
; readdata[15] ; read        ; 8.017  ; 8.017  ; 8.017  ; 8.017  ;
+--------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 11.509 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 17.496 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.167 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 7.500 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.509 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.057     ; 8.466      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.512 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.057     ; 8.463      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.528 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.061     ; 8.443      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.531 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.061     ; 8.440      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.615 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 8.361      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.618 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a45~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 8.358      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.636 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 8.343      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
; 11.639 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a63~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 8.340      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.318 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.470      ;
; 0.358 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.379 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.532      ;
; 0.428 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.580      ;
; 0.430 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.582      ;
; 0.450 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.602      ;
; 0.455 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.607      ;
; 0.456 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.608      ;
; 0.480 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.632      ;
; 0.496 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.519 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.531 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.554 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.566 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.589 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.742      ;
; 0.595 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.748      ;
; 0.601 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.624 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.777      ;
; 0.630 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.631 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.631 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.636 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.650 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.852      ;
; 0.660 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.812      ;
; 0.664 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DECODE                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.665 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.817      ;
; 0.666 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.818      ;
; 0.671 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.823      ;
; 0.672 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.870      ;
; 0.677 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_1i81:auto_generated|ram_block1a16~porta_address_reg8                                                         ; clock        ; clock       ; 0.000        ; 0.062      ; 0.877      ;
; 0.685 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.832      ;
; 0.686 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.833      ;
; 0.687 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.834      ;
; 0.691 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.838      ;
; 0.695 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.847      ;
; 0.701 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.853      ;
; 0.706 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.858      ;
; 0.713 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[11]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.864      ;
; 0.715 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.867      ;
; 0.730 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.882      ;
; 0.736 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.888      ;
; 0.752 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.753 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.754 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.755 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.763 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.961      ;
; 0.765 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.773 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.971      ;
; 0.781 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.006     ; 0.927      ;
; 0.788 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[6]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.792 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 0.937      ;
; 0.794 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 0.939      ;
; 0.794 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 0.939      ;
; 0.796 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                ; clock        ; clock       ; 0.000        ; -0.007     ; 0.941      ;
; 0.800 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[11]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.998      ;
; 0.801 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[12]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock        ; clock       ; 0.000        ; 0.047      ; 0.986      ;
; 0.804 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_1i81:auto_generated|ram_block1a16~porta_address_reg8                                                         ; clock        ; clock       ; 0.000        ; 0.065      ; 1.007      ;
; 0.811 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.963      ;
; 0.813 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock        ; clock       ; 0.000        ; 0.055      ; 1.006      ;
; 0.815 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[3]                                 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.002      ;
; 0.819 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[10]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.056      ; 1.013      ;
; 0.819 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.971      ;
; 0.820 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg8                                                            ; clock        ; clock       ; 0.000        ; 0.064      ; 1.022      ;
; 0.820 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.055      ; 1.013      ;
; 0.822 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[4]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4                                                            ; clock        ; clock       ; 0.000        ; 0.062      ; 1.022      ;
; 0.823 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.975      ;
; 0.824 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.825 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8                                                             ; clock        ; clock       ; 0.000        ; 0.058      ; 1.021      ;
; 0.825 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.050      ; 1.013      ;
; 0.825 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[12]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.050      ; 1.013      ;
; 0.826 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[10]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10                                                            ; clock        ; clock       ; 0.000        ; 0.067      ; 1.031      ;
; 0.826 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.978      ;
; 0.827 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.979      ;
; 0.827 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10                                                            ; clock        ; clock       ; 0.000        ; 0.066      ; 1.031      ;
; 0.829 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.046      ; 1.013      ;
; 0.832 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8                                                            ; clock        ; clock       ; 0.000        ; 0.066      ; 1.036      ;
; 0.832 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10                                                            ; clock        ; clock       ; 0.000        ; 0.061      ; 1.031      ;
; 0.832 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[12]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10                                                            ; clock        ; clock       ; 0.000        ; 0.061      ; 1.031      ;
; 0.836 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10                                                            ; clock        ; clock       ; 0.000        ; 0.057      ; 1.031      ;
; 0.847 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[10]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.049      ; 1.034      ;
; 0.848 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.048      ; 1.034      ;
; 0.849 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[10]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock        ; clock       ; 0.000        ; 0.052      ; 1.039      ;
; 0.850 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[8]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg8                                                            ; clock        ; clock       ; 0.000        ; 0.068      ; 1.056      ;
; 0.850 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[10]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 1.061      ;
; 0.851 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 1.061      ;
; 0.853 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[12]                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.004      ;
; 0.853 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.043      ; 1.034      ;
; 0.853 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[12]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10                                                           ; clock        ; clock       ; 0.000        ; 0.043      ; 1.034      ;
; 0.855 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[9]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.007      ;
; 0.856 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[10]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a61~porta_address_reg9                                                            ; clock        ; clock       ; 0.000        ; 0.056      ; 1.050      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.496 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.528      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.521 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.501      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.626 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.400      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.662 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.010     ; 2.360      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.673 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.008     ; 2.351      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.739 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.287      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; -0.011     ; 2.280      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; -0.011     ; 2.280      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; -0.011     ; 2.280      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; -0.011     ; 2.280      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.741 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.289      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.253      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.831 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.195      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.859 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.167      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.886 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.006     ; 2.140      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
; 17.899 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.002     ; 2.131      ;
+--------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.167 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.312      ;
; 1.167 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.312      ;
; 1.167 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.312      ;
; 1.167 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.312      ;
; 1.371 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.518      ;
; 1.371 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.518      ;
; 1.371 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.518      ;
; 1.371 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.518      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.526 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.676      ;
; 1.529 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.674      ;
; 1.529 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.674      ;
; 1.529 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.674      ;
; 1.529 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.674      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.538 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.688      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.757      ;
; 1.615 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.756      ;
; 1.615 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.756      ;
; 1.615 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.756      ;
; 1.615 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.756      ;
; 1.678 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.819      ;
; 1.678 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.819      ;
; 1.678 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.819      ;
; 1.678 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.819      ;
; 1.733 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.880      ;
; 1.733 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.880      ;
; 1.733 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.880      ;
; 1.733 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.005     ; 1.880      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.751 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 1.897      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.756 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.906      ;
; 1.762 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.903      ;
; 1.762 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.903      ;
; 1.762 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.903      ;
; 1.762 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.011     ; 1.903      ;
; 1.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.910      ;
; 1.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.910      ;
; 1.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.910      ;
; 1.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.007     ; 1.910      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.788 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.002     ; 1.938      ;
; 1.819 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.009     ; 1.962      ;
; 1.819 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.009     ; 1.962      ;
; 1.819 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 1.962      ;
; 1.819 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.009     ; 1.962      ;
; 1.882 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; -0.009     ; 2.025      ;
; 1.882 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; -0.009     ; 2.025      ;
; 1.882 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; -0.009     ; 2.025      ;
; 1.882 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; -0.009     ; 2.025      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.006     ; 2.038      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; -0.013     ; 2.031      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; -0.013     ; 2.031      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; -0.013     ; 2.031      ;
; 1.892 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; -0.013     ; 2.031      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; mode          ; clock      ; 4.180 ; 4.180 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 7.450 ; 7.450 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 6.257 ; 6.257 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 6.272 ; 6.272 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 6.395 ; 6.395 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 5.858 ; 5.858 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 6.217 ; 6.217 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 6.179 ; 6.179 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 6.153 ; 6.153 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 5.725 ; 5.725 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 7.214 ; 7.214 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 7.112 ; 7.112 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 7.108 ; 7.108 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 7.416 ; 7.416 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 7.450 ; 7.450 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 4.785 ; 4.785 ; Rise       ; clock           ;
; reset_n       ; clock      ; 3.922 ; 3.922 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -2.678 ; -2.678 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; -0.248 ; -0.248 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -2.429 ; -2.429 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -2.681 ; -2.681 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -2.169 ; -2.169 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -2.552 ; -2.552 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -2.630 ; -2.630 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -2.420 ; -2.420 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -2.404 ; -2.404 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -2.378 ; -2.378 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -2.677 ; -2.677 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -2.575 ; -2.575 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -2.571 ; -2.571 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -2.879 ; -2.879 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -0.458 ; -0.458 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; -0.248 ; -0.248 ; Rise       ; clock           ;
; reset_n       ; clock      ; -2.431 ; -2.431 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 9.995 ; 9.995 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 9.924 ; 9.924 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 9.597 ; 9.597 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 9.162 ; 9.162 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 9.724 ; 9.724 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 9.439 ; 9.439 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 9.717 ; 9.717 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 9.470 ; 9.470 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 9.995 ; 9.995 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 9.506 ; 9.506 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 8.027 ; 8.027 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 7.920 ; 7.920 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 8.432 ; 8.432 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 8.124 ; 8.124 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 8.453 ; 8.453 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 8.472 ; 8.472 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 8.529 ; 8.529 ; Rise       ; clock           ;
; read           ; clock      ; 8.263 ; 8.263 ; Rise       ; clock           ;
; write          ; clock      ; 5.415 ; 5.415 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 7.325 ; 7.325 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.954 ; 6.954 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 6.973 ; 6.973 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 6.582 ; 6.582 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 7.325 ; 7.325 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.532 ; 6.532 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 6.985 ; 6.985 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 7.076 ; 7.076 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.386 ; 6.386 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 7.155 ; 7.155 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 6.674 ; 6.674 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.785 ; 4.785 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 5.639 ; 5.639 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 5.041 ; 5.041 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 5.188 ; 5.188 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 5.105 ; 5.105 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 4.935 ; 4.935 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 4.966 ; 4.966 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 4.860 ; 4.860 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 4.892 ; 4.892 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 4.785 ; 4.785 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 5.096 ; 5.096 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 4.891 ; 4.891 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 5.170 ; 5.170 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 5.154 ; 5.154 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 5.180 ; 5.180 ; Rise       ; clock           ;
; read           ; clock      ; 4.616 ; 4.616 ; Rise       ; clock           ;
; write          ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.954 ; 6.954 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 6.973 ; 6.973 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 6.582 ; 6.582 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 7.325 ; 7.325 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.532 ; 6.532 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 6.985 ; 6.985 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 7.076 ; 7.076 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.386 ; 6.386 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 7.155 ; 7.155 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 6.674 ; 6.674 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 7.781 ; 7.781 ; 7.781 ; 7.781 ;
; readdata[1]  ; address[1]  ; 7.378 ; 7.378 ; 7.378 ; 7.378 ;
; readdata[2]  ; address[2]  ; 7.219 ; 7.219 ; 7.219 ; 7.219 ;
; readdata[3]  ; address[3]  ; 7.415 ; 7.415 ; 7.415 ; 7.415 ;
; readdata[4]  ; address[4]  ; 7.379 ; 7.379 ; 7.379 ; 7.379 ;
; readdata[5]  ; address[5]  ; 7.528 ; 7.528 ; 7.528 ; 7.528 ;
; readdata[6]  ; address[6]  ; 7.200 ; 7.200 ; 7.200 ; 7.200 ;
; readdata[7]  ; address[7]  ; 7.568 ; 7.568 ; 7.568 ; 7.568 ;
; readdata[8]  ; address[8]  ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; readdata[9]  ; address[0]  ; 8.647 ; 8.647 ; 8.647 ; 8.647 ;
; readdata[9]  ; address[1]  ; 8.320 ; 8.320 ; 8.320 ; 8.320 ;
; readdata[9]  ; address[2]  ; 7.885 ; 7.885 ; 7.885 ; 7.885 ;
; readdata[9]  ; address[3]  ; 8.447 ; 8.447 ; 8.447 ; 8.447 ;
; readdata[9]  ; address[4]  ; 8.162 ; 8.162 ; 8.162 ; 8.162 ;
; readdata[9]  ; address[5]  ; 8.440 ; 8.440 ; 8.440 ; 8.440 ;
; readdata[9]  ; address[6]  ; 8.193 ; 8.193 ; 8.193 ; 8.193 ;
; readdata[9]  ; address[7]  ; 8.718 ; 8.718 ; 8.718 ; 8.718 ;
; readdata[9]  ; address[8]  ; 8.229 ; 8.229 ; 8.229 ; 8.229 ;
; readdata[9]  ; address[9]  ; 6.750 ;       ;       ; 6.750 ;
; readdata[9]  ; address[10] ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; readdata[9]  ; address[11] ; 7.155 ; 7.155 ; 7.155 ; 7.155 ;
; readdata[9]  ; address[12] ; 6.847 ; 6.847 ; 6.847 ; 6.847 ;
; readdata[9]  ; address[13] ; 7.176 ; 7.176 ; 7.176 ; 7.176 ;
; readdata[9]  ; address[14] ; 7.195 ; 7.195 ; 7.195 ; 7.195 ;
; readdata[9]  ; address[15] ; 7.252 ; 7.252 ; 7.252 ; 7.252 ;
; readdata[9]  ; read        ; 6.986 ; 6.986 ; 6.986 ; 6.986 ;
; readdata[10] ; address[0]  ; 8.545 ; 8.545 ; 8.545 ; 8.545 ;
; readdata[10] ; address[1]  ; 8.218 ; 8.218 ; 8.218 ; 8.218 ;
; readdata[10] ; address[2]  ; 7.783 ; 7.783 ; 7.783 ; 7.783 ;
; readdata[10] ; address[3]  ; 8.345 ; 8.345 ; 8.345 ; 8.345 ;
; readdata[10] ; address[4]  ; 8.060 ; 8.060 ; 8.060 ; 8.060 ;
; readdata[10] ; address[5]  ; 8.338 ; 8.338 ; 8.338 ; 8.338 ;
; readdata[10] ; address[6]  ; 8.091 ; 8.091 ; 8.091 ; 8.091 ;
; readdata[10] ; address[7]  ; 8.616 ; 8.616 ; 8.616 ; 8.616 ;
; readdata[10] ; address[8]  ; 8.127 ; 8.127 ; 8.127 ; 8.127 ;
; readdata[10] ; address[9]  ; 6.648 ;       ;       ; 6.648 ;
; readdata[10] ; address[10] ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; readdata[10] ; address[11] ; 7.053 ; 7.053 ; 7.053 ; 7.053 ;
; readdata[10] ; address[12] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; readdata[10] ; address[13] ; 7.074 ; 7.074 ; 7.074 ; 7.074 ;
; readdata[10] ; address[14] ; 7.093 ; 7.093 ; 7.093 ; 7.093 ;
; readdata[10] ; address[15] ; 7.150 ; 7.150 ; 7.150 ; 7.150 ;
; readdata[10] ; read        ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; readdata[11] ; address[0]  ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; readdata[11] ; address[1]  ; 8.214 ; 8.214 ; 8.214 ; 8.214 ;
; readdata[11] ; address[2]  ; 7.779 ; 7.779 ; 7.779 ; 7.779 ;
; readdata[11] ; address[3]  ; 8.341 ; 8.341 ; 8.341 ; 8.341 ;
; readdata[11] ; address[4]  ; 8.056 ; 8.056 ; 8.056 ; 8.056 ;
; readdata[11] ; address[5]  ; 8.334 ; 8.334 ; 8.334 ; 8.334 ;
; readdata[11] ; address[6]  ; 8.087 ; 8.087 ; 8.087 ; 8.087 ;
; readdata[11] ; address[7]  ; 8.612 ; 8.612 ; 8.612 ; 8.612 ;
; readdata[11] ; address[8]  ; 8.123 ; 8.123 ; 8.123 ; 8.123 ;
; readdata[11] ; address[9]  ; 6.644 ;       ;       ; 6.644 ;
; readdata[11] ; address[10] ; 6.537 ; 6.537 ; 6.537 ; 6.537 ;
; readdata[11] ; address[11] ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; readdata[11] ; address[12] ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; readdata[11] ; address[13] ; 7.070 ; 7.070 ; 7.070 ; 7.070 ;
; readdata[11] ; address[14] ; 7.089 ; 7.089 ; 7.089 ; 7.089 ;
; readdata[11] ; address[15] ; 7.146 ; 7.146 ; 7.146 ; 7.146 ;
; readdata[11] ; read        ; 6.880 ; 6.880 ; 6.880 ; 6.880 ;
; readdata[12] ; address[0]  ; 8.849 ; 8.849 ; 8.849 ; 8.849 ;
; readdata[12] ; address[1]  ; 8.522 ; 8.522 ; 8.522 ; 8.522 ;
; readdata[12] ; address[2]  ; 8.087 ; 8.087 ; 8.087 ; 8.087 ;
; readdata[12] ; address[3]  ; 8.649 ; 8.649 ; 8.649 ; 8.649 ;
; readdata[12] ; address[4]  ; 8.364 ; 8.364 ; 8.364 ; 8.364 ;
; readdata[12] ; address[5]  ; 8.642 ; 8.642 ; 8.642 ; 8.642 ;
; readdata[12] ; address[6]  ; 8.395 ; 8.395 ; 8.395 ; 8.395 ;
; readdata[12] ; address[7]  ; 8.920 ; 8.920 ; 8.920 ; 8.920 ;
; readdata[12] ; address[8]  ; 8.431 ; 8.431 ; 8.431 ; 8.431 ;
; readdata[12] ; address[9]  ; 6.952 ;       ;       ; 6.952 ;
; readdata[12] ; address[10] ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; readdata[12] ; address[11] ; 7.357 ; 7.357 ; 7.357 ; 7.357 ;
; readdata[12] ; address[12] ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; readdata[12] ; address[13] ; 7.378 ; 7.378 ; 7.378 ; 7.378 ;
; readdata[12] ; address[14] ; 7.397 ; 7.397 ; 7.397 ; 7.397 ;
; readdata[12] ; address[15] ; 7.454 ; 7.454 ; 7.454 ; 7.454 ;
; readdata[12] ; read        ; 7.188 ; 7.188 ; 7.188 ; 7.188 ;
; readdata[13] ; address[0]  ; 8.883 ; 8.883 ; 8.883 ; 8.883 ;
; readdata[13] ; address[1]  ; 8.556 ; 8.556 ; 8.556 ; 8.556 ;
; readdata[13] ; address[2]  ; 8.121 ; 8.121 ; 8.121 ; 8.121 ;
; readdata[13] ; address[3]  ; 8.683 ; 8.683 ; 8.683 ; 8.683 ;
; readdata[13] ; address[4]  ; 8.398 ; 8.398 ; 8.398 ; 8.398 ;
; readdata[13] ; address[5]  ; 8.676 ; 8.676 ; 8.676 ; 8.676 ;
; readdata[13] ; address[6]  ; 8.429 ; 8.429 ; 8.429 ; 8.429 ;
; readdata[13] ; address[7]  ; 8.954 ; 8.954 ; 8.954 ; 8.954 ;
; readdata[13] ; address[8]  ; 8.465 ; 8.465 ; 8.465 ; 8.465 ;
; readdata[13] ; address[9]  ; 6.986 ;       ;       ; 6.986 ;
; readdata[13] ; address[10] ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; readdata[13] ; address[11] ; 7.391 ; 7.391 ; 7.391 ; 7.391 ;
; readdata[13] ; address[12] ; 7.083 ; 7.083 ; 7.083 ; 7.083 ;
; readdata[13] ; address[13] ; 7.412 ; 7.412 ; 7.412 ; 7.412 ;
; readdata[13] ; address[14] ; 7.431 ; 7.431 ; 7.431 ; 7.431 ;
; readdata[13] ; address[15] ; 7.488 ; 7.488 ; 7.488 ; 7.488 ;
; readdata[13] ; read        ; 7.222 ; 7.222 ; 7.222 ; 7.222 ;
; readdata[14] ; address[0]  ; 6.428 ; 6.428 ; 6.428 ; 6.428 ;
; readdata[14] ; address[1]  ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; readdata[14] ; address[2]  ; 5.666 ; 5.666 ; 5.666 ; 5.666 ;
; readdata[14] ; address[3]  ; 6.228 ; 6.228 ; 6.228 ; 6.228 ;
; readdata[14] ; address[4]  ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; readdata[14] ; address[5]  ; 6.221 ; 6.221 ; 6.221 ; 6.221 ;
; readdata[14] ; address[6]  ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; readdata[14] ; address[7]  ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; readdata[14] ; address[8]  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; readdata[14] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[14] ; address[10] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; readdata[14] ; address[11] ; 4.936 ; 4.936 ; 4.936 ; 4.936 ;
; readdata[14] ; address[12] ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; readdata[14] ; address[13] ; 4.957 ; 4.957 ; 4.957 ; 4.957 ;
; readdata[14] ; address[14] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; readdata[14] ; address[15] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; readdata[14] ; read        ; 4.767 ; 4.767 ; 4.767 ; 4.767 ;
; readdata[15] ; address[0]  ; 6.218 ; 6.218 ; 6.218 ; 6.218 ;
; readdata[15] ; address[1]  ; 5.891 ; 5.891 ; 5.891 ; 5.891 ;
; readdata[15] ; address[2]  ; 5.456 ; 5.456 ; 5.456 ; 5.456 ;
; readdata[15] ; address[3]  ; 6.018 ; 6.018 ; 6.018 ; 6.018 ;
; readdata[15] ; address[4]  ; 5.733 ; 5.733 ; 5.733 ; 5.733 ;
; readdata[15] ; address[5]  ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; readdata[15] ; address[6]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; readdata[15] ; address[7]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; readdata[15] ; address[8]  ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; readdata[15] ; address[9]  ; 4.321 ;       ;       ; 4.321 ;
; readdata[15] ; address[10] ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; readdata[15] ; address[11] ; 4.726 ; 4.726 ; 4.726 ; 4.726 ;
; readdata[15] ; address[12] ; 4.418 ; 4.418 ; 4.418 ; 4.418 ;
; readdata[15] ; address[13] ; 4.747 ; 4.747 ; 4.747 ; 4.747 ;
; readdata[15] ; address[14] ; 4.766 ; 4.766 ; 4.766 ; 4.766 ;
; readdata[15] ; address[15] ; 4.823 ; 4.823 ; 4.823 ; 4.823 ;
; readdata[15] ; read        ; 4.557 ; 4.557 ; 4.557 ; 4.557 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 7.781 ; 7.781 ; 7.781 ; 7.781 ;
; readdata[1]  ; address[1]  ; 7.378 ; 7.378 ; 7.378 ; 7.378 ;
; readdata[2]  ; address[2]  ; 7.219 ; 7.219 ; 7.219 ; 7.219 ;
; readdata[3]  ; address[3]  ; 7.415 ; 7.415 ; 7.415 ; 7.415 ;
; readdata[4]  ; address[4]  ; 7.379 ; 7.379 ; 7.379 ; 7.379 ;
; readdata[5]  ; address[5]  ; 7.528 ; 7.528 ; 7.528 ; 7.528 ;
; readdata[6]  ; address[6]  ; 7.200 ; 7.200 ; 7.200 ; 7.200 ;
; readdata[7]  ; address[7]  ; 7.568 ; 7.568 ; 7.568 ; 7.568 ;
; readdata[8]  ; address[8]  ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; readdata[9]  ; address[0]  ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; readdata[9]  ; address[1]  ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; readdata[9]  ; address[2]  ; 7.556 ; 7.556 ; 7.556 ; 7.556 ;
; readdata[9]  ; address[3]  ; 8.301 ; 8.301 ; 8.301 ; 8.301 ;
; readdata[9]  ; address[4]  ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; readdata[9]  ; address[5]  ; 8.038 ; 8.038 ; 8.038 ; 8.038 ;
; readdata[9]  ; address[6]  ; 7.967 ; 7.967 ; 7.967 ; 7.967 ;
; readdata[9]  ; address[7]  ; 8.495 ; 8.495 ; 8.495 ; 8.495 ;
; readdata[9]  ; address[8]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; readdata[9]  ; address[9]  ; 6.750 ;       ;       ; 6.750 ;
; readdata[9]  ; address[10] ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; readdata[9]  ; address[11] ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; readdata[9]  ; address[12] ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; readdata[9]  ; address[13] ; 7.052 ; 7.052 ; 7.052 ; 7.052 ;
; readdata[9]  ; address[14] ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; readdata[9]  ; address[15] ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; readdata[9]  ; read        ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; readdata[10] ; address[0]  ; 8.240 ; 8.240 ; 8.240 ; 8.240 ;
; readdata[10] ; address[1]  ; 8.049 ; 8.049 ; 8.049 ; 8.049 ;
; readdata[10] ; address[2]  ; 7.454 ; 7.454 ; 7.454 ; 7.454 ;
; readdata[10] ; address[3]  ; 8.199 ; 8.199 ; 8.199 ; 8.199 ;
; readdata[10] ; address[4]  ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; readdata[10] ; address[5]  ; 7.936 ; 7.936 ; 7.936 ; 7.936 ;
; readdata[10] ; address[6]  ; 7.865 ; 7.865 ; 7.865 ; 7.865 ;
; readdata[10] ; address[7]  ; 8.393 ; 8.393 ; 8.393 ; 8.393 ;
; readdata[10] ; address[8]  ; 7.964 ; 7.964 ; 7.964 ; 7.964 ;
; readdata[10] ; address[9]  ; 6.648 ;       ;       ; 6.648 ;
; readdata[10] ; address[10] ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; readdata[10] ; address[11] ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; readdata[10] ; address[12] ; 6.647 ; 6.647 ; 6.647 ; 6.647 ;
; readdata[10] ; address[13] ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; readdata[10] ; address[14] ; 6.943 ; 6.943 ; 6.943 ; 6.943 ;
; readdata[10] ; address[15] ; 7.026 ; 7.026 ; 7.026 ; 7.026 ;
; readdata[10] ; read        ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; readdata[11] ; address[0]  ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
; readdata[11] ; address[1]  ; 8.045 ; 8.045 ; 8.045 ; 8.045 ;
; readdata[11] ; address[2]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; readdata[11] ; address[3]  ; 8.195 ; 8.195 ; 8.195 ; 8.195 ;
; readdata[11] ; address[4]  ; 7.742 ; 7.742 ; 7.742 ; 7.742 ;
; readdata[11] ; address[5]  ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; readdata[11] ; address[6]  ; 7.861 ; 7.861 ; 7.861 ; 7.861 ;
; readdata[11] ; address[7]  ; 8.389 ; 8.389 ; 8.389 ; 8.389 ;
; readdata[11] ; address[8]  ; 7.960 ; 7.960 ; 7.960 ; 7.960 ;
; readdata[11] ; address[9]  ; 6.644 ;       ;       ; 6.644 ;
; readdata[11] ; address[10] ; 6.537 ; 6.537 ; 6.537 ; 6.537 ;
; readdata[11] ; address[11] ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; readdata[11] ; address[12] ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; readdata[11] ; address[13] ; 6.946 ; 6.946 ; 6.946 ; 6.946 ;
; readdata[11] ; address[14] ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; readdata[11] ; address[15] ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; readdata[11] ; read        ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; readdata[12] ; address[0]  ; 8.544 ; 8.544 ; 8.544 ; 8.544 ;
; readdata[12] ; address[1]  ; 8.353 ; 8.353 ; 8.353 ; 8.353 ;
; readdata[12] ; address[2]  ; 7.758 ; 7.758 ; 7.758 ; 7.758 ;
; readdata[12] ; address[3]  ; 8.503 ; 8.503 ; 8.503 ; 8.503 ;
; readdata[12] ; address[4]  ; 8.050 ; 8.050 ; 8.050 ; 8.050 ;
; readdata[12] ; address[5]  ; 8.240 ; 8.240 ; 8.240 ; 8.240 ;
; readdata[12] ; address[6]  ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; readdata[12] ; address[7]  ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; readdata[12] ; address[8]  ; 8.268 ; 8.268 ; 8.268 ; 8.268 ;
; readdata[12] ; address[9]  ; 6.952 ;       ;       ; 6.952 ;
; readdata[12] ; address[10] ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; readdata[12] ; address[11] ; 7.156 ; 7.156 ; 7.156 ; 7.156 ;
; readdata[12] ; address[12] ; 6.951 ; 6.951 ; 6.951 ; 6.951 ;
; readdata[12] ; address[13] ; 7.254 ; 7.254 ; 7.254 ; 7.254 ;
; readdata[12] ; address[14] ; 7.247 ; 7.247 ; 7.247 ; 7.247 ;
; readdata[12] ; address[15] ; 7.330 ; 7.330 ; 7.330 ; 7.330 ;
; readdata[12] ; read        ; 6.676 ; 6.676 ; 6.676 ; 6.676 ;
; readdata[13] ; address[0]  ; 8.578 ; 8.578 ; 8.578 ; 8.578 ;
; readdata[13] ; address[1]  ; 8.387 ; 8.387 ; 8.387 ; 8.387 ;
; readdata[13] ; address[2]  ; 7.792 ; 7.792 ; 7.792 ; 7.792 ;
; readdata[13] ; address[3]  ; 8.537 ; 8.537 ; 8.537 ; 8.537 ;
; readdata[13] ; address[4]  ; 8.084 ; 8.084 ; 8.084 ; 8.084 ;
; readdata[13] ; address[5]  ; 8.274 ; 8.274 ; 8.274 ; 8.274 ;
; readdata[13] ; address[6]  ; 8.203 ; 8.203 ; 8.203 ; 8.203 ;
; readdata[13] ; address[7]  ; 8.731 ; 8.731 ; 8.731 ; 8.731 ;
; readdata[13] ; address[8]  ; 8.302 ; 8.302 ; 8.302 ; 8.302 ;
; readdata[13] ; address[9]  ; 6.986 ;       ;       ; 6.986 ;
; readdata[13] ; address[10] ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; readdata[13] ; address[11] ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[13] ; address[12] ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; readdata[13] ; address[13] ; 7.288 ; 7.288 ; 7.288 ; 7.288 ;
; readdata[13] ; address[14] ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; readdata[13] ; address[15] ; 7.364 ; 7.364 ; 7.364 ; 7.364 ;
; readdata[13] ; read        ; 6.710 ; 6.710 ; 6.710 ; 6.710 ;
; readdata[14] ; address[0]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; readdata[14] ; address[1]  ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; readdata[14] ; address[2]  ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; readdata[14] ; address[3]  ; 6.082 ; 6.082 ; 6.082 ; 6.082 ;
; readdata[14] ; address[4]  ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; readdata[14] ; address[5]  ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; readdata[14] ; address[6]  ; 5.748 ; 5.748 ; 5.748 ; 5.748 ;
; readdata[14] ; address[7]  ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; readdata[14] ; address[8]  ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; readdata[14] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[14] ; address[10] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; readdata[14] ; address[11] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; readdata[14] ; address[12] ; 4.530 ; 4.530 ; 4.530 ; 4.530 ;
; readdata[14] ; address[13] ; 4.833 ; 4.833 ; 4.833 ; 4.833 ;
; readdata[14] ; address[14] ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; readdata[14] ; address[15] ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; readdata[14] ; read        ; 4.255 ; 4.255 ; 4.255 ; 4.255 ;
; readdata[15] ; address[0]  ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; readdata[15] ; address[1]  ; 5.722 ; 5.722 ; 5.722 ; 5.722 ;
; readdata[15] ; address[2]  ; 5.127 ; 5.127 ; 5.127 ; 5.127 ;
; readdata[15] ; address[3]  ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; readdata[15] ; address[4]  ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; readdata[15] ; address[5]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; readdata[15] ; address[6]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; readdata[15] ; address[7]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; readdata[15] ; address[8]  ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; readdata[15] ; address[9]  ; 4.321 ;       ;       ; 4.321 ;
; readdata[15] ; address[10] ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; readdata[15] ; address[11] ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; readdata[15] ; address[12] ; 4.320 ; 4.320 ; 4.320 ; 4.320 ;
; readdata[15] ; address[13] ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; readdata[15] ; address[14] ; 4.616 ; 4.616 ; 4.616 ; 4.616 ;
; readdata[15] ; address[15] ; 4.699 ; 4.699 ; 4.699 ; 4.699 ;
; readdata[15] ; read        ; 4.045 ; 4.045 ; 4.045 ; 4.045 ;
+--------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.146 ; 0.215 ; 14.739   ; 1.167   ; 7.500               ;
;  clock           ; 2.146 ; 0.215 ; 14.739   ; 1.167   ; 7.500               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; 8.506  ; 8.506  ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 16.047 ; 16.047 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 13.427 ; 13.427 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 13.494 ; 13.494 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 13.770 ; 13.770 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 12.593 ; 12.593 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 13.277 ; 13.277 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 13.276 ; 13.276 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 12.363 ; 12.363 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 12.926 ; 12.926 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 15.520 ; 15.520 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 15.404 ; 15.404 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 15.380 ; 15.380 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 15.917 ; 15.917 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 16.047 ; 16.047 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 12.045 ; 12.045 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 11.638 ; 11.638 ; Rise       ; clock           ;
; reset_n       ; clock      ; 8.020  ; 8.020  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -2.678 ; -2.678 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; -0.248 ; -0.248 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -2.429 ; -2.429 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -2.681 ; -2.681 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -2.169 ; -2.169 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -2.552 ; -2.552 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -2.630 ; -2.630 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -2.420 ; -2.420 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -2.404 ; -2.404 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -2.378 ; -2.378 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -2.677 ; -2.677 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -2.575 ; -2.575 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -2.571 ; -2.571 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -2.879 ; -2.879 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -2.913 ; -2.913 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -0.458 ; -0.458 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; -0.248 ; -0.248 ; Rise       ; clock           ;
; reset_n       ; clock      ; -2.431 ; -2.431 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 19.161 ; 19.161 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 18.983 ; 18.983 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 18.283 ; 18.283 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 17.315 ; 17.315 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 18.548 ; 18.548 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 17.888 ; 17.888 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 18.591 ; 18.591 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 17.987 ; 17.987 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 19.161 ; 19.161 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 18.059 ; 18.059 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 14.793 ; 14.793 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 14.537 ; 14.537 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 15.942 ; 15.942 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 15.863 ; 15.863 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 15.935 ; 15.935 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 16.032 ; 16.032 ; Rise       ; clock           ;
; read           ; clock      ; 15.393 ; 15.393 ; Rise       ; clock           ;
; write          ; clock      ; 10.220 ; 10.220 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 13.121 ; 13.121 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 12.257 ; 12.257 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.290 ; 12.290 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.593 ; 11.593 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 11.404 ; 11.404 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 13.121 ; 13.121 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.369 ; 11.369 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 12.285 ; 12.285 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 12.320 ; 12.320 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.024 ; 11.024 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 10.599 ; 10.599 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 11.092 ; 11.092 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 12.829 ; 12.829 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 9.966  ; 9.966  ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.570 ; 10.570 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.785 ; 4.785 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 5.639 ; 5.639 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 5.041 ; 5.041 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 5.188 ; 5.188 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 5.105 ; 5.105 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 4.935 ; 4.935 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 4.966 ; 4.966 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 4.860 ; 4.860 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 4.892 ; 4.892 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 4.785 ; 4.785 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 5.096 ; 5.096 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 4.891 ; 4.891 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 5.170 ; 5.170 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 5.154 ; 5.154 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 5.180 ; 5.180 ; Rise       ; clock           ;
; read           ; clock      ; 4.616 ; 4.616 ; Rise       ; clock           ;
; write          ; clock      ; 4.811 ; 4.811 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.954 ; 6.954 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 6.973 ; 6.973 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 6.582 ; 6.582 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.724 ; 6.724 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 6.573 ; 6.573 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 7.325 ; 7.325 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.532 ; 6.532 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 6.985 ; 6.985 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 7.076 ; 7.076 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.386 ; 6.386 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 6.512 ; 6.512 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 7.155 ; 7.155 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 6.674 ; 6.674 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 14.780 ; 14.780 ; 14.780 ; 14.780 ;
; readdata[1]  ; address[1]  ; 13.923 ; 13.923 ; 13.923 ; 13.923 ;
; readdata[2]  ; address[2]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; readdata[3]  ; address[3]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; readdata[4]  ; address[4]  ; 13.867 ; 13.867 ; 13.867 ; 13.867 ;
; readdata[5]  ; address[5]  ; 14.203 ; 14.203 ; 14.203 ; 14.203 ;
; readdata[6]  ; address[6]  ; 13.507 ; 13.507 ; 13.507 ; 13.507 ;
; readdata[7]  ; address[7]  ; 14.348 ; 14.348 ; 14.348 ; 14.348 ;
; readdata[8]  ; address[8]  ; 13.353 ; 13.353 ; 13.353 ; 13.353 ;
; readdata[9]  ; address[0]  ; 16.649 ; 16.649 ; 16.649 ; 16.649 ;
; readdata[9]  ; address[1]  ; 15.949 ; 15.949 ; 15.949 ; 15.949 ;
; readdata[9]  ; address[2]  ; 14.981 ; 14.981 ; 14.981 ; 14.981 ;
; readdata[9]  ; address[3]  ; 16.214 ; 16.214 ; 16.214 ; 16.214 ;
; readdata[9]  ; address[4]  ; 15.554 ; 15.554 ; 15.554 ; 15.554 ;
; readdata[9]  ; address[5]  ; 16.257 ; 16.257 ; 16.257 ; 16.257 ;
; readdata[9]  ; address[6]  ; 15.653 ; 15.653 ; 15.653 ; 15.653 ;
; readdata[9]  ; address[7]  ; 16.827 ; 16.827 ; 16.827 ; 16.827 ;
; readdata[9]  ; address[8]  ; 15.725 ; 15.725 ; 15.725 ; 15.725 ;
; readdata[9]  ; address[9]  ; 12.459 ;        ;        ; 12.459 ;
; readdata[9]  ; address[10] ; 12.203 ; 12.203 ; 12.203 ; 12.203 ;
; readdata[9]  ; address[11] ; 13.608 ; 13.608 ; 13.608 ; 13.608 ;
; readdata[9]  ; address[12] ; 12.823 ; 12.823 ; 12.823 ; 12.823 ;
; readdata[9]  ; address[13] ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
; readdata[9]  ; address[14] ; 13.601 ; 13.601 ; 13.601 ; 13.601 ;
; readdata[9]  ; address[15] ; 13.698 ; 13.698 ; 13.698 ; 13.698 ;
; readdata[9]  ; read        ; 13.059 ; 13.059 ; 13.059 ; 13.059 ;
; readdata[10] ; address[0]  ; 16.533 ; 16.533 ; 16.533 ; 16.533 ;
; readdata[10] ; address[1]  ; 15.833 ; 15.833 ; 15.833 ; 15.833 ;
; readdata[10] ; address[2]  ; 14.865 ; 14.865 ; 14.865 ; 14.865 ;
; readdata[10] ; address[3]  ; 16.098 ; 16.098 ; 16.098 ; 16.098 ;
; readdata[10] ; address[4]  ; 15.438 ; 15.438 ; 15.438 ; 15.438 ;
; readdata[10] ; address[5]  ; 16.141 ; 16.141 ; 16.141 ; 16.141 ;
; readdata[10] ; address[6]  ; 15.537 ; 15.537 ; 15.537 ; 15.537 ;
; readdata[10] ; address[7]  ; 16.711 ; 16.711 ; 16.711 ; 16.711 ;
; readdata[10] ; address[8]  ; 15.609 ; 15.609 ; 15.609 ; 15.609 ;
; readdata[10] ; address[9]  ; 12.343 ;        ;        ; 12.343 ;
; readdata[10] ; address[10] ; 12.087 ; 12.087 ; 12.087 ; 12.087 ;
; readdata[10] ; address[11] ; 13.492 ; 13.492 ; 13.492 ; 13.492 ;
; readdata[10] ; address[12] ; 12.707 ; 12.707 ; 12.707 ; 12.707 ;
; readdata[10] ; address[13] ; 13.413 ; 13.413 ; 13.413 ; 13.413 ;
; readdata[10] ; address[14] ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; readdata[10] ; address[15] ; 13.582 ; 13.582 ; 13.582 ; 13.582 ;
; readdata[10] ; read        ; 12.943 ; 12.943 ; 12.943 ; 12.943 ;
; readdata[11] ; address[0]  ; 16.509 ; 16.509 ; 16.509 ; 16.509 ;
; readdata[11] ; address[1]  ; 15.809 ; 15.809 ; 15.809 ; 15.809 ;
; readdata[11] ; address[2]  ; 14.841 ; 14.841 ; 14.841 ; 14.841 ;
; readdata[11] ; address[3]  ; 16.074 ; 16.074 ; 16.074 ; 16.074 ;
; readdata[11] ; address[4]  ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; readdata[11] ; address[5]  ; 16.117 ; 16.117 ; 16.117 ; 16.117 ;
; readdata[11] ; address[6]  ; 15.513 ; 15.513 ; 15.513 ; 15.513 ;
; readdata[11] ; address[7]  ; 16.687 ; 16.687 ; 16.687 ; 16.687 ;
; readdata[11] ; address[8]  ; 15.585 ; 15.585 ; 15.585 ; 15.585 ;
; readdata[11] ; address[9]  ; 12.319 ;        ;        ; 12.319 ;
; readdata[11] ; address[10] ; 12.063 ; 12.063 ; 12.063 ; 12.063 ;
; readdata[11] ; address[11] ; 13.468 ; 13.468 ; 13.468 ; 13.468 ;
; readdata[11] ; address[12] ; 12.683 ; 12.683 ; 12.683 ; 12.683 ;
; readdata[11] ; address[13] ; 13.389 ; 13.389 ; 13.389 ; 13.389 ;
; readdata[11] ; address[14] ; 13.461 ; 13.461 ; 13.461 ; 13.461 ;
; readdata[11] ; address[15] ; 13.558 ; 13.558 ; 13.558 ; 13.558 ;
; readdata[11] ; read        ; 12.919 ; 12.919 ; 12.919 ; 12.919 ;
; readdata[12] ; address[0]  ; 17.046 ; 17.046 ; 17.046 ; 17.046 ;
; readdata[12] ; address[1]  ; 16.346 ; 16.346 ; 16.346 ; 16.346 ;
; readdata[12] ; address[2]  ; 15.378 ; 15.378 ; 15.378 ; 15.378 ;
; readdata[12] ; address[3]  ; 16.611 ; 16.611 ; 16.611 ; 16.611 ;
; readdata[12] ; address[4]  ; 15.951 ; 15.951 ; 15.951 ; 15.951 ;
; readdata[12] ; address[5]  ; 16.654 ; 16.654 ; 16.654 ; 16.654 ;
; readdata[12] ; address[6]  ; 16.050 ; 16.050 ; 16.050 ; 16.050 ;
; readdata[12] ; address[7]  ; 17.224 ; 17.224 ; 17.224 ; 17.224 ;
; readdata[12] ; address[8]  ; 16.122 ; 16.122 ; 16.122 ; 16.122 ;
; readdata[12] ; address[9]  ; 12.856 ;        ;        ; 12.856 ;
; readdata[12] ; address[10] ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; readdata[12] ; address[11] ; 14.005 ; 14.005 ; 14.005 ; 14.005 ;
; readdata[12] ; address[12] ; 13.220 ; 13.220 ; 13.220 ; 13.220 ;
; readdata[12] ; address[13] ; 13.926 ; 13.926 ; 13.926 ; 13.926 ;
; readdata[12] ; address[14] ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; readdata[12] ; address[15] ; 14.095 ; 14.095 ; 14.095 ; 14.095 ;
; readdata[12] ; read        ; 13.456 ; 13.456 ; 13.456 ; 13.456 ;
; readdata[13] ; address[0]  ; 17.176 ; 17.176 ; 17.176 ; 17.176 ;
; readdata[13] ; address[1]  ; 16.476 ; 16.476 ; 16.476 ; 16.476 ;
; readdata[13] ; address[2]  ; 15.508 ; 15.508 ; 15.508 ; 15.508 ;
; readdata[13] ; address[3]  ; 16.741 ; 16.741 ; 16.741 ; 16.741 ;
; readdata[13] ; address[4]  ; 16.081 ; 16.081 ; 16.081 ; 16.081 ;
; readdata[13] ; address[5]  ; 16.784 ; 16.784 ; 16.784 ; 16.784 ;
; readdata[13] ; address[6]  ; 16.180 ; 16.180 ; 16.180 ; 16.180 ;
; readdata[13] ; address[7]  ; 17.354 ; 17.354 ; 17.354 ; 17.354 ;
; readdata[13] ; address[8]  ; 16.252 ; 16.252 ; 16.252 ; 16.252 ;
; readdata[13] ; address[9]  ; 12.986 ;        ;        ; 12.986 ;
; readdata[13] ; address[10] ; 12.730 ; 12.730 ; 12.730 ; 12.730 ;
; readdata[13] ; address[11] ; 14.135 ; 14.135 ; 14.135 ; 14.135 ;
; readdata[13] ; address[12] ; 13.350 ; 13.350 ; 13.350 ; 13.350 ;
; readdata[13] ; address[13] ; 14.056 ; 14.056 ; 14.056 ; 14.056 ;
; readdata[13] ; address[14] ; 14.128 ; 14.128 ; 14.128 ; 14.128 ;
; readdata[13] ; address[15] ; 14.225 ; 14.225 ; 14.225 ; 14.225 ;
; readdata[13] ; read        ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; readdata[14] ; address[0]  ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; readdata[14] ; address[1]  ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; readdata[14] ; address[2]  ; 11.506 ; 11.506 ; 11.506 ; 11.506 ;
; readdata[14] ; address[3]  ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; readdata[14] ; address[4]  ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; readdata[14] ; address[5]  ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; readdata[14] ; address[6]  ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; readdata[14] ; address[7]  ; 13.352 ; 13.352 ; 13.352 ; 13.352 ;
; readdata[14] ; address[8]  ; 12.250 ; 12.250 ; 12.250 ; 12.250 ;
; readdata[14] ; address[9]  ; 8.984  ;        ;        ; 8.984  ;
; readdata[14] ; address[10] ; 8.728  ; 8.728  ; 8.728  ; 8.728  ;
; readdata[14] ; address[11] ; 10.133 ; 10.133 ; 10.133 ; 10.133 ;
; readdata[14] ; address[12] ; 9.348  ; 9.348  ; 9.348  ; 9.348  ;
; readdata[14] ; address[13] ; 10.054 ; 10.054 ; 10.054 ; 10.054 ;
; readdata[14] ; address[14] ; 10.126 ; 10.126 ; 10.126 ; 10.126 ;
; readdata[14] ; address[15] ; 10.223 ; 10.223 ; 10.223 ; 10.223 ;
; readdata[14] ; read        ; 9.584  ; 9.584  ; 9.584  ; 9.584  ;
; readdata[15] ; address[0]  ; 12.767 ; 12.767 ; 12.767 ; 12.767 ;
; readdata[15] ; address[1]  ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; readdata[15] ; address[2]  ; 11.099 ; 11.099 ; 11.099 ; 11.099 ;
; readdata[15] ; address[3]  ; 12.332 ; 12.332 ; 12.332 ; 12.332 ;
; readdata[15] ; address[4]  ; 11.672 ; 11.672 ; 11.672 ; 11.672 ;
; readdata[15] ; address[5]  ; 12.375 ; 12.375 ; 12.375 ; 12.375 ;
; readdata[15] ; address[6]  ; 11.771 ; 11.771 ; 11.771 ; 11.771 ;
; readdata[15] ; address[7]  ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; readdata[15] ; address[8]  ; 11.843 ; 11.843 ; 11.843 ; 11.843 ;
; readdata[15] ; address[9]  ; 8.577  ;        ;        ; 8.577  ;
; readdata[15] ; address[10] ; 8.321  ; 8.321  ; 8.321  ; 8.321  ;
; readdata[15] ; address[11] ; 9.726  ; 9.726  ; 9.726  ; 9.726  ;
; readdata[15] ; address[12] ; 8.941  ; 8.941  ; 8.941  ; 8.941  ;
; readdata[15] ; address[13] ; 9.647  ; 9.647  ; 9.647  ; 9.647  ;
; readdata[15] ; address[14] ; 9.719  ; 9.719  ; 9.719  ; 9.719  ;
; readdata[15] ; address[15] ; 9.816  ; 9.816  ; 9.816  ; 9.816  ;
; readdata[15] ; read        ; 9.177  ; 9.177  ; 9.177  ; 9.177  ;
+--------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 7.781 ; 7.781 ; 7.781 ; 7.781 ;
; readdata[1]  ; address[1]  ; 7.378 ; 7.378 ; 7.378 ; 7.378 ;
; readdata[2]  ; address[2]  ; 7.219 ; 7.219 ; 7.219 ; 7.219 ;
; readdata[3]  ; address[3]  ; 7.415 ; 7.415 ; 7.415 ; 7.415 ;
; readdata[4]  ; address[4]  ; 7.379 ; 7.379 ; 7.379 ; 7.379 ;
; readdata[5]  ; address[5]  ; 7.528 ; 7.528 ; 7.528 ; 7.528 ;
; readdata[6]  ; address[6]  ; 7.200 ; 7.200 ; 7.200 ; 7.200 ;
; readdata[7]  ; address[7]  ; 7.568 ; 7.568 ; 7.568 ; 7.568 ;
; readdata[8]  ; address[8]  ; 7.115 ; 7.115 ; 7.115 ; 7.115 ;
; readdata[9]  ; address[0]  ; 8.342 ; 8.342 ; 8.342 ; 8.342 ;
; readdata[9]  ; address[1]  ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; readdata[9]  ; address[2]  ; 7.556 ; 7.556 ; 7.556 ; 7.556 ;
; readdata[9]  ; address[3]  ; 8.301 ; 8.301 ; 8.301 ; 8.301 ;
; readdata[9]  ; address[4]  ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; readdata[9]  ; address[5]  ; 8.038 ; 8.038 ; 8.038 ; 8.038 ;
; readdata[9]  ; address[6]  ; 7.967 ; 7.967 ; 7.967 ; 7.967 ;
; readdata[9]  ; address[7]  ; 8.495 ; 8.495 ; 8.495 ; 8.495 ;
; readdata[9]  ; address[8]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; readdata[9]  ; address[9]  ; 6.750 ;       ;       ; 6.750 ;
; readdata[9]  ; address[10] ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; readdata[9]  ; address[11] ; 6.954 ; 6.954 ; 6.954 ; 6.954 ;
; readdata[9]  ; address[12] ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; readdata[9]  ; address[13] ; 7.052 ; 7.052 ; 7.052 ; 7.052 ;
; readdata[9]  ; address[14] ; 7.045 ; 7.045 ; 7.045 ; 7.045 ;
; readdata[9]  ; address[15] ; 7.128 ; 7.128 ; 7.128 ; 7.128 ;
; readdata[9]  ; read        ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; readdata[10] ; address[0]  ; 8.240 ; 8.240 ; 8.240 ; 8.240 ;
; readdata[10] ; address[1]  ; 8.049 ; 8.049 ; 8.049 ; 8.049 ;
; readdata[10] ; address[2]  ; 7.454 ; 7.454 ; 7.454 ; 7.454 ;
; readdata[10] ; address[3]  ; 8.199 ; 8.199 ; 8.199 ; 8.199 ;
; readdata[10] ; address[4]  ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; readdata[10] ; address[5]  ; 7.936 ; 7.936 ; 7.936 ; 7.936 ;
; readdata[10] ; address[6]  ; 7.865 ; 7.865 ; 7.865 ; 7.865 ;
; readdata[10] ; address[7]  ; 8.393 ; 8.393 ; 8.393 ; 8.393 ;
; readdata[10] ; address[8]  ; 7.964 ; 7.964 ; 7.964 ; 7.964 ;
; readdata[10] ; address[9]  ; 6.648 ;       ;       ; 6.648 ;
; readdata[10] ; address[10] ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; readdata[10] ; address[11] ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; readdata[10] ; address[12] ; 6.647 ; 6.647 ; 6.647 ; 6.647 ;
; readdata[10] ; address[13] ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; readdata[10] ; address[14] ; 6.943 ; 6.943 ; 6.943 ; 6.943 ;
; readdata[10] ; address[15] ; 7.026 ; 7.026 ; 7.026 ; 7.026 ;
; readdata[10] ; read        ; 6.372 ; 6.372 ; 6.372 ; 6.372 ;
; readdata[11] ; address[0]  ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
; readdata[11] ; address[1]  ; 8.045 ; 8.045 ; 8.045 ; 8.045 ;
; readdata[11] ; address[2]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; readdata[11] ; address[3]  ; 8.195 ; 8.195 ; 8.195 ; 8.195 ;
; readdata[11] ; address[4]  ; 7.742 ; 7.742 ; 7.742 ; 7.742 ;
; readdata[11] ; address[5]  ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; readdata[11] ; address[6]  ; 7.861 ; 7.861 ; 7.861 ; 7.861 ;
; readdata[11] ; address[7]  ; 8.389 ; 8.389 ; 8.389 ; 8.389 ;
; readdata[11] ; address[8]  ; 7.960 ; 7.960 ; 7.960 ; 7.960 ;
; readdata[11] ; address[9]  ; 6.644 ;       ;       ; 6.644 ;
; readdata[11] ; address[10] ; 6.537 ; 6.537 ; 6.537 ; 6.537 ;
; readdata[11] ; address[11] ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; readdata[11] ; address[12] ; 6.643 ; 6.643 ; 6.643 ; 6.643 ;
; readdata[11] ; address[13] ; 6.946 ; 6.946 ; 6.946 ; 6.946 ;
; readdata[11] ; address[14] ; 6.939 ; 6.939 ; 6.939 ; 6.939 ;
; readdata[11] ; address[15] ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; readdata[11] ; read        ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; readdata[12] ; address[0]  ; 8.544 ; 8.544 ; 8.544 ; 8.544 ;
; readdata[12] ; address[1]  ; 8.353 ; 8.353 ; 8.353 ; 8.353 ;
; readdata[12] ; address[2]  ; 7.758 ; 7.758 ; 7.758 ; 7.758 ;
; readdata[12] ; address[3]  ; 8.503 ; 8.503 ; 8.503 ; 8.503 ;
; readdata[12] ; address[4]  ; 8.050 ; 8.050 ; 8.050 ; 8.050 ;
; readdata[12] ; address[5]  ; 8.240 ; 8.240 ; 8.240 ; 8.240 ;
; readdata[12] ; address[6]  ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; readdata[12] ; address[7]  ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; readdata[12] ; address[8]  ; 8.268 ; 8.268 ; 8.268 ; 8.268 ;
; readdata[12] ; address[9]  ; 6.952 ;       ;       ; 6.952 ;
; readdata[12] ; address[10] ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; readdata[12] ; address[11] ; 7.156 ; 7.156 ; 7.156 ; 7.156 ;
; readdata[12] ; address[12] ; 6.951 ; 6.951 ; 6.951 ; 6.951 ;
; readdata[12] ; address[13] ; 7.254 ; 7.254 ; 7.254 ; 7.254 ;
; readdata[12] ; address[14] ; 7.247 ; 7.247 ; 7.247 ; 7.247 ;
; readdata[12] ; address[15] ; 7.330 ; 7.330 ; 7.330 ; 7.330 ;
; readdata[12] ; read        ; 6.676 ; 6.676 ; 6.676 ; 6.676 ;
; readdata[13] ; address[0]  ; 8.578 ; 8.578 ; 8.578 ; 8.578 ;
; readdata[13] ; address[1]  ; 8.387 ; 8.387 ; 8.387 ; 8.387 ;
; readdata[13] ; address[2]  ; 7.792 ; 7.792 ; 7.792 ; 7.792 ;
; readdata[13] ; address[3]  ; 8.537 ; 8.537 ; 8.537 ; 8.537 ;
; readdata[13] ; address[4]  ; 8.084 ; 8.084 ; 8.084 ; 8.084 ;
; readdata[13] ; address[5]  ; 8.274 ; 8.274 ; 8.274 ; 8.274 ;
; readdata[13] ; address[6]  ; 8.203 ; 8.203 ; 8.203 ; 8.203 ;
; readdata[13] ; address[7]  ; 8.731 ; 8.731 ; 8.731 ; 8.731 ;
; readdata[13] ; address[8]  ; 8.302 ; 8.302 ; 8.302 ; 8.302 ;
; readdata[13] ; address[9]  ; 6.986 ;       ;       ; 6.986 ;
; readdata[13] ; address[10] ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; readdata[13] ; address[11] ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[13] ; address[12] ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; readdata[13] ; address[13] ; 7.288 ; 7.288 ; 7.288 ; 7.288 ;
; readdata[13] ; address[14] ; 7.281 ; 7.281 ; 7.281 ; 7.281 ;
; readdata[13] ; address[15] ; 7.364 ; 7.364 ; 7.364 ; 7.364 ;
; readdata[13] ; read        ; 6.710 ; 6.710 ; 6.710 ; 6.710 ;
; readdata[14] ; address[0]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; readdata[14] ; address[1]  ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; readdata[14] ; address[2]  ; 5.337 ; 5.337 ; 5.337 ; 5.337 ;
; readdata[14] ; address[3]  ; 6.082 ; 6.082 ; 6.082 ; 6.082 ;
; readdata[14] ; address[4]  ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; readdata[14] ; address[5]  ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; readdata[14] ; address[6]  ; 5.748 ; 5.748 ; 5.748 ; 5.748 ;
; readdata[14] ; address[7]  ; 6.276 ; 6.276 ; 6.276 ; 6.276 ;
; readdata[14] ; address[8]  ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; readdata[14] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[14] ; address[10] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; readdata[14] ; address[11] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; readdata[14] ; address[12] ; 4.530 ; 4.530 ; 4.530 ; 4.530 ;
; readdata[14] ; address[13] ; 4.833 ; 4.833 ; 4.833 ; 4.833 ;
; readdata[14] ; address[14] ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; readdata[14] ; address[15] ; 4.909 ; 4.909 ; 4.909 ; 4.909 ;
; readdata[14] ; read        ; 4.255 ; 4.255 ; 4.255 ; 4.255 ;
; readdata[15] ; address[0]  ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; readdata[15] ; address[1]  ; 5.722 ; 5.722 ; 5.722 ; 5.722 ;
; readdata[15] ; address[2]  ; 5.127 ; 5.127 ; 5.127 ; 5.127 ;
; readdata[15] ; address[3]  ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; readdata[15] ; address[4]  ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; readdata[15] ; address[5]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; readdata[15] ; address[6]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; readdata[15] ; address[7]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; readdata[15] ; address[8]  ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; readdata[15] ; address[9]  ; 4.321 ;       ;       ; 4.321 ;
; readdata[15] ; address[10] ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; readdata[15] ; address[11] ; 4.525 ; 4.525 ; 4.525 ; 4.525 ;
; readdata[15] ; address[12] ; 4.320 ; 4.320 ; 4.320 ; 4.320 ;
; readdata[15] ; address[13] ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; readdata[15] ; address[14] ; 4.616 ; 4.616 ; 4.616 ; 4.616 ;
; readdata[15] ; address[15] ; 4.699 ; 4.699 ; 4.699 ; 4.699 ;
; readdata[15] ; read        ; 4.045 ; 4.045 ; 4.045 ; 4.045 ;
+--------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 39796108 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 39796108 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 9809  ; 9809 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 9453  ; 9453 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 10 01:37:24 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332125): Found combinational loop of 110 nodes
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|combout"
    Warning (332126): Node "cpu_readdata~22|datac"
    Warning (332126): Node "cpu_readdata~22|combout"
    Warning (332126): Node "cpu_readdata~23|datab"
    Warning (332126): Node "cpu_readdata~23|combout"
    Warning (332126): Node "cpu_readdata[5]~3|datac"
    Warning (332126): Node "cpu_readdata[5]~3|combout"
    Warning (332126): Node "cpu_readdata[11]|dataa"
    Warning (332126): Node "cpu_readdata[11]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|combout"
    Warning (332126): Node "cpu_readdata~22|datab"
    Warning (332126): Node "LessThan2~0|datab"
    Warning (332126): Node "LessThan2~0|combout"
    Warning (332126): Node "LessThan2~1|datab"
    Warning (332126): Node "LessThan2~1|combout"
    Warning (332126): Node "cpu_readdata[5]~4|dataa"
    Warning (332126): Node "cpu_readdata[5]~4|combout"
    Warning (332126): Node "cpu_readdata[14]~7|datac"
    Warning (332126): Node "cpu_readdata[14]~7|combout"
    Warning (332126): Node "cpu_readdata[14]|datab"
    Warning (332126): Node "cpu_readdata[14]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~5|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~5|combout"
    Warning (332126): Node "LessThan1~0|dataa"
    Warning (332126): Node "LessThan1~0|combout"
    Warning (332126): Node "cpu_readdata[5]~4|datad"
    Warning (332126): Node "cpu_readdata[5]~5|datab"
    Warning (332126): Node "cpu_readdata[5]~5|combout"
    Warning (332126): Node "cpu_readdata[14]~7|datab"
    Warning (332126): Node "cpu_readdata[11]~9|dataa"
    Warning (332126): Node "cpu_readdata[11]~9|combout"
    Warning (332126): Node "cpu_readdata[11]|datab"
    Warning (332126): Node "cpu_readdata[10]~10|datab"
    Warning (332126): Node "cpu_readdata[10]~10|combout"
    Warning (332126): Node "cpu_readdata[10]|datab"
    Warning (332126): Node "cpu_readdata[10]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|combout"
    Warning (332126): Node "cpu_readdata~22|dataa"
    Warning (332126): Node "LessThan2~0|datad"
    Warning (332126): Node "cpu_readdata[9]~21|dataa"
    Warning (332126): Node "cpu_readdata[9]~21|combout"
    Warning (332126): Node "cpu_readdata[9]|dataa"
    Warning (332126): Node "cpu_readdata[9]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "cpu_readdata~22|datad"
    Warning (332126): Node "cpu_readdata[15]~6|datab"
    Warning (332126): Node "cpu_readdata[15]~6|combout"
    Warning (332126): Node "cpu_readdata[15]|dataa"
    Warning (332126): Node "cpu_readdata[15]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|combout"
    Warning (332126): Node "LessThan1~0|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|combout"
    Warning (332126): Node "cpu_readdata~23|datac"
    Warning (332126): Node "LessThan2~1|datac"
    Warning (332126): Node "cpu_readdata[13]~11|datab"
    Warning (332126): Node "cpu_readdata[13]~11|combout"
    Warning (332126): Node "cpu_readdata[13]|dataa"
    Warning (332126): Node "cpu_readdata[13]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~4|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~4|combout"
    Warning (332126): Node "cpu_readdata~23|dataa"
    Warning (332126): Node "LessThan2~0|dataa"
    Warning (332126): Node "cpu_readdata[12]~8|datac"
    Warning (332126): Node "cpu_readdata[12]~8|combout"
    Warning (332126): Node "cpu_readdata[12]|datab"
    Warning (332126): Node "cpu_readdata[12]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|datac"
    Warning (332126): Node "cpu_readdata[5]~3|datad"
    Warning (332126): Node "LessThan2~1|datad"
    Warning (332126): Node "cpu_readdata~23|datad"
    Warning (332126): Node "cpu_readdata[11]~9|datac"
    Warning (332126): Node "cpu_readdata[10]~10|datac"
    Warning (332126): Node "cpu_readdata[9]~21|datab"
    Warning (332126): Node "cpu_readdata[15]~6|datac"
    Warning (332126): Node "cpu_readdata[13]~11|datac"
    Warning (332126): Node "cpu_readdata[12]~8|datab"
    Warning (332126): Node "cpu_readdata[10]|dataa"
    Warning (332126): Node "cpu_readdata[9]|datab"
    Warning (332126): Node "cpu_readdata[13]|datab"
    Warning (332126): Node "cpu_readdata[12]|dataa"
    Warning (332126): Node "cpu_readdata[15]|datab"
    Warning (332126): Node "cpu_readdata[14]|datad"
    Warning (332126): Node "cpu_readdata[5]~4|datab"
    Warning (332126): Node "cpu_readdata[5]~5|dataa"
    Warning (332126): Node "LessThan2~0|datac"
Critical Warning (332081): Design contains combinational loop of 110 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 2.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.146         0.000 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332146): Worst-case recovery slack is 14.739
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.739         0.000 clock 
Info (332146): Worst-case removal slack is 2.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.286         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 11.509
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.509         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 17.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.496         0.000 clock 
Info (332146): Worst-case removal slack is 1.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.167         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Wed Oct 10 01:37:26 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


