{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf " "Info: Source file: D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf " "Info: Source file: D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf " "Info: Source file: D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 19:16:26 2020 " "Info: Processing started: Sat Apr 04 19:16:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_CONTROLLER-v0 " "Info: Found design unit 1: SRAM_CONTROLLER-v0" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_CONTROLLER " "Info: Found entity 1: SRAM_CONTROLLER" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Info: Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Info: Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_oe0-SYN " "Info: Found design unit 1: lpm_bustri_oe0-SYN" {  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_oe0 " "Info: Found entity 1: lpm_bustri_oe0" {  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file slow_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SLOW_SRAM " "Info: Found entity 1: SLOW_SRAM" {  } { { "SLOW_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SLOW_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file scomp_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_SRAM " "Info: Found entity 1: SCOMP_SRAM" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_emulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_emulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHIP_EMULATOR-a " "Info: Found design unit 1: CHIP_EMULATOR-a" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CHIP_EMULATOR " "Info: Found entity 1: CHIP_EMULATOR" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_SRAM " "Info: Elaborating entity \"SCOMP_SRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_CONTROLLER SRAM_CONTROLLER:inst7 " "Info: Elaborating entity \"SRAM_CONTROLLER\" for hierarchy \"SRAM_CONTROLLER:inst7\"" {  } { { "SCOMP_SRAM.bdf" "inst7" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 392 464 672 584 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WE SRAM_CONTROLLER.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at SRAM_CONTROLLER.vhd(49): object \"WE\" assigned a value but never read" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OE SRAM_CONTROLLER.vhd(50) " "Warning (10036): Verilog HDL or VHDL warning at SRAM_CONTROLLER.vhd(50): object \"OE\" assigned a value but never read" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ " "Info: Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ\"" {  } { { "SRAM_CONTROLLER.vhd" "IO_BUS_READ" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ " "Info: Elaborated megafunction instantiation \"SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ\"" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ " "Info: Instantiated megafunction \"SRAM_CONTROLLER:inst7\|LPM_BUSTRI:IO_BUS_READ\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_SRAM.bdf" "inst" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 232 280 472 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "MEMORY" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SRAMdemo_v0.mif " "Info: Parameter \"init_file\" = \"SRAMdemo_v0.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hit3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hit3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hit3 " "Info: Found entity 1: altsyncram_hit3" {  } { { "db/altsyncram_hit3.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/db/altsyncram_hit3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hit3 SCOMP:inst\|altsyncram:MEMORY\|altsyncram_hit3:auto_generated " "Info: Elaborating entity \"altsyncram_hit3\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_hit3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "329 2048 329 10 " "Warning: 329 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 329 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAMdemo_v0.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "SHIFTER" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Info: Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/db/lpm_clshift_fuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "SCOMP_SRAM.bdf" "inst1" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 16 232 496 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Info: Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_SRAM.bdf" "inst3" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 392 56 272 968 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR IO_DECODER.vhd(122) " "Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(122): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR IO_DECODER.vhd(127) " "Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(127): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR IO_DECODER.vhd(132) " "Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(132): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHIP_EMULATOR CHIP_EMULATOR:inst4 " "Info: Elaborating entity \"CHIP_EMULATOR\" for hierarchy \"CHIP_EMULATOR:inst4\"" {  } { { "SCOMP_SRAM.bdf" "inst4" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 256 808 984 352 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR CHIP_EMULATOR.vhd(34) " "Warning (10492): VHDL Process Statement warning at CHIP_EMULATOR.vhd(34): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\] SRAM_CONTROLLER:inst7\|DATA\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\] SRAM_CONTROLLER:inst7\|DATA\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\] SRAM_CONTROLLER:inst7\|DATA\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\] SRAM_CONTROLLER:inst7\|DATA\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\] SRAM_CONTROLLER:inst7\|DATA\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\] SRAM_CONTROLLER:inst7\|DATA\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\] SRAM_CONTROLLER:inst7\|DATA\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\] SRAM_CONTROLLER:inst7\|DATA\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\] SRAM_CONTROLLER:inst7\|DATA\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\] SRAM_CONTROLLER:inst7\|DATA\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\] SRAM_CONTROLLER:inst7\|DATA\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\] SRAM_CONTROLLER:inst7\|DATA\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\] SRAM_CONTROLLER:inst7\|DATA\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\] SRAM_CONTROLLER:inst7\|DATA\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\] SRAM_CONTROLLER:inst7\|DATA\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\] SRAM_CONTROLLER:inst7\|DATA\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\]\" to the node \"SRAM_CONTROLLER:inst7\|DATA\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[15\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[15\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[14\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[14\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[13\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[13\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[12\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[12\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[11\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[11\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[10\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[10\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[9\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[9\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[8\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[8\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[7\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[7\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[6\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[6\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[5\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[5\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[4\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[4\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[3\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[3\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[2\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[2\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[1\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[1\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[0\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[0\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~175 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~175 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~159 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~159 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~143 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~143 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~191 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~191 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~95 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~95 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~111 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~111 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~79 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~79 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~127 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~127 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~47 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~47 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~31 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~31 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~15 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~15 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~63 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~63 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~223 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~223 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~239 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~239 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~207 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~207 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~255 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~255 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~367 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~367 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~431 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~431 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~303 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~303 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~495 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~495 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~415 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~415 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~351 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~287 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~287 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~479 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~479 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~335 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~335 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~399 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~399 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~271 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~271 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~463 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~463 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~447 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~447 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~383 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~383 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~319 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~319 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~511 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~511 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~110 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~110 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~94 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~94 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~78 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~78 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~126 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~126 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~158 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~158 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~174 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~174 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~142 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~142 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~190 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~190 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~30 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~30 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~46 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~46 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~14 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~14 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~62 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~62 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~238 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~238 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~222 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~222 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~206 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~206 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~254 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~254 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~350 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~350 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~414 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~414 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~286 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~286 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~478 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~478 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~430 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~430 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~366 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~366 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~302 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~302 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~494 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~494 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~398 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~398 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~334 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~334 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~270 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~270 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~462 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~462 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~382 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~382 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~446 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~446 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~318 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~318 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~510 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~510 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~173 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~173 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~157 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~157 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~141 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~141 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~189 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~189 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~93 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~93 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~109 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~109 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~77 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~77 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~125 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~125 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~45 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~45 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~29 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~29 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~13 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~13 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~61 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~61 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~221 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~221 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~237 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~237 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~205 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~205 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~253 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~253 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~365 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~365 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~429 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~429 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~301 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~301 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~493 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~493 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~413 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~413 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~349 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~349 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~285 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~285 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~477 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~477 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~333 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~333 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~397 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~397 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~269 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~269 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~461 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~461 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~445 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~445 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~381 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~381 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~317 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~317 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~509 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~509 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~108 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~108 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~92 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~92 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~76 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~76 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~124 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~124 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~156 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~156 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~172 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~172 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~140 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~140 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~188 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~188 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~28 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~28 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~44 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~44 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~12 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~12 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~60 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~60 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~236 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~236 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~220 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~220 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~204 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~204 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~252 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~252 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~348 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~348 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~412 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~412 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~284 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~284 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~476 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~476 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~428 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~428 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~364 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~364 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~300 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~300 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~492 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~492 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~396 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~396 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~332 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~332 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~268 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~268 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~460 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~460 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~380 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~380 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~444 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~444 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~316 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~316 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~508 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~508 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~171 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~171 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~155 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~155 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~139 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~139 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~187 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~187 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~91 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~91 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~107 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~107 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~75 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~75 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~123 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~123 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~43 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~43 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~27 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~27 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~11 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~11 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~59 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~59 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~219 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~219 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~235 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~235 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~203 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~203 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~251 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~251 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~363 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~363 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~427 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~427 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~299 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~299 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~491 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~491 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~411 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~411 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~347 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~347 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~283 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~283 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~475 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~475 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~331 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~331 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~395 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~395 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~267 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~267 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~459 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~459 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~443 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~443 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~379 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~379 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~315 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~315 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~507 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~507 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~106 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~106 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~90 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~90 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~74 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~74 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~122 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~122 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~154 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~154 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~170 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~170 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~138 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~138 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~186 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~186 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~26 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~26 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~42 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~42 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~10 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~10 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~58 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~58 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~234 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~234 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~218 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~218 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~202 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~202 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~250 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~250 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~346 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~346 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~410 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~410 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~282 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~282 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~474 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~474 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~426 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~426 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~362 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~362 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~298 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~298 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~490 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~490 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~394 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~394 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~330 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~330 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~266 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~266 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~458 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~458 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~378 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~442 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~442 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~314 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~314 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~506 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~506 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~169 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~169 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~153 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~153 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~137 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~137 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~185 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~185 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~89 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~89 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~105 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~105 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~73 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~73 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~121 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~121 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~41 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~41 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~25 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~25 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~9 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~9 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~57 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~57 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~217 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~217 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~233 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~233 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~201 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~201 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~249 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~249 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~361 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~361 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~425 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~425 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~297 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~297 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~489 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~489 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~409 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~409 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~345 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~345 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~281 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~281 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~473 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~473 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~329 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~329 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~393 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~393 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~265 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~265 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~457 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~457 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~441 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~441 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~377 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~377 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~313 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~313 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~505 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~505 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~104 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~104 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~88 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~88 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~72 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~72 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~120 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~120 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~152 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~152 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~168 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~168 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~136 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~136 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~184 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~184 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~24 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~24 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~40 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~40 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~8 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~8 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~56 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~56 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~232 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~232 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~216 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~216 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~200 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~200 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~248 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~248 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~344 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~344 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~408 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~408 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~280 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~280 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~472 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~472 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~424 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~424 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~360 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~360 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~296 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~296 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~488 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~488 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~392 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~392 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~328 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~328 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~264 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~264 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~456 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~456 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~376 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~376 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~440 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~440 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~312 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~312 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~504 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~504 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~167 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~167 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~151 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~151 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~135 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~135 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~183 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~183 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~87 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~87 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~103 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~103 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~71 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~71 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~119 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~119 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~39 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~39 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~23 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~23 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~7 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~7 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~55 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~55 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~215 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~215 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~231 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~231 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~199 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~199 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~247 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~247 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~359 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~359 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~423 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~423 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~295 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~295 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~487 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~487 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~407 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~407 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~343 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~343 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~279 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~279 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~471 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~471 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~327 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~327 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~391 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~391 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~263 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~263 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~455 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~455 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~439 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~439 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~375 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~375 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~311 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~311 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~503 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~503 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~102 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~86 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~86 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~70 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~70 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~118 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~118 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~150 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~150 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~166 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~166 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~134 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~134 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~182 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~182 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~22 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~22 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~38 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~38 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~6 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~6 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~54 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~54 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~230 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~230 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~214 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~214 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~198 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~198 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~246 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~246 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~342 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~342 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~406 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~406 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~278 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~278 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~470 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~470 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~422 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~422 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~358 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~358 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~294 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~294 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~486 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~486 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~390 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~390 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~326 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~326 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~262 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~262 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~454 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~454 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~374 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~374 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~438 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~438 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~310 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~310 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~502 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~502 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~165 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~165 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~149 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~149 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~133 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~133 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~181 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~181 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~85 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~85 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~101 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~101 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~69 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~69 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~117 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~117 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~37 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~37 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~21 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~21 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~5 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~5 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~53 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~53 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~213 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~213 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~229 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~229 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~197 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~197 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~245 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~245 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~357 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~357 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~421 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~421 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~293 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~293 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~485 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~485 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~405 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~405 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~341 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~341 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~277 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~277 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~469 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~469 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~325 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~325 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~389 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~389 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~261 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~261 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~453 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~453 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~437 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~437 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~373 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~373 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~309 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~309 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~501 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~501 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~100 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~100 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~84 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~84 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~68 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~68 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~116 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~116 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~148 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~164 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~164 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~132 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~132 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~180 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~20 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~20 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~36 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~36 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~4 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~52 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~52 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~228 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~212 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~196 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~196 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~244 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~244 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~340 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~340 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~404 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~404 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~276 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~276 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~468 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~468 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~420 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~420 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~356 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~356 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~292 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~292 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~484 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~484 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~388 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~388 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~324 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~324 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~260 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~260 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~452 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~452 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~372 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~372 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~436 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~436 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~308 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~308 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~500 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~500 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~163 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~163 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~147 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~147 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~131 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~131 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~179 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~179 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~83 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~83 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~99 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~67 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~67 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~115 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~115 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~35 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~35 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~19 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~19 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~3 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~51 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~51 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~211 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~211 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~227 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~227 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~195 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~195 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~243 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~243 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~355 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~355 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~419 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~419 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~291 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~291 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~483 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~483 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~403 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~403 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~339 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~339 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~275 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~275 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~467 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~467 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~323 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~323 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~387 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~387 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~259 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~259 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~451 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~435 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~435 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~371 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~371 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~307 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~307 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~499 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~499 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~98 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~98 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~82 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~82 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~66 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~66 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~114 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~114 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~146 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~146 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~162 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~162 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~130 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~130 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~178 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~178 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~18 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~18 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~34 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~34 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~2 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~50 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~50 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~226 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~226 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~210 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~210 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~194 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~194 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~242 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~242 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~338 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~338 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~402 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~402 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~274 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~274 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~466 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~466 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~418 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~418 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~354 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~354 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~290 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~290 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~482 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~482 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~386 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~386 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~322 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~322 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~258 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~258 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~450 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~450 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~370 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~370 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~434 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~434 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~306 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~306 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~498 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~498 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~161 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~145 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~145 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~129 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~129 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~177 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~177 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~81 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~81 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~97 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~97 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~65 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~65 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~113 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~113 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~33 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~33 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~17 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~17 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~1 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~49 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~49 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~209 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~209 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~225 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~225 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~193 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~193 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~241 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~241 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~353 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~353 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~417 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~417 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~289 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~289 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~481 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~481 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~401 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~401 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~337 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~337 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~273 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~273 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~465 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~465 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~321 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~321 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~385 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~385 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~257 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~257 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~449 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~449 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~433 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~433 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~369 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~369 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~305 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~305 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~497 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~497 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~96 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~96 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~80 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~80 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~64 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~64 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~112 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~112 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~144 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~144 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~160 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~160 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~128 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~128 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~176 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~176 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~16 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~16 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~32 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~32 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~0 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~48 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~48 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~224 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~224 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~208 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~208 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~192 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~192 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~240 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~240 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~336 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~336 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~400 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~400 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~272 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~272 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~464 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~464 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~416 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~416 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~352 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~352 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~288 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~288 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~480 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~480 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~384 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~384 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~320 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~320 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~256 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~256 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~448 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~448 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~368 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~368 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~432 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~432 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~304 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~304 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~496 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~496 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Warning: Ports D and ENA on the latch are fed by the same signal SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sram_ub_n GND " "Warning (13410): Pin \"sram_ub_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 496 816 992 512 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sram_lb_n GND " "Warning (13410): Pin \"sram_lb_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 512 816 992 528 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sram_ce_n GND " "Warning (13410): Pin \"sram_ce_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 528 816 992 544 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[3\] " "Info: Register \"SCOMP:inst\|IIE\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[2\] " "Info: Register \"SCOMP:inst\|IIE\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[1\] " "Info: Register \"SCOMP:inst\|IIE\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[0\] " "Info: Register \"SCOMP:inst\|IIE\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[3\] " "Info: Register \"SCOMP:inst\|INT_ACK\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[2\] " "Info: Register \"SCOMP:inst\|INT_ACK\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[1\] " "Info: Register \"SCOMP:inst\|INT_ACK\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[0\] " "Info: Register \"SCOMP:inst\|INT_ACK\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1653 " "Info: Implemented 1653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1593 " "Info: Implemented 1593 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1078 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1078 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 19:16:32 2020 " "Info: Processing ended: Sat Apr 04 19:16:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 19:16:33 2020 " "Info: Processing started: Sat Apr 04 19:16:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP_SRAM EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SCOMP_SRAM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_YGR_PLL_MODE_CHANGED" "altpll0:inst1\|altpll:altpll_component\|pll No Compensation " "Critical Warning: Changed operation mode of PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" to No Compensation" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 1 0 "Changed operation mode of PLL \"%1!s!\" to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 2419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 2420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 2421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "Critical Warning: No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Info: Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Info: Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Info: Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Info: Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Info: Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Info: Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Info: Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Info: Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Info: Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Info: Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Info: Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Info: Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Info: Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Info: Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Info: Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Info: Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_oe_n " "Info: Pin sram_oe_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_oe_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 448 816 992 464 "sram_oe_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_oe_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_write " "Info: Pin io_write not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { io_write } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 256 536 712 272 "io_write" "" } { 248 472 536 264 "io_write" "" } { 408 312 464 424 "io_write" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { io_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_cycle " "Info: Pin io_cycle not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { io_cycle } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 272 536 712 288 "io_cycle" "" } { 264 472 536 280 "io_cycle" "" } { 424 -8 56 440 "io_cycle" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { io_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_we_n " "Info: Pin sram_we_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_we_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 480 816 992 496 "sram_we_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_ub_n " "Info: Pin sram_ub_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_ub_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 496 816 992 512 "sram_ub_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_ub_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_lb_n " "Info: Pin sram_lb_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_lb_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 512 816 992 528 "sram_lb_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_lb_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_ce_n " "Info: Pin sram_ce_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_ce_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 528 816 992 544 "sram_ce_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_ce_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[17\] " "Info: Pin sram_addr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[17] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[16\] " "Info: Pin sram_addr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[16] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[15\] " "Info: Pin sram_addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[15] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[14\] " "Info: Pin sram_addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[14] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[13\] " "Info: Pin sram_addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[13] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[12\] " "Info: Pin sram_addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[12] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[11\] " "Info: Pin sram_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[11] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[10\] " "Info: Pin sram_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[10] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[9\] " "Info: Pin sram_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[9] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[8\] " "Info: Pin sram_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[8] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[7\] " "Info: Pin sram_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[7] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[6\] " "Info: Pin sram_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[6] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[5\] " "Info: Pin sram_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[5] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[4\] " "Info: Pin sram_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[4] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[3\] " "Info: Pin sram_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[3] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[2\] " "Info: Pin sram_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[2] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[1\] " "Info: Pin sram_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[1] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sram_addr\[0\] " "Info: Pin sram_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { sram_addr[0] } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 432 816 994 448 "sram_addr\[17..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50 " "Info: Pin clk_50 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_50 } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset_n } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 104 -16 152 120 "reset_n" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[0\] " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_ADDR\[0\]" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[1\] " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_ADDR\[1\]" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\] " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 467 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[3\] " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_ADDR\[3\]" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[4\] " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_ADDR\[4\]" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 487 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Info: Destination node SRAM_CONTROLLER:inst7\|SRAM_WE_N" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_50 } } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Info: Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1170 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Info: Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1171 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Info: Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1180 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Info: Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1181 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Info: Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1182 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Info: Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1183 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Info: Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1184 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Info: Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1185 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Info: Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1186 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Info: Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1187 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Info: Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1188 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Info: Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1189 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Info: Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1172 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Info: Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1190 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Info: Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/" 0 { } { { 0 { 0 ""} 0 1191 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 1 41 0 " "Info: Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 1 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.481 ns register register " "Info: Estimated most critical path is register to register delay of 8.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIP_EMULATOR:inst4\|SRAM~15 1 REG LAB_X29_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y18; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|SRAM~15 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 0.565 ns CHIP_EMULATOR:inst4\|SRAM~526 2 COMB LAB_X29_Y18 1 " "Info: 2: + IC(0.415 ns) + CELL(0.150 ns) = 0.565 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~526'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CHIP_EMULATOR:inst4|SRAM~15 CHIP_EMULATOR:inst4|SRAM~526 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.126 ns CHIP_EMULATOR:inst4\|SRAM~527 3 COMB LAB_X29_Y18 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.126 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~527'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { CHIP_EMULATOR:inst4|SRAM~526 CHIP_EMULATOR:inst4|SRAM~527 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 2.178 ns CHIP_EMULATOR:inst4\|SRAM~528 4 COMB LAB_X30_Y16 1 " "Info: 4: + IC(0.902 ns) + CELL(0.150 ns) = 2.178 ns; Loc. = LAB_X30_Y16; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~528'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { CHIP_EMULATOR:inst4|SRAM~527 CHIP_EMULATOR:inst4|SRAM~528 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.739 ns CHIP_EMULATOR:inst4\|SRAM~531 5 COMB LAB_X30_Y16 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.739 ns; Loc. = LAB_X30_Y16; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~531'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { CHIP_EMULATOR:inst4|SRAM~528 CHIP_EMULATOR:inst4|SRAM~531 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.275 ns) 4.391 ns CHIP_EMULATOR:inst4\|DATA\[15\]~23 6 COMB LAB_X29_Y25 2 " "Info: 6: + IC(1.377 ns) + CELL(0.275 ns) = 4.391 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { CHIP_EMULATOR:inst4|SRAM~531 CHIP_EMULATOR:inst4|DATA[15]~23 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.956 ns CHIP_EMULATOR:inst4\|DATA\[15\]~84 7 COMB LAB_X29_Y25 33 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 4.956 ns; Loc. = LAB_X29_Y25; Fanout = 33; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[15\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { CHIP_EMULATOR:inst4|DATA[15]~23 CHIP_EMULATOR:inst4|DATA[15]~84 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.438 ns) 6.847 ns SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~0 8 COMB LAB_X22_Y20 3 " "Info: 8: + IC(1.453 ns) + CELL(0.438 ns) = 6.847 ns; Loc. = LAB_X22_Y20; Fanout = 3; COMB Node = 'SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { CHIP_EMULATOR:inst4|DATA[15]~84 SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.084 ns) 8.481 ns SRAM_CONTROLLER:inst7\|DATA\[15\] 9 REG LAB_X29_Y19 1 " "Info: 9: + IC(1.550 ns) + CELL(0.084 ns) = 8.481 ns; Loc. = LAB_X29_Y19; Fanout = 1; REG Node = 'SRAM_CONTROLLER:inst7\|DATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 SRAM_CONTROLLER:inst7|DATA[15] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 24.28 % ) " "Info: Total cell delay = 2.059 ns ( 24.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.422 ns ( 75.72 % ) " "Info: Total interconnect delay = 6.422 ns ( 75.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.481 ns" { CHIP_EMULATOR:inst4|SRAM~15 CHIP_EMULATOR:inst4|SRAM~526 CHIP_EMULATOR:inst4|SRAM~527 CHIP_EMULATOR:inst4|SRAM~528 CHIP_EMULATOR:inst4|SRAM~531 CHIP_EMULATOR:inst4|DATA[15]~23 CHIP_EMULATOR:inst4|DATA[15]~84 SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 SRAM_CONTROLLER:inst7|DATA[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_oe_n 0 " "Info: Pin \"sram_oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_write 0 " "Info: Pin \"io_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_cycle 0 " "Info: Pin \"io_cycle\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_we_n 0 " "Info: Pin \"sram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ub_n 0 " "Info: Pin \"sram_ub_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_lb_n 0 " "Info: Pin \"sram_lb_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ce_n 0 " "Info: Pin \"sram_ce_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[17\] 0 " "Info: Pin \"sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[16\] 0 " "Info: Pin \"sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[15\] 0 " "Info: Pin \"sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[14\] 0 " "Info: Pin \"sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[13\] 0 " "Info: Pin \"sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[12\] 0 " "Info: Pin \"sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[11\] 0 " "Info: Pin \"sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[10\] 0 " "Info: Pin \"sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[9\] 0 " "Info: Pin \"sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[8\] 0 " "Info: Pin \"sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[7\] 0 " "Info: Pin \"sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[6\] 0 " "Info: Pin \"sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[5\] 0 " "Info: Pin \"sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[4\] 0 " "Info: Pin \"sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[3\] 0 " "Info: Pin \"sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[2\] 0 " "Info: Pin \"sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[1\] 0 " "Info: Pin \"sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[0\] 0 " "Info: Pin \"sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 19:16:41 2020 " "Info: Processing ended: Sat Apr 04 19:16:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 19:16:42 2020 " "Info: Processing started: Sat Apr 04 19:16:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 19:16:44 2020 " "Info: Processing ended: Sat Apr 04 19:16:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 19:16:45 2020 " "Info: Processing started: Sat Apr 04 19:16:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~503 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~503\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~439 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~439\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~359 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~359\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~487 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~487\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~247 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~247\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~215 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~215\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~183 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~183\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~167 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~167\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~118 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~118\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~102 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~102\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~230 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~230\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~246 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~246\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~502 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~502\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~374 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~374\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~342 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~342\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~470 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~470\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~311 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~311\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~375 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~375\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~423 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~423\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~295 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~295\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~327 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~327\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~455 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~455\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~471 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~471\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~407 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~407\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~199 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~199\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~231 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~231\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~135 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~135\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~151 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~151\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~119 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~119\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~87 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~87\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~55 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~55\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~39 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~39\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~86 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~86\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~70 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~70\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~22 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~22\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~54 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~54\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~150 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~150\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~182 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~182\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~198 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~198\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~214 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~214\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~310 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~310\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~438 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~438\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~454 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~454\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~390 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~390\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~422 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~422\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~486 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~486\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~278 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~278\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~406 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~406\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~391 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~391\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~263 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~263\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~343 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~343\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~279 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~279\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~71 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~71\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~103 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~103\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~23 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~23\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~7 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~7\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~38 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~38\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~6 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~6\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~166 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~166\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~134 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~134\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~262 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~262\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~326 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~326\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~358 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~358\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~294 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~294\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~106 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~106\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~122 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~122\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~234 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~234\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~250 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~250\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~506 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~506\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~378 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~378\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~346 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~346\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~474 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~474\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~177 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~177\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~161 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~161\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~241 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~241\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~209 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~209\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~433 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~433\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~497 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~497\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~481 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~481\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~353 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~353\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~187 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~187\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~171 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~171\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~219 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~219\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~251 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~251\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~443 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~443\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~507 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~507\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~363 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~363\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~491 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~491\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~98 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~98\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~114 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~114\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~242 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~242\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~226 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~226\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~370 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~370\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~498 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~498\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~466 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~466\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~338 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~338\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~501 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~501\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~437 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~437\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~357 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~357\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~485 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~485\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~213 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~213\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~245 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~245\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~181 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~181\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~165 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~165\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~504 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~504\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~376 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~376\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~472 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~472\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~344 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~344\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~104 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~104\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~120 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~120\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~232 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~232\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~248 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~248\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~217 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~217\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~249 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~249\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~185 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~185\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~169 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~169\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~441 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~441\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~505 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~505\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~361 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~361\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~489 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~489\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~447 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~447\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~511 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~511\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~367 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~367\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~495 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~495\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~175 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~175\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~191 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~191\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~255 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~255\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~223 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~223\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~368 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~368\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~496 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~496\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~464 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~464\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~336 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~336\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~96 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~96\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~112 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~112\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~240 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~240\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~224 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~224\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~26 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~26\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~58 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~58\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~186 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~186\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~154 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~154\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~90 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~90\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~74 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~74\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~202 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~202\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~218 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~218\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~314 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~314\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~442 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~442\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~282 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~282\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~410 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~410\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~394 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~394\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~458 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~458\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~426 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~426\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~490 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~490\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~81 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~81\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~113 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~113\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~33 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~33\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~49 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~49\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~145 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~145\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~129 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~129\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~193 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~193\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~225 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~225\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~305 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~305\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~369 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~369\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~417 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~417\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~289 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~289\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~449 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~449\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~321 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~321\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~465 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~465\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~401 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~401\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~139 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~139\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~155 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~155\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~123 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~123\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~91 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~91\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~43 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~43\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~59 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~59\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~203 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~203\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~235 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~235\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~379 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~379\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~315 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~315\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~459 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~459\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~331 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~331\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~475 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~475\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~411 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~411\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~427 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~427\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~299 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~299\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~66 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~66\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~82 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~82\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~18 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~18\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~50 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~50\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~146 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~146\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~178 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~178\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~194 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~194\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~210 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~210\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~306 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~306\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~434 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~434\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~450 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~450\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~386 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~386\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~418 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~418\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~482 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~482\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~274 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~274\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~402 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~402\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~179 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~179\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~163 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~163\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~243 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~243\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~211 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~211\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~499 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~499\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~435 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~435\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~355 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~355\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~483 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~483\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~372 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~372\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~500 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~500\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~468 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~468\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~340 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~340\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~100 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~100\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~116 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~116\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~228 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~228\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~244 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~244\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~309 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~309\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~373 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~373\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~421 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~421\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~293 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~293\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~453 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~453\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~325 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~325\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~469 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~469\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~405 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~405\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~197 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~197\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~229 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~229\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~37 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~37\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~53 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~53\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~117 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~117\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~85 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~85\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~149 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~149\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~133 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~133\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~440 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~440\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~312 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~312\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~280 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~280\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~408 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~408\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~456 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~456\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~392 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~392\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~424 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~424\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~488 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~488\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~88 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~88\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~72 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~72\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~200 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~200\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~216 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~216\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~24 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~24\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~56 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~56\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~184 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~184\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~152 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~152\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~233 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~233\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~201 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~201\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~137 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~137\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~153 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~153\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~121 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~121\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~89 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~89\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~41 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~41\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~57 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~57\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~313 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~313\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~377 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~377\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~297 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~297\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~425 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~425\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~473 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~473\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~409 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~409\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~329 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~329\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~457 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~457\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~319 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~319\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~383 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~383\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~335 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~335\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~463 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~463\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~479 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~479\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~415 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~415\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~431 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~431\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~303 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~303\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~143 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~143\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~159 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~159\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~127 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~127\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~95 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~95\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~47 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~47\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~63 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~63\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~207 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~207\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~239 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~239\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~304 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~304\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~432 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~432\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~272 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~272\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~400 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~400\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~448 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~448\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~384 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~384\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~416 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~416\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~480 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~480\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~176 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~176\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~144 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~144\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~16 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~16\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~48 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~48\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~80 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~80\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~64 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~64\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~192 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~192\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~208 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~208\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~42 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~42\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~10 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~10\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~138 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~138\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~170 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~170\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~330 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~330\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~266 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~266\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~362 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~362\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~298 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~298\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~97 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~97\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~65 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~65\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~1 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~1\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~17 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~17\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~257 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~257\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~385 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~385\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~273 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~273\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~337 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~337\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~107 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~107\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~75 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~75\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~27 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~27\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~11 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~11\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~267 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~267\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~395 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~395\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~283 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~283\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~347 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~347\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~2 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~2\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~34 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~34\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~130 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~130\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~162 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~162\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~258 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~258\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~322 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~322\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~354 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~354\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~290 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~290\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~147 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~147\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~131 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~131\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~83 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~83\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~115 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~115\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~51 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~51\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~35 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~35\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~195 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~195\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~227 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~227\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~371 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~371\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~307 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~307\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~419 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~419\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~291 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~291\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~451 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~451\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~323 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~323\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~403 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~403\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~467 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~467\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~308 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~308\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~436 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~436\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~388 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~388\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~452 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~452\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~484 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~484\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~420 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~420\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~276 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~276\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~404 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~404\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~84 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~84\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~68 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~68\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~196 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~196\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~212 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~212\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~180 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~180\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~148 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~148\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~20 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~20\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~52 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~52\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~261 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~261\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~389 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~389\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~277 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~277\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~341 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~341\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~21 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~21\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~5 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~5\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~101 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~101\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~69 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~69\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~328 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~328\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~264 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~264\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~360 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~360\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~296 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~296\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~40 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~40\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~8 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~8\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~168 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~168\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~136 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~136\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~105 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~105\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~73 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~73\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~25 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~25\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~9 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~9\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~345 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~345\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~281 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~281\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~265 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~265\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~393 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~393\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~110 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~110\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~126 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~126\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~238 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~238\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~254 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~254\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~510 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~510\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~382 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~382\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~478 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~478\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~350 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~350\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~271 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~271\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~399 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~399\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~287 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~287\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~351 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~351\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~111 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~111\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~79 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~79\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~31 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~31\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~15 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~15\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~320 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~320\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~256 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~256\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~352 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~352\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~288 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~288\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~128 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~128\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~160 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~160\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~0 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~0\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~32 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~32\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~99 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~99\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~67 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~67\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~19 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~19\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~3 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~3\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~259 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~259\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~387 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~387\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~275 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~275\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~339 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~339\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~324 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~324\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~260 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~260\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~356 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~356\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~292 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~292\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~164 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~164\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~132 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~132\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~4 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~4\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~36 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~36\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~78 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~78\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~94 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~94\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~30 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~30\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~62 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~62\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~158 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~158\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~190 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~190\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~222 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~222\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~206 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~206\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~318 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~318\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~446 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~446\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~286 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~286\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~414 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~414\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~462 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~462\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~398 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~398\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~430 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~430\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~494 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~494\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~108 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~108\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~124 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~124\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~252 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~252\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~236 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~236\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~508 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~508\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~380 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~380\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~476 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~476\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~348 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~348\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~189 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~189\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~173 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~173\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~253 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~253\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~221 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~221\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~509 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~509\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~445 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~445\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~365 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~365\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~493 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~493\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~46 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~46\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~14 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~14\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~174 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~174\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~142 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~142\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~334 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~334\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~270 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~270\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~366 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~366\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~302 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~302\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~92 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~92\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~76 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~76\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~60 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~60\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~28 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~28\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~188 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~188\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~156 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~156\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~204 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~204\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~220 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~220\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~316 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~316\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~444 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~444\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~284 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~284\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~412 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~412\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~460 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~460\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~396 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~396\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~428 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~428\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~492 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~492\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~93 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~93\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~125 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~125\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~45 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~45\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~61 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~61\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~157 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~157\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~141 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~141\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~237 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~237\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~205 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~205\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~381 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~381\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~317 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~317\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~429 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~429\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~301 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~301\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~461 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~461\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~333 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~333\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~477 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~477\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~413 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~413\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~44 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~44\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~12 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~12\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~172 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~172\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~140 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~140\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~268 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~268\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~332 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~332\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~364 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~364\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~300 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~300\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~109 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~109\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~77 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~77\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~13 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~13\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~29 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~29\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~397 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~397\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~269 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~269\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~285 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~285\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~349 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~349\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~836 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~836\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~836" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~842 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~842\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~842" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~841 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~841\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~841" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~838 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~838\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~838" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~834 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~834\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~834" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~837 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~837\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~837" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~833 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~833\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~833" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~843 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~843\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~843" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~840 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~840\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~840" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~835 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~835\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~835" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~846 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~846\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~846" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~839 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~839\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~839" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~832 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~832\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~832" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~845 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~845\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~845" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~844 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~844\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~844" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~847 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~847\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~847" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[0\] " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[0\]\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\] " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[3\] " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[3\]\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[1\] " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[1\]\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[4\] " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[4\]\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM_CONTROLLER:inst7\|SRAM_WE_N " "Info: Detected ripple clock \"SRAM_CONTROLLER:inst7\|SRAM_WE_N\" as buffer" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CONTROLLER:inst7\|SRAM_WE_N" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register CHIP_EMULATOR:inst4\|SRAM~255 register SCOMP:inst\|AC\[15\] 39.77 MHz 25.146 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 39.77 MHz between source register \"CHIP_EMULATOR:inst4\|SRAM~255\" and destination register \"SCOMP:inst\|AC\[15\]\" (period= 25.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.846 ns + Longest register register " "Info: + Longest register to register delay is 5.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIP_EMULATOR:inst4\|SRAM~255 1 REG LCCOMB_X30_Y21_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~255'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|SRAM~255 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.419 ns) 1.168 ns CHIP_EMULATOR:inst4\|SRAM~530 2 COMB LCCOMB_X30_Y18_N14 1 " "Info: 2: + IC(0.749 ns) + CELL(0.419 ns) = 1.168 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~530'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { CHIP_EMULATOR:inst4|SRAM~255 CHIP_EMULATOR:inst4|SRAM~530 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.150 ns) 2.081 ns CHIP_EMULATOR:inst4\|SRAM~531 3 COMB LCCOMB_X30_Y16_N6 1 " "Info: 3: + IC(0.763 ns) + CELL(0.150 ns) = 2.081 ns; Loc. = LCCOMB_X30_Y16_N6; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~531'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { CHIP_EMULATOR:inst4|SRAM~530 CHIP_EMULATOR:inst4|SRAM~531 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.150 ns) 3.557 ns CHIP_EMULATOR:inst4\|DATA\[15\]~23 4 COMB LCCOMB_X29_Y25_N22 2 " "Info: 4: + IC(1.326 ns) + CELL(0.150 ns) = 3.557 ns; Loc. = LCCOMB_X29_Y25_N22; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[15\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CHIP_EMULATOR:inst4|SRAM~531 CHIP_EMULATOR:inst4|DATA[15]~23 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 3.955 ns CHIP_EMULATOR:inst4\|DATA\[15\]~84 5 COMB LCCOMB_X29_Y25_N16 33 " "Info: 5: + IC(0.249 ns) + CELL(0.149 ns) = 3.955 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 33; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[15\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { CHIP_EMULATOR:inst4|DATA[15]~23 CHIP_EMULATOR:inst4|DATA[15]~84 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.150 ns) 5.355 ns SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~0 6 COMB LCCOMB_X22_Y20_N26 3 " "Info: 6: + IC(1.250 ns) + CELL(0.150 ns) = 5.355 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 3; COMB Node = 'SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CHIP_EMULATOR:inst4|DATA[15]~84 SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 5.762 ns SCOMP:inst\|Selector12~10 7 COMB LCCOMB_X22_Y20_N28 1 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 5.762 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector12~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 SCOMP:inst|Selector12~10 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.846 ns SCOMP:inst\|AC\[15\] 8 REG LCFF_X22_Y20_N29 18 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 5.846 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 18; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector12~10 SCOMP:inst|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.252 ns ( 21.42 % ) " "Info: Total cell delay = 1.252 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.594 ns ( 78.58 % ) " "Info: Total interconnect delay = 4.594 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { CHIP_EMULATOR:inst4|SRAM~255 CHIP_EMULATOR:inst4|SRAM~530 CHIP_EMULATOR:inst4|SRAM~531 CHIP_EMULATOR:inst4|DATA[15]~23 CHIP_EMULATOR:inst4|DATA[15]~84 SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 SCOMP:inst|Selector12~10 SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { CHIP_EMULATOR:inst4|SRAM~255 {} CHIP_EMULATOR:inst4|SRAM~530 {} CHIP_EMULATOR:inst4|SRAM~531 {} CHIP_EMULATOR:inst4|DATA[15]~23 {} CHIP_EMULATOR:inst4|DATA[15]~84 {} SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 {} SCOMP:inst|Selector12~10 {} SCOMP:inst|AC[15] {} } { 0.000ns 0.749ns 0.763ns 1.326ns 0.249ns 1.250ns 0.257ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.763 ns - Smallest " "Info: - Smallest clock skew is -6.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 369 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns SCOMP:inst\|AC\[15\] 3 REG LCFF_X22_Y20_N29 18 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 18; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_50~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 9.451 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 9.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.787 ns) 3.310 ns SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\] 2 REG LCFF_X29_Y22_N31 138 " "Info: 2: + IC(1.524 ns) + CELL(0.787 ns) = 3.310 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.410 ns) 4.592 ns CHIP_EMULATOR:inst4\|SRAM~847 3 COMB LCCOMB_X29_Y22_N16 2 " "Info: 3: + IC(0.872 ns) + CELL(0.410 ns) = 4.592 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~847'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.420 ns) 6.011 ns rtl~15 4 COMB LCCOMB_X28_Y19_N0 1 " "Info: 4: + IC(0.999 ns) + CELL(0.420 ns) = 6.011 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 1; COMB Node = 'rtl~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { CHIP_EMULATOR:inst4|SRAM~847 rtl~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.814 ns rtl~15clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(1.803 ns) + CELL(0.000 ns) = 7.814 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'rtl~15clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { rtl~15 rtl~15clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.275 ns) 9.451 ns CHIP_EMULATOR:inst4\|SRAM~255 6 REG LCCOMB_X30_Y21_N28 1 " "Info: 6: + IC(1.362 ns) + CELL(0.275 ns) = 9.451 ns; Loc. = LCCOMB_X30_Y21_N28; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~255'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~255 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.891 ns ( 30.59 % ) " "Info: Total cell delay = 2.891 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.560 ns ( 69.41 % ) " "Info: Total interconnect delay = 6.560 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.451 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~255 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.451 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~255 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.362ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.451 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~255 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.451 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~255 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.362ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { CHIP_EMULATOR:inst4|SRAM~255 CHIP_EMULATOR:inst4|SRAM~530 CHIP_EMULATOR:inst4|SRAM~531 CHIP_EMULATOR:inst4|DATA[15]~23 CHIP_EMULATOR:inst4|DATA[15]~84 SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 SCOMP:inst|Selector12~10 SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { CHIP_EMULATOR:inst4|SRAM~255 {} CHIP_EMULATOR:inst4|SRAM~530 {} CHIP_EMULATOR:inst4|SRAM~531 {} CHIP_EMULATOR:inst4|DATA[15]~23 {} CHIP_EMULATOR:inst4|DATA[15]~84 {} SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~0 {} SCOMP:inst|Selector12~10 {} SCOMP:inst|AC[15] {} } { 0.000ns 0.749ns 0.763ns 1.326ns 0.249ns 1.250ns 0.257ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.451 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~255 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.451 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~255 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.362ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\] CHIP_EMULATOR:inst4\|SRAM~249 clk_50 4.497 ns " "Info: Found hold time violation between source  pin or register \"SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\]\" and destination pin or register \"CHIP_EMULATOR:inst4\|SRAM~249\" for clock \"clk_50\" (Hold time is 4.497 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.770 ns + Largest " "Info: + Largest clock skew is 6.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 9.454 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.787 ns) 3.310 ns SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\] 2 REG LCFF_X29_Y22_N31 138 " "Info: 2: + IC(1.524 ns) + CELL(0.787 ns) = 3.310 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.410 ns) 4.592 ns CHIP_EMULATOR:inst4\|SRAM~847 3 COMB LCCOMB_X29_Y22_N16 2 " "Info: 3: + IC(0.872 ns) + CELL(0.410 ns) = 4.592 ns; Loc. = LCCOMB_X29_Y22_N16; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~847'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.420 ns) 6.011 ns rtl~15 4 COMB LCCOMB_X28_Y19_N0 1 " "Info: 4: + IC(0.999 ns) + CELL(0.420 ns) = 6.011 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 1; COMB Node = 'rtl~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { CHIP_EMULATOR:inst4|SRAM~847 rtl~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.814 ns rtl~15clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(1.803 ns) + CELL(0.000 ns) = 7.814 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'rtl~15clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { rtl~15 rtl~15clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.275 ns) 9.454 ns CHIP_EMULATOR:inst4\|SRAM~249 6 REG LCCOMB_X21_Y21_N14 1 " "Info: 6: + IC(1.365 ns) + CELL(0.275 ns) = 9.454 ns; Loc. = LCCOMB_X21_Y21_N14; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~249'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.891 ns ( 30.58 % ) " "Info: Total cell delay = 2.891 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.563 ns ( 69.42 % ) " "Info: Total interconnect delay = 6.563 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~249 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.365ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 369 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 369; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\] 3 REG LCFF_X21_Y21_N17 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X21_Y21_N17; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_50~clkctrl SRAM_CONTROLLER:inst7|SRAM_ADDR[9] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50 clk_50~clkctrl SRAM_CONTROLLER:inst7|SRAM_ADDR[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM_CONTROLLER:inst7|SRAM_ADDR[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~249 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.365ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50 clk_50~clkctrl SRAM_CONTROLLER:inst7|SRAM_ADDR[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM_CONTROLLER:inst7|SRAM_ADDR[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.023 ns - Shortest register register " "Info: - Shortest register to register delay is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\] 1 REG LCFF_X21_Y21_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y21_N17; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst7\|SRAM_ADDR\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns CHIP_EMULATOR:inst4\|DATA\[9\]~49 2 COMB LCCOMB_X21_Y21_N10 2 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X21_Y21_N10; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[9\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] CHIP_EMULATOR:inst4|DATA[9]~49 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 1.316 ns CHIP_EMULATOR:inst4\|DATA\[9\]~90 3 COMB LCCOMB_X21_Y21_N28 33 " "Info: 3: + IC(0.279 ns) + CELL(0.438 ns) = 1.316 ns; Loc. = LCCOMB_X21_Y21_N28; Fanout = 33; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[9\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { CHIP_EMULATOR:inst4|DATA[9]~49 CHIP_EMULATOR:inst4|DATA[9]~90 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.419 ns) 2.023 ns CHIP_EMULATOR:inst4\|SRAM~249 4 REG LCCOMB_X21_Y21_N14 1 " "Info: 4: + IC(0.288 ns) + CELL(0.419 ns) = 2.023 ns; Loc. = LCCOMB_X21_Y21_N14; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~249'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { CHIP_EMULATOR:inst4|DATA[9]~90 CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 55.96 % ) " "Info: Total cell delay = 1.132 ns ( 55.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.891 ns ( 44.04 % ) " "Info: Total interconnect delay = 0.891 ns ( 44.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] CHIP_EMULATOR:inst4|DATA[9]~49 CHIP_EMULATOR:inst4|DATA[9]~90 CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] {} CHIP_EMULATOR:inst4|DATA[9]~49 {} CHIP_EMULATOR:inst4|DATA[9]~90 {} CHIP_EMULATOR:inst4|SRAM~249 {} } { 0.000ns 0.324ns 0.279ns 0.288ns } { 0.000ns 0.275ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~847 rtl~15 rtl~15clkctrl CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~847 {} rtl~15 {} rtl~15clkctrl {} CHIP_EMULATOR:inst4|SRAM~249 {} } { 0.000ns 0.000ns 1.524ns 0.872ns 0.999ns 1.803ns 1.365ns } { 0.000ns 0.999ns 0.787ns 0.410ns 0.420ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50 clk_50~clkctrl SRAM_CONTROLLER:inst7|SRAM_ADDR[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM_CONTROLLER:inst7|SRAM_ADDR[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] CHIP_EMULATOR:inst4|DATA[9]~49 CHIP_EMULATOR:inst4|DATA[9]~90 CHIP_EMULATOR:inst4|SRAM~249 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[9] {} CHIP_EMULATOR:inst4|DATA[9]~49 {} CHIP_EMULATOR:inst4|DATA[9]~90 {} CHIP_EMULATOR:inst4|SRAM~249 {} } { 0.000ns 0.324ns 0.279ns 0.288ns } { 0.000ns 0.275ns 0.438ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 SRAM_DQ\[11\] CHIP_EMULATOR:inst4\|SRAM~411 19.230 ns register " "Info: tco from clock \"clk_50\" to destination pin \"SRAM_DQ\[11\]\" through register \"CHIP_EMULATOR:inst4\|SRAM~411\" is 19.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 9.187 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 9.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 472 312 376 488 "clk_50" "" } { 248 168 280 264 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.787 ns) 3.310 ns SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\] 2 REG LCFF_X29_Y22_N31 138 " "Info: 2: + IC(1.524 ns) + CELL(0.787 ns) = 3.310 ns; Loc. = LCFF_X29_Y22_N31; Fanout = 138; REG Node = 'SRAM_CONTROLLER:inst7\|SRAM_ADDR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] } "NODE_NAME" } } { "SRAM_CONTROLLER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SRAM_CONTROLLER.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.398 ns) 4.571 ns CHIP_EMULATOR:inst4\|SRAM~836 3 COMB LCCOMB_X29_Y22_N8 2 " "Info: 3: + IC(0.863 ns) + CELL(0.398 ns) = 4.571 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~836'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~836 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.388 ns) 5.749 ns rtl~20 4 COMB LCCOMB_X28_Y19_N24 1 " "Info: 4: + IC(0.790 ns) + CELL(0.388 ns) = 5.749 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 1; COMB Node = 'rtl~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { CHIP_EMULATOR:inst4|SRAM~836 rtl~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.000 ns) 7.671 ns rtl~20clkctrl 5 COMB CLKCTRL_G7 16 " "Info: 5: + IC(1.922 ns) + CELL(0.000 ns) = 7.671 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'rtl~20clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { rtl~20 rtl~20clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.150 ns) 9.187 ns CHIP_EMULATOR:inst4\|SRAM~411 6 REG LCCOMB_X29_Y15_N28 1 " "Info: 6: + IC(1.366 ns) + CELL(0.150 ns) = 9.187 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~411'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { rtl~20clkctrl CHIP_EMULATOR:inst4|SRAM~411 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 29.63 % ) " "Info: Total cell delay = 2.722 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.465 ns ( 70.37 % ) " "Info: Total interconnect delay = 6.465 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~836 rtl~20 rtl~20clkctrl CHIP_EMULATOR:inst4|SRAM~411 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~836 {} rtl~20 {} rtl~20clkctrl {} CHIP_EMULATOR:inst4|SRAM~411 {} } { 0.000ns 0.000ns 1.524ns 0.863ns 0.790ns 1.922ns 1.366ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.388ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.043 ns + Longest register pin " "Info: + Longest register to pin delay is 10.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIP_EMULATOR:inst4\|SRAM~411 1 REG LCCOMB_X29_Y15_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~411'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|SRAM~411 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.275 ns) 2.088 ns CHIP_EMULATOR:inst4\|SRAM~595 2 COMB LCCOMB_X33_Y22_N6 1 " "Info: 2: + IC(1.813 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~595'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CHIP_EMULATOR:inst4|SRAM~411 CHIP_EMULATOR:inst4|SRAM~595 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.487 ns CHIP_EMULATOR:inst4\|SRAM~598 3 COMB LCCOMB_X33_Y22_N24 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.487 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~598'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { CHIP_EMULATOR:inst4|SRAM~595 CHIP_EMULATOR:inst4|SRAM~598 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 3.015 ns CHIP_EMULATOR:inst4\|SRAM~601 4 COMB LCCOMB_X33_Y22_N4 1 " "Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 3.015 ns; Loc. = LCCOMB_X33_Y22_N4; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~601'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { CHIP_EMULATOR:inst4|SRAM~598 CHIP_EMULATOR:inst4|SRAM~601 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.150 ns) 4.365 ns CHIP_EMULATOR:inst4\|DATA\[11\]~39 5 COMB LCCOMB_X24_Y22_N28 2 " "Info: 5: + IC(1.200 ns) + CELL(0.150 ns) = 4.365 ns; Loc. = LCCOMB_X24_Y22_N28; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[11\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { CHIP_EMULATOR:inst4|SRAM~601 CHIP_EMULATOR:inst4|DATA[11]~39 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.438 ns) 5.560 ns CHIP_EMULATOR:inst4\|DATA\[11\]~42 6 COMB LCCOMB_X24_Y24_N8 1 " "Info: 6: + IC(0.757 ns) + CELL(0.438 ns) = 5.560 ns; Loc. = LCCOMB_X24_Y24_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[11\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CHIP_EMULATOR:inst4|DATA[11]~39 CHIP_EMULATOR:inst4|DATA[11]~42 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(2.778 ns) 10.043 ns SRAM_DQ\[11\] 7 PIN PIN_H11 0 " "Info: 7: + IC(1.705 ns) + CELL(2.778 ns) = 10.043 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'SRAM_DQ\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { CHIP_EMULATOR:inst4|DATA[11]~42 SRAM_DQ[11] } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.066 ns ( 40.49 % ) " "Info: Total cell delay = 4.066 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.977 ns ( 59.51 % ) " "Info: Total interconnect delay = 5.977 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.043 ns" { CHIP_EMULATOR:inst4|SRAM~411 CHIP_EMULATOR:inst4|SRAM~595 CHIP_EMULATOR:inst4|SRAM~598 CHIP_EMULATOR:inst4|SRAM~601 CHIP_EMULATOR:inst4|DATA[11]~39 CHIP_EMULATOR:inst4|DATA[11]~42 SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.043 ns" { CHIP_EMULATOR:inst4|SRAM~411 {} CHIP_EMULATOR:inst4|SRAM~595 {} CHIP_EMULATOR:inst4|SRAM~598 {} CHIP_EMULATOR:inst4|SRAM~601 {} CHIP_EMULATOR:inst4|DATA[11]~39 {} CHIP_EMULATOR:inst4|DATA[11]~42 {} SRAM_DQ[11] {} } { 0.000ns 1.813ns 0.249ns 0.253ns 1.200ns 0.757ns 1.705ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { clk_50 SRAM_CONTROLLER:inst7|SRAM_ADDR[2] CHIP_EMULATOR:inst4|SRAM~836 rtl~20 rtl~20clkctrl CHIP_EMULATOR:inst4|SRAM~411 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { clk_50 {} clk_50~combout {} SRAM_CONTROLLER:inst7|SRAM_ADDR[2] {} CHIP_EMULATOR:inst4|SRAM~836 {} rtl~20 {} rtl~20clkctrl {} CHIP_EMULATOR:inst4|SRAM~411 {} } { 0.000ns 0.000ns 1.524ns 0.863ns 0.790ns 1.922ns 1.366ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.388ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.043 ns" { CHIP_EMULATOR:inst4|SRAM~411 CHIP_EMULATOR:inst4|SRAM~595 CHIP_EMULATOR:inst4|SRAM~598 CHIP_EMULATOR:inst4|SRAM~601 CHIP_EMULATOR:inst4|DATA[11]~39 CHIP_EMULATOR:inst4|DATA[11]~42 SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.043 ns" { CHIP_EMULATOR:inst4|SRAM~411 {} CHIP_EMULATOR:inst4|SRAM~595 {} CHIP_EMULATOR:inst4|SRAM~598 {} CHIP_EMULATOR:inst4|SRAM~601 {} CHIP_EMULATOR:inst4|DATA[11]~39 {} CHIP_EMULATOR:inst4|DATA[11]~42 {} SRAM_DQ[11] {} } { 0.000ns 1.813ns 0.249ns 0.253ns 1.200ns 0.757ns 1.705ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 516 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 516 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 04 19:16:45 2020 " "Info: Processing ended: Sat Apr 04 19:16:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1599 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1599 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
