Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Apr  7 02:25:57 2024
| Host             : lazyprata running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.231        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.157        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        3 |       --- |             --- |
| Slice Logic              |     0.040 |    17047 |       --- |             --- |
|   LUT as Logic           |     0.032 |     7699 |     20800 |           37.01 |
|   CARRY4                 |     0.003 |     1376 |      8150 |           16.88 |
|   Register               |     0.003 |     5044 |     41600 |           12.13 |
|   LUT as Shift Register  |    <0.001 |      153 |      9600 |            1.59 |
|   LUT as Distributed RAM |    <0.001 |      140 |      9600 |            1.46 |
|   F7/F8 Muxes            |    <0.001 |        6 |     32600 |            0.02 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |      264 |       --- |             --- |
| Signals                  |     0.035 |    11145 |       --- |             --- |
| Block RAM                |     0.067 |     42.5 |        50 |           85.00 |
| DSPs                     |     0.007 |        6 |        90 |            6.67 |
| I/O                      |    <0.001 |       47 |       106 |           44.34 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.231 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.161 |       0.150 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.006 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| main                             |     0.157 |
|   fft_0                          |     0.070 |
|     revstage                     |    <0.001 |
|     stage_1024                   |     0.014 |
|       FWBFLY.bfly                |     0.013 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|         fifo_left_reg_0_15_0_5   |     0.000 |
|         fifo_left_reg_0_15_12_17 |    <0.001 |
|         fifo_left_reg_0_15_18_23 |    <0.001 |
|         fifo_left_reg_0_15_24_25 |    <0.001 |
|         fifo_left_reg_0_15_6_11  |     0.000 |
|         p1                       |     0.005 |
|           GENSTAGES[0].genmpy    |    <0.001 |
|           GENSTAGES[1].genmpy    |    <0.001 |
|           GENSTAGES[2].genmpy    |    <0.001 |
|           GENSTAGES[3].genmpy    |    <0.001 |
|           GENSTAGES[4].genmpy    |    <0.001 |
|           lmpy_0                 |    <0.001 |
|           lmpy_1                 |    <0.001 |
|         p2                       |     0.000 |
|           GENSTAGES[0].genmpy    |     0.000 |
|           GENSTAGES[1].genmpy    |     0.000 |
|           GENSTAGES[2].genmpy    |     0.000 |
|           GENSTAGES[3].genmpy    |     0.000 |
|           GENSTAGES[4].genmpy    |     0.000 |
|           lmpy_0                 |     0.000 |
|           lmpy_1                 |     0.000 |
|         p3                       |     0.006 |
|           GENSTAGES[0].genmpy    |    <0.001 |
|           GENSTAGES[1].genmpy    |    <0.001 |
|           GENSTAGES[2].genmpy    |    <0.001 |
|           GENSTAGES[3].genmpy    |    <0.001 |
|           GENSTAGES[4].genmpy    |    <0.001 |
|           lmpy_0                 |    <0.001 |
|           lmpy_1                 |    <0.001 |
|     stage_128                    |     0.005 |
|       HWBFLY.bfly                |     0.004 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|       imem_reg_0_63_0_0          |    <0.001 |
|       imem_reg_0_63_10_10        |    <0.001 |
|       imem_reg_0_63_11_11        |    <0.001 |
|       imem_reg_0_63_1_1          |    <0.001 |
|       imem_reg_0_63_2_2          |    <0.001 |
|       imem_reg_0_63_3_3          |    <0.001 |
|       imem_reg_0_63_4_4          |    <0.001 |
|       imem_reg_0_63_5_5          |    <0.001 |
|       imem_reg_0_63_6_6          |    <0.001 |
|       imem_reg_0_63_7_7          |    <0.001 |
|       imem_reg_0_63_8_8          |    <0.001 |
|       imem_reg_0_63_9_9          |    <0.001 |
|       omem_reg_0_63_0_2          |    <0.001 |
|       omem_reg_0_63_3_5          |    <0.001 |
|       omem_reg_0_63_6_8          |    <0.001 |
|       omem_reg_0_63_9_11         |    <0.001 |
|     stage_16                     |     0.010 |
|       HWBFLY.bfly                |     0.009 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|       imem_reg_0_7_0_0           |    <0.001 |
|       imem_reg_0_7_10_10         |    <0.001 |
|       imem_reg_0_7_11_11         |    <0.001 |
|       imem_reg_0_7_1_1           |    <0.001 |
|       imem_reg_0_7_2_2           |    <0.001 |
|       imem_reg_0_7_3_3           |    <0.001 |
|       imem_reg_0_7_4_4           |    <0.001 |
|       imem_reg_0_7_5_5           |    <0.001 |
|       imem_reg_0_7_6_6           |    <0.001 |
|       imem_reg_0_7_7_7           |    <0.001 |
|       imem_reg_0_7_8_8           |    <0.001 |
|       imem_reg_0_7_9_9           |    <0.001 |
|       omem_reg_0_7_0_5           |    <0.001 |
|       omem_reg_0_7_6_11          |    <0.001 |
|     stage_2                      |    <0.001 |
|       do_rnd_i                   |    <0.001 |
|       do_rnd_r                   |    <0.001 |
|     stage_256                    |     0.004 |
|       HWBFLY.bfly                |     0.003 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|     stage_32                     |     0.011 |
|       HWBFLY.bfly                |     0.009 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|       imem_reg_0_15_0_0          |    <0.001 |
|       imem_reg_0_15_10_10        |    <0.001 |
|       imem_reg_0_15_11_11        |    <0.001 |
|       imem_reg_0_15_1_1          |    <0.001 |
|       imem_reg_0_15_2_2          |    <0.001 |
|       imem_reg_0_15_3_3          |    <0.001 |
|       imem_reg_0_15_4_4          |    <0.001 |
|       imem_reg_0_15_5_5          |    <0.001 |
|       imem_reg_0_15_6_6          |    <0.001 |
|       imem_reg_0_15_7_7          |    <0.001 |
|       imem_reg_0_15_8_8          |    <0.001 |
|       imem_reg_0_15_9_9          |    <0.001 |
|       omem_reg_0_15_0_5          |    <0.001 |
|       omem_reg_0_15_6_11         |    <0.001 |
|     stage_4                      |     0.002 |
|       do_rnd_diff_i              |    <0.001 |
|       do_rnd_diff_r              |    <0.001 |
|       do_rnd_sum_i               |    <0.001 |
|       do_rnd_sum_r               |    <0.001 |
|     stage_512                    |     0.005 |
|       FWBFLY.bfly                |     0.005 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|         fifo_left_reg_0_7_0_5    |    <0.001 |
|         fifo_left_reg_0_7_12_13  |    <0.001 |
|         fifo_left_reg_0_7_6_11   |    <0.001 |
|         p1                       |     0.002 |
|           GENSTAGES[0].genmpy    |    <0.001 |
|           GENSTAGES[1].genmpy    |    <0.001 |
|           lmpy_0                 |    <0.001 |
|           lmpy_1                 |    <0.001 |
|         p2                       |    <0.001 |
|           GENSTAGES[0].genmpy    |    <0.001 |
|           GENSTAGES[1].genmpy    |    <0.001 |
|           lmpy_0                 |    <0.001 |
|           lmpy_1                 |    <0.001 |
|         p3                       |     0.002 |
|           GENSTAGES[0].genmpy    |    <0.001 |
|           GENSTAGES[1].genmpy    |    <0.001 |
|           lmpy_0                 |    <0.001 |
|           lmpy_1                 |    <0.001 |
|     stage_64                     |     0.010 |
|       HWBFLY.bfly                |     0.009 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|       imem_reg_0_31_0_0          |    <0.001 |
|       imem_reg_0_31_10_10        |    <0.001 |
|       imem_reg_0_31_11_11        |    <0.001 |
|       imem_reg_0_31_1_1          |    <0.001 |
|       imem_reg_0_31_2_2          |    <0.001 |
|       imem_reg_0_31_3_3          |    <0.001 |
|       imem_reg_0_31_4_4          |    <0.001 |
|       imem_reg_0_31_5_5          |    <0.001 |
|       imem_reg_0_31_6_6          |    <0.001 |
|       imem_reg_0_31_7_7          |    <0.001 |
|       imem_reg_0_31_8_8          |    <0.001 |
|       imem_reg_0_31_9_9          |    <0.001 |
|       omem_reg_0_31_0_5          |    <0.001 |
|       omem_reg_0_31_6_11         |    <0.001 |
|     stage_8                      |     0.009 |
|       HWBFLY.bfly                |     0.008 |
|         do_rnd_left_i            |    <0.001 |
|         do_rnd_left_r            |    <0.001 |
|         do_rnd_right_i           |    <0.001 |
|         do_rnd_right_r           |    <0.001 |
|       imem_reg_0_3_0_0           |    <0.001 |
|       imem_reg_0_3_10_10         |    <0.001 |
|       imem_reg_0_3_11_11         |    <0.001 |
|       imem_reg_0_3_1_1           |    <0.001 |
|       imem_reg_0_3_2_2           |    <0.001 |
|       imem_reg_0_3_3_3           |    <0.001 |
|       imem_reg_0_3_4_4           |    <0.001 |
|       imem_reg_0_3_5_5           |    <0.001 |
|       imem_reg_0_3_6_6           |    <0.001 |
|       imem_reg_0_3_7_7           |    <0.001 |
|       imem_reg_0_3_8_8           |    <0.001 |
|       imem_reg_0_3_9_9           |    <0.001 |
|       omem_reg_0_3_0_5           |    <0.001 |
|       omem_reg_0_3_6_11          |    <0.001 |
|   mic                            |    <0.001 |
|   nolabel_line178                |    <0.001 |
|   oled                           |    <0.001 |
|   slow_clock_6p25MHz             |    <0.001 |
|   twentykhz                      |    <0.001 |
|   user_interface                 |     0.082 |
|     beatHigh_bg                  |     0.000 |
|     clock_90pix                  |    <0.001 |
|     game_start_bg                |    <0.001 |
|     press_c_bg                   |     0.000 |
|     press_d_bg                   |     0.000 |
|     press_l_bg                   |    <0.001 |
|     press_r_bg                   |     0.000 |
|     press_up_bg                  |     0.000 |
|     random_gen1                  |    <0.001 |
|     random_gen2                  |    <0.001 |
|     random_gen3                  |    <0.001 |
|     random_gen4                  |    <0.001 |
|     random_gen_shape1            |    <0.001 |
|     random_gen_shape2            |    <0.001 |
|     random_gen_shape3            |    <0.001 |
|     random_gen_shape4            |    <0.001 |
|     score_display                |     0.005 |
|       slow_clock_960Hz           |    <0.001 |
|     try_again_bg                 |    <0.001 |
|     welcome_bg                   |     0.000 |
+----------------------------------+-----------+


