$date
	Thu May 27 21:31:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg_file_tb $end
$var wire 8 ! r_data [7:0] $end
$var reg 1 " clk $end
$var reg 2 # r_addr [1:0] $end
$var reg 2 $ w_addr [1:0] $end
$var reg 8 % w_data [7:0] $end
$var reg 1 & wr_en $end
$scope module circuit1 $end
$var wire 1 " clk $end
$var wire 2 ' r_addr [1:0] $end
$var wire 8 ( r_data [7:0] $end
$var wire 2 ) w_addr [1:0] $end
$var wire 8 * w_data [7:0] $end
$var wire 1 & wr_en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
bx (
b0 '
0&
b0 %
b0 $
b0 #
0"
bx !
$end
#10
1"
#20
b1111 %
b1111 *
b1 $
b1 )
1&
0"
#30
1"
#40
b1111 !
b1111 (
b1 #
b1 '
0"
#50
1"
#60
0"
