ARM GAS  /tmp/ccVzGT9P.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_crc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.crc_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	crc_deinit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	crc_deinit:
  25              	.LFB56:
  26              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \file  gd32f1x0_crc.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief CRC driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** #include "gd32f1x0_crc.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      deinit CRC calculation unit
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_deinit(void)
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
  27              		.loc 1 24 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_IDATA = (uint32_t)0xFFFFFFFFU;
  32              		.loc 1 25 5 view .LVU1
  33              		.loc 1 25 15 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccVzGT9P.s 			page 2


  34 0000 4FF0FF32 		mov	r2, #-1
  35 0004 034B     		ldr	r3, .L2
  36 0006 1A61     		str	r2, [r3, #16]
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_DATA  = (uint32_t)0xFFFFFFFFU;
  37              		.loc 1 26 5 is_stmt 1 view .LVU3
  38              		.loc 1 26 15 is_stmt 0 view .LVU4
  39 0008 1A60     		str	r2, [r3]
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_FDATA = (uint32_t)0x00000000U;
  40              		.loc 1 27 5 is_stmt 1 view .LVU5
  41              		.loc 1 27 15 is_stmt 0 view .LVU6
  42 000a 0022     		movs	r2, #0
  43 000c 5A60     		str	r2, [r3, #4]
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL   = CRC_CTL_RST;   
  44              		.loc 1 28 5 is_stmt 1 view .LVU7
  45              		.loc 1 28 15 is_stmt 0 view .LVU8
  46 000e 0122     		movs	r2, #1
  47 0010 9A60     		str	r2, [r3, #8]
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
  48              		.loc 1 29 1 view .LVU9
  49 0012 7047     		bx	lr
  50              	.L3:
  51              		.align	2
  52              	.L2:
  53 0014 00300240 		.word	1073885184
  54              		.cfi_endproc
  55              	.LFE56:
  57              		.section	.text.crc_reverse_output_data_enable,"ax",%progbits
  58              		.align	1
  59              		.global	crc_reverse_output_data_enable
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu softvfp
  65              	crc_reverse_output_data_enable:
  66              	.LFB57:
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      enable the reverse operation of output data
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_reverse_output_data_enable(void)
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
  67              		.loc 1 38 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL &= (uint32_t)(~ CRC_CTL_REV_O);
  72              		.loc 1 39 5 view .LVU11
  73              		.loc 1 39 13 is_stmt 0 view .LVU12
  74 0000 044B     		ldr	r3, .L5
  75 0002 9A68     		ldr	r2, [r3, #8]
  76 0004 22F08002 		bic	r2, r2, #128
  77 0008 9A60     		str	r2, [r3, #8]
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL |= (uint32_t)CRC_CTL_REV_O;
ARM GAS  /tmp/ccVzGT9P.s 			page 3


  78              		.loc 1 40 5 is_stmt 1 view .LVU13
  79              		.loc 1 40 13 is_stmt 0 view .LVU14
  80 000a 9A68     		ldr	r2, [r3, #8]
  81 000c 42F08002 		orr	r2, r2, #128
  82 0010 9A60     		str	r2, [r3, #8]
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
  83              		.loc 1 41 1 view .LVU15
  84 0012 7047     		bx	lr
  85              	.L6:
  86              		.align	2
  87              	.L5:
  88 0014 00300240 		.word	1073885184
  89              		.cfi_endproc
  90              	.LFE57:
  92              		.section	.text.crc_reverse_output_data_disable,"ax",%progbits
  93              		.align	1
  94              		.global	crc_reverse_output_data_disable
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu softvfp
 100              	crc_reverse_output_data_disable:
 101              	.LFB58:
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      disable the reverse operation of output data
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_reverse_output_data_disable(void)
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 102              		.loc 1 50 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL &= (uint32_t)(~ CRC_CTL_REV_O);
 107              		.loc 1 51 5 view .LVU17
 108              		.loc 1 51 13 is_stmt 0 view .LVU18
 109 0000 024A     		ldr	r2, .L8
 110 0002 9368     		ldr	r3, [r2, #8]
 111 0004 23F08003 		bic	r3, r3, #128
 112 0008 9360     		str	r3, [r2, #8]
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 113              		.loc 1 52 1 view .LVU19
 114 000a 7047     		bx	lr
 115              	.L9:
 116              		.align	2
 117              	.L8:
 118 000c 00300240 		.word	1073885184
 119              		.cfi_endproc
 120              	.LFE58:
 122              		.section	.text.crc_data_register_reset,"ax",%progbits
 123              		.align	1
 124              		.global	crc_data_register_reset
 125              		.syntax unified
ARM GAS  /tmp/ccVzGT9P.s 			page 4


 126              		.thumb
 127              		.thumb_func
 128              		.fpu softvfp
 130              	crc_data_register_reset:
 131              	.LFB59:
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      reset data register to the value of initializaiton data register
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_data_register_reset(void)
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 132              		.loc 1 61 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL |= (uint32_t)CRC_CTL_RST;
 137              		.loc 1 62 5 view .LVU21
 138              		.loc 1 62 13 is_stmt 0 view .LVU22
 139 0000 024A     		ldr	r2, .L11
 140 0002 9368     		ldr	r3, [r2, #8]
 141 0004 43F00103 		orr	r3, r3, #1
 142 0008 9360     		str	r3, [r2, #8]
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 143              		.loc 1 63 1 view .LVU23
 144 000a 7047     		bx	lr
 145              	.L12:
 146              		.align	2
 147              	.L11:
 148 000c 00300240 		.word	1073885184
 149              		.cfi_endproc
 150              	.LFE59:
 152              		.section	.text.crc_data_register_read,"ax",%progbits
 153              		.align	1
 154              		.global	crc_data_register_read
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu softvfp
 160              	crc_data_register_read:
 161              	.LFB60:
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      read the data register 
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     32-bit value of the data register
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** uint32_t crc_data_register_read(void)
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {   
 162              		.loc 1 72 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccVzGT9P.s 			page 5


 166              		@ link register save eliminated.
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     uint32_t data;
 167              		.loc 1 73 5 view .LVU25
  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     data = CRC_DATA;
 168              		.loc 1 74 5 view .LVU26
 169              		.loc 1 74 10 is_stmt 0 view .LVU27
 170 0000 014B     		ldr	r3, .L14
 171 0002 1868     		ldr	r0, [r3]
 172              	.LVL0:
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     return (data);    
 173              		.loc 1 75 5 is_stmt 1 view .LVU28
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 174              		.loc 1 76 1 is_stmt 0 view .LVU29
 175 0004 7047     		bx	lr
 176              	.L15:
 177 0006 00BF     		.align	2
 178              	.L14:
 179 0008 00300240 		.word	1073885184
 180              		.cfi_endproc
 181              	.LFE60:
 183              		.section	.text.crc_free_data_register_read,"ax",%progbits
 184              		.align	1
 185              		.global	crc_free_data_register_read
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu softvfp
 191              	crc_free_data_register_read:
 192              	.LFB61:
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      read the free data register
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  none
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     8-bit value of the free data register
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** uint8_t crc_free_data_register_read(void)
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {   
 193              		.loc 1 85 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		@ link register save eliminated.
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     uint8_t fdata;
 198              		.loc 1 86 5 view .LVU31
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     fdata = (uint8_t)CRC_FDATA;
 199              		.loc 1 87 5 view .LVU32
 200              		.loc 1 87 22 is_stmt 0 view .LVU33
 201 0000 014B     		ldr	r3, .L17
 202 0002 5868     		ldr	r0, [r3, #4]
 203              	.LVL1:
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     return (fdata);    
 204              		.loc 1 88 5 is_stmt 1 view .LVU34
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 205              		.loc 1 89 1 is_stmt 0 view .LVU35
 206 0004 C0B2     		uxtb	r0, r0
 207              		.loc 1 89 1 view .LVU36
ARM GAS  /tmp/ccVzGT9P.s 			page 6


 208 0006 7047     		bx	lr
 209              	.L18:
 210              		.align	2
 211              	.L17:
 212 0008 00300240 		.word	1073885184
 213              		.cfi_endproc
 214              	.LFE61:
 216              		.section	.text.crc_free_data_register_write,"ax",%progbits
 217              		.align	1
 218              		.global	crc_free_data_register_write
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu softvfp
 224              	crc_free_data_register_write:
 225              	.LVL2:
 226              	.LFB62:
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      write the free data register
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  free_data: specify 8-bit data
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_free_data_register_write(uint8_t free_data)
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 227              		.loc 1 98 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_FDATA = (uint32_t)free_data;    
 232              		.loc 1 99 5 view .LVU38
 233              		.loc 1 99 15 is_stmt 0 view .LVU39
 234 0000 014B     		ldr	r3, .L20
 235 0002 5860     		str	r0, [r3, #4]
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 236              		.loc 1 100 1 view .LVU40
 237 0004 7047     		bx	lr
 238              	.L21:
 239 0006 00BF     		.align	2
 240              	.L20:
 241 0008 00300240 		.word	1073885184
 242              		.cfi_endproc
 243              	.LFE62:
 245              		.section	.text.crc_init_data_register_write,"ax",%progbits
 246              		.align	1
 247              		.global	crc_init_data_register_write
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu softvfp
 253              	crc_init_data_register_write:
 254              	.LVL3:
 255              	.LFB63:
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
ARM GAS  /tmp/ccVzGT9P.s 			page 7


 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      write the initializaiton data register
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  init_data:specify 32-bit data
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_init_data_register_write(uint32_t init_data)
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 256              		.loc 1 109 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_IDATA = (uint32_t)init_data;
 261              		.loc 1 110 5 view .LVU42
 262              		.loc 1 110 15 is_stmt 0 view .LVU43
 263 0000 014B     		ldr	r3, .L23
 264 0002 1861     		str	r0, [r3, #16]
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 265              		.loc 1 111 1 view .LVU44
 266 0004 7047     		bx	lr
 267              	.L24:
 268 0006 00BF     		.align	2
 269              	.L23:
 270 0008 00300240 		.word	1073885184
 271              		.cfi_endproc
 272              	.LFE63:
 274              		.section	.text.crc_input_data_reverse_config,"ax",%progbits
 275              		.align	1
 276              		.global	crc_input_data_reverse_config
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu softvfp
 282              	crc_input_data_reverse_config:
 283              	.LVL4:
 284              	.LFB64:
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      configure the CRC input data function
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  data_reverse: specify input data reverse function
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****       \arg        CRC_INPUT_DATA_NOT: input data is not reversed
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****       \arg        CRC_INPUT_DATA_BYTE: input data is reversed on 8 bits
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****       \arg        CRC_INPUT_DATA_HALFWORD: input data is reversed on 16 bits
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****       \arg        CRC_INPUT_DATA_WORD: input data is reversed on 32 bits
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     none
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** void crc_input_data_reverse_config(uint32_t data_reverse)
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 285              		.loc 1 124 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL &= (uint32_t)(~CRC_CTL_REV_I);
 290              		.loc 1 125 5 view .LVU46
 291              		.loc 1 125 13 is_stmt 0 view .LVU47
ARM GAS  /tmp/ccVzGT9P.s 			page 8


 292 0000 044B     		ldr	r3, .L26
 293 0002 9968     		ldr	r1, [r3, #8]
 294 0004 21F06001 		bic	r1, r1, #96
 295 0008 9960     		str	r1, [r3, #8]
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_CTL |= (uint32_t)data_reverse;
 296              		.loc 1 126 5 is_stmt 1 view .LVU48
 297              		.loc 1 126 13 is_stmt 0 view .LVU49
 298 000a 9A68     		ldr	r2, [r3, #8]
 299 000c 0243     		orrs	r2, r2, r0
 300 000e 9A60     		str	r2, [r3, #8]
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 301              		.loc 1 127 1 view .LVU50
 302 0010 7047     		bx	lr
 303              	.L27:
 304 0012 00BF     		.align	2
 305              	.L26:
 306 0014 00300240 		.word	1073885184
 307              		.cfi_endproc
 308              	.LFE64:
 310              		.section	.text.crc_single_data_calculate,"ax",%progbits
 311              		.align	1
 312              		.global	crc_single_data_calculate
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 316              		.fpu softvfp
 318              	crc_single_data_calculate:
 319              	.LVL5:
 320              	.LFB65:
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      CRC calculate a 32-bit data
 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  sdata: specify 32-bit data
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     32-bit CRC calculate value
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** uint32_t crc_single_data_calculate(uint32_t sdata)
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {
 321              		.loc 1 136 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     CRC_DATA = sdata;
 326              		.loc 1 137 5 view .LVU52
 327              		.loc 1 137 14 is_stmt 0 view .LVU53
 328 0000 014B     		ldr	r3, .L29
 329 0002 1860     		str	r0, [r3]
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     return (CRC_DATA);
 330              		.loc 1 138 5 is_stmt 1 view .LVU54
 331              		.loc 1 138 13 is_stmt 0 view .LVU55
 332 0004 1868     		ldr	r0, [r3]
 333              	.LVL6:
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 334              		.loc 1 139 1 view .LVU56
 335 0006 7047     		bx	lr
 336              	.L30:
ARM GAS  /tmp/ccVzGT9P.s 			page 9


 337              		.align	2
 338              	.L29:
 339 0008 00300240 		.word	1073885184
 340              		.cfi_endproc
 341              	.LFE65:
 343              		.section	.text.crc_block_data_calculate,"ax",%progbits
 344              		.align	1
 345              		.global	crc_block_data_calculate
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 349              		.fpu softvfp
 351              	crc_block_data_calculate:
 352              	.LVL7:
 353              	.LFB66:
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** 
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** /*!
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \brief      CRC calculate a 32-bit data array
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  array: pointer to an array of 32 bit data words
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[in]  size: size of the array
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \param[out] none
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     \retval     32-bit CRC calculate value
 147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** */
 148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** uint32_t crc_block_data_calculate(uint32_t array[], uint32_t size)
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** {  
 354              		.loc 1 149 1 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     uint32_t index;
 359              		.loc 1 150 5 view .LVU58
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     for(index = 0U; index < size; index++){
 360              		.loc 1 151 5 view .LVU59
 361              		.loc 1 151 5 is_stmt 0 view .LVU60
 362 0000 054B     		ldr	r3, .L34
 363 0002 00EB8101 		add	r1, r0, r1, lsl #2
 364              	.LVL8:
 365              	.L32:
 366              		.loc 1 151 21 is_stmt 1 discriminator 1 view .LVU61
 367              		.loc 1 151 5 is_stmt 0 discriminator 1 view .LVU62
 368 0006 8842     		cmp	r0, r1
 369 0008 01D1     		bne	.L33
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****         CRC_DATA = array[index];
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     }
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     return (CRC_DATA);    
 370              		.loc 1 154 5 is_stmt 1 view .LVU63
 371              		.loc 1 154 13 is_stmt 0 view .LVU64
 372 000a 1868     		ldr	r0, [r3]
 155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c **** }
 373              		.loc 1 155 1 view .LVU65
 374 000c 7047     		bx	lr
 375              	.L33:
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****         CRC_DATA = array[index];
 376              		.loc 1 152 9 is_stmt 1 discriminator 3 view .LVU66
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****         CRC_DATA = array[index];
 377              		.loc 1 152 25 is_stmt 0 discriminator 3 view .LVU67
ARM GAS  /tmp/ccVzGT9P.s 			page 10


 378 000e 50F8042B 		ldr	r2, [r0], #4
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****         CRC_DATA = array[index];
 379              		.loc 1 152 18 discriminator 3 view .LVU68
 380 0012 1A60     		str	r2, [r3]
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_crc.c ****     for(index = 0U; index < size; index++){
 381              		.loc 1 151 35 is_stmt 1 discriminator 3 view .LVU69
 382 0014 F7E7     		b	.L32
 383              	.L35:
 384 0016 00BF     		.align	2
 385              	.L34:
 386 0018 00300240 		.word	1073885184
 387              		.cfi_endproc
 388              	.LFE66:
 390              		.text
 391              	.Letext0:
 392              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
ARM GAS  /tmp/ccVzGT9P.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_crc.c
     /tmp/ccVzGT9P.s:16     .text.crc_deinit:0000000000000000 $t
     /tmp/ccVzGT9P.s:24     .text.crc_deinit:0000000000000000 crc_deinit
     /tmp/ccVzGT9P.s:53     .text.crc_deinit:0000000000000014 $d
     /tmp/ccVzGT9P.s:58     .text.crc_reverse_output_data_enable:0000000000000000 $t
     /tmp/ccVzGT9P.s:65     .text.crc_reverse_output_data_enable:0000000000000000 crc_reverse_output_data_enable
     /tmp/ccVzGT9P.s:88     .text.crc_reverse_output_data_enable:0000000000000014 $d
     /tmp/ccVzGT9P.s:93     .text.crc_reverse_output_data_disable:0000000000000000 $t
     /tmp/ccVzGT9P.s:100    .text.crc_reverse_output_data_disable:0000000000000000 crc_reverse_output_data_disable
     /tmp/ccVzGT9P.s:118    .text.crc_reverse_output_data_disable:000000000000000c $d
     /tmp/ccVzGT9P.s:123    .text.crc_data_register_reset:0000000000000000 $t
     /tmp/ccVzGT9P.s:130    .text.crc_data_register_reset:0000000000000000 crc_data_register_reset
     /tmp/ccVzGT9P.s:148    .text.crc_data_register_reset:000000000000000c $d
     /tmp/ccVzGT9P.s:153    .text.crc_data_register_read:0000000000000000 $t
     /tmp/ccVzGT9P.s:160    .text.crc_data_register_read:0000000000000000 crc_data_register_read
     /tmp/ccVzGT9P.s:179    .text.crc_data_register_read:0000000000000008 $d
     /tmp/ccVzGT9P.s:184    .text.crc_free_data_register_read:0000000000000000 $t
     /tmp/ccVzGT9P.s:191    .text.crc_free_data_register_read:0000000000000000 crc_free_data_register_read
     /tmp/ccVzGT9P.s:212    .text.crc_free_data_register_read:0000000000000008 $d
     /tmp/ccVzGT9P.s:217    .text.crc_free_data_register_write:0000000000000000 $t
     /tmp/ccVzGT9P.s:224    .text.crc_free_data_register_write:0000000000000000 crc_free_data_register_write
     /tmp/ccVzGT9P.s:241    .text.crc_free_data_register_write:0000000000000008 $d
     /tmp/ccVzGT9P.s:246    .text.crc_init_data_register_write:0000000000000000 $t
     /tmp/ccVzGT9P.s:253    .text.crc_init_data_register_write:0000000000000000 crc_init_data_register_write
     /tmp/ccVzGT9P.s:270    .text.crc_init_data_register_write:0000000000000008 $d
     /tmp/ccVzGT9P.s:275    .text.crc_input_data_reverse_config:0000000000000000 $t
     /tmp/ccVzGT9P.s:282    .text.crc_input_data_reverse_config:0000000000000000 crc_input_data_reverse_config
     /tmp/ccVzGT9P.s:306    .text.crc_input_data_reverse_config:0000000000000014 $d
     /tmp/ccVzGT9P.s:311    .text.crc_single_data_calculate:0000000000000000 $t
     /tmp/ccVzGT9P.s:318    .text.crc_single_data_calculate:0000000000000000 crc_single_data_calculate
     /tmp/ccVzGT9P.s:339    .text.crc_single_data_calculate:0000000000000008 $d
     /tmp/ccVzGT9P.s:344    .text.crc_block_data_calculate:0000000000000000 $t
     /tmp/ccVzGT9P.s:351    .text.crc_block_data_calculate:0000000000000000 crc_block_data_calculate
     /tmp/ccVzGT9P.s:386    .text.crc_block_data_calculate:0000000000000018 $d

NO UNDEFINED SYMBOLS
