#! /opt/local/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7faf4bc45030 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7faf4bc72630_0 .var "Clk", 0 0;
v0x7faf4bc6e7a0_0 .var "Start", 0 0;
v0x7faf4bc727f0_0 .var/i "counter", 31 0;
v0x7faf4bc72870_0 .var/i "flush", 31 0;
v0x7faf4bc728f0_0 .var/i "i", 31 0;
v0x7faf4bc729a0_0 .var/i "outfile", 31 0;
v0x7faf4bc72a20_0 .var/i "stall", 31 0;
S_0x7faf4bc47380 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x7faf4bc45030;
 .timescale 0 0;
v0x7faf4bc72470_0 .net "clk_i", 0 0, v0x7faf4bc72630_0; 1 drivers
v0x7faf4bc724f0_0 .net "instruction", 31 0, L_0x7faf4bc72f80; 1 drivers
v0x7faf4bc725b0_0 .net "start_i", 0 0, v0x7faf4bc6e7a0_0; 1 drivers
S_0x7faf4bc72190 .scope module, "Add_PC" "Adder" 3 10, 4 2, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc72270_0 .net "data1_i", 31 0, v0x7faf4bc71fd0_0; 1 drivers
v0x7faf4bc72330_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x7faf4bc723b0_0 .net "data_o", 31 0, L_0x7faf4bc72ae0; 1 drivers
L_0x7faf4bc72ae0 .arith/sum 32, v0x7faf4bc71fd0_0, C4<00000000000000000000000000000100>;
S_0x7faf4bc71dd0 .scope module, "PC" "PC" 3 17, 5 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc71eb0_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
v0x7faf4bc71f30_0 .net "pc_i", 31 0, v0x7faf4bc710d0_0; 1 drivers
v0x7faf4bc71fd0_0 .var "pc_o", 31 0;
v0x7faf4bc72070_0 .net "stall_i", 0 0, v0x7faf4bc70470_0; 1 drivers
v0x7faf4bc72110_0 .alias "start_i", 0 0, v0x7faf4bc725b0_0;
S_0x7faf4bc71900 .scope module, "Instruction_Memory" "Instruction_Memory" 3 26, 6 2, S_0x7faf4bc47380;
 .timescale 0 0;
L_0x7faf4bc72f80 .functor BUFZ 32, L_0x7faf4bc72c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faf4bc719e0_0 .net *"_s0", 31 0, L_0x7faf4bc72c10; 1 drivers
v0x7faf4bc71a60_0 .net *"_s2", 31 0, L_0x7faf4bc72e10; 1 drivers
v0x7faf4bc71ae0_0 .net *"_s4", 29 0, L_0x7faf4bc72cc0; 1 drivers
v0x7faf4bc71b60_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x7faf4bc71be0_0 .alias "addr_i", 31 0, v0x7faf4bc72270_0;
v0x7faf4bc71c90_0 .alias "instr_o", 31 0, v0x7faf4bc724f0_0;
v0x7faf4bc71d10 .array "memory", 255 0, 31 0;
L_0x7faf4bc72c10 .array/port v0x7faf4bc71d10, L_0x7faf4bc72e10;
L_0x7faf4bc72cc0 .part v0x7faf4bc71fd0_0, 2, 30;
L_0x7faf4bc72e10 .concat [ 30 2 0 0], L_0x7faf4bc72cc0, C4<00>;
S_0x7faf4bc71600 .scope module, "Brench_AND" "AND" 3 31, 7 2, S_0x7faf4bc47380;
 .timescale 0 0;
L_0x7faf4bc73020 .functor AND 1, v0x7faf4bc6df90_0, v0x7faf4bc6f860_0, C4<1>, C4<1>;
v0x7faf4bc716e0_0 .net "data1_i", 0 0, v0x7faf4bc6df90_0; 1 drivers
v0x7faf4bc71780_0 .net "data2_i", 0 0, v0x7faf4bc6f860_0; 1 drivers
v0x7faf4bc71820_0 .net "data_o", 0 0, L_0x7faf4bc73020; 1 drivers
S_0x7faf4bc71230 .scope module, "Brench_MUX" "MUX32" 3 37, 8 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc71350_0 .net "data1_i", 31 0, L_0x7faf4bc73620; 1 drivers
v0x7faf4bc71400_0 .alias "data2_i", 31 0, v0x7faf4bc723b0_0;
v0x7faf4bc714a0_0 .var "data_o", 31 0;
v0x7faf4bc71560_0 .alias "select_i", 0 0, v0x7faf4bc71820_0;
E_0x7faf4bc71310 .event edge, v0x7faf4bc70af0_0, v0x7faf4bc6ef20_0, v0x7faf4bc709b0_0;
L_0x7faf4bc73190 .part v0x7faf4bc714a0_0, 28, 4;
S_0x7faf4bc70eb0 .scope module, "Jump_MUX" "MUX32" 3 44, 8 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc70fb0_0 .net "data1_i", 31 0, v0x7faf4bc70670_0; 1 drivers
v0x7faf4bc71050_0 .net "data2_i", 31 0, v0x7faf4bc714a0_0; 1 drivers
v0x7faf4bc710d0_0 .var "data_o", 31 0;
v0x7faf4bc71170_0 .net "select_i", 0 0, v0x7faf4bc6f950_0; 1 drivers
E_0x7faf4bc70ca0 .event edge, v0x7faf4bc6f950_0, v0x7faf4bc70670_0, v0x7faf4bc71050_0;
S_0x7faf4bc707a0 .scope module, "IF_ID" "IF_ID" 3 51, 9 9, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc70880_0 .net "Hazard_stall_i", 0 0, v0x7faf4bc70330_0; 1 drivers
v0x7faf4bc70930_0 .var "addedPC", 31 0;
v0x7faf4bc709b0_0 .alias "addedPC_i", 31 0, v0x7faf4bc723b0_0;
v0x7faf4bc70a50_0 .var "addedPC_o", 31 0;
v0x7faf4bc70af0_0 .alias "brench_i", 0 0, v0x7faf4bc71820_0;
v0x7faf4bc70ba0_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
v0x7faf4bc70c20_0 .var "inst", 31 0;
v0x7faf4bc70ce0_0 .alias "inst_i", 31 0, v0x7faf4bc724f0_0;
v0x7faf4bc70d60_0 .var "inst_o", 31 0;
v0x7faf4bc70e30_0 .alias "jump_i", 0 0, v0x7faf4bc71170_0;
L_0x7faf4bc73100 .part v0x7faf4bc70d60_0, 0, 26;
L_0x7faf4bc73260 .part v0x7faf4bc70d60_0, 26, 6;
L_0x7faf4bc73330 .part v0x7faf4bc70d60_0, 21, 5;
L_0x7faf4bc733c0 .part v0x7faf4bc70d60_0, 16, 5;
L_0x7faf4bc73560 .part v0x7faf4bc70d60_0, 26, 6;
L_0x7faf4bc738a0 .part v0x7faf4bc70d60_0, 0, 16;
L_0x7faf4bc73bd0 .part v0x7faf4bc70d60_0, 21, 5;
L_0x7faf4bc73ce0 .part v0x7faf4bc70d60_0, 16, 5;
L_0x7faf4bc73eb0 .part v0x7faf4bc70d60_0, 21, 5;
L_0x7faf4bc73f40 .part v0x7faf4bc70d60_0, 16, 5;
L_0x7faf4bc73fd0 .part v0x7faf4bc70d60_0, 16, 5;
L_0x7faf4bc74060 .part v0x7faf4bc70d60_0, 11, 5;
S_0x7faf4bc704f0 .scope module, "JumpAddr" "Shift_Left2_Concat" 3 62, 10 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc705d0_0 .net "inst_i", 25 0, L_0x7faf4bc73100; 1 drivers
v0x7faf4bc70670_0 .var "jumpAddr_o", 31 0;
v0x7faf4bc70700_0 .net "jumpPC_i", 3 0, L_0x7faf4bc73190; 1 drivers
E_0x7faf4bc70300 .event edge, v0x7faf4bc70700_0, v0x7faf4bc705d0_0;
S_0x7faf4bc6ff10 .scope module, "HD" "Hazard_Detection_Unit" 3 68, 11 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc70020_0 .net "IDEX_MemRead_i", 0 0, L_0x7faf4bc734d0; 1 drivers
v0x7faf4bc700a0_0 .net "IDEX_RtAddr_i", 4 0, v0x7faf4bc6d9b0_0; 1 drivers
v0x7faf4bc70160_0 .var "IDEX_stall_o", 0 0;
v0x7faf4bc70200_0 .net "IFID_RsAddr_i", 4 0, L_0x7faf4bc73330; 1 drivers
v0x7faf4bc70280_0 .net "IFID_RtAddr_i", 4 0, L_0x7faf4bc733c0; 1 drivers
v0x7faf4bc70330_0 .var "IFID_stall_o", 0 0;
v0x7faf4bc703b0_0 .net "Op_i", 5 0, L_0x7faf4bc73260; 1 drivers
v0x7faf4bc70470_0 .var "PC_stall_o", 0 0;
E_0x7faf4bc6fd80/0 .event edge, v0x7faf4bc70020_0, v0x7faf4bc703b0_0, v0x7faf4bc70200_0, v0x7faf4bc6b970_0;
E_0x7faf4bc6fd80/1 .event edge, v0x7faf4bc70280_0;
E_0x7faf4bc6fd80 .event/or E_0x7faf4bc6fd80/0, E_0x7faf4bc6fd80/1;
S_0x7faf4bc6f9d0 .scope module, "Flush_MUX" "Flush_MUX" 3 79, 12 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6fab0_0 .net "EX_i", 3 0, v0x7faf4bc6f1f0_0; 1 drivers
v0x7faf4bc6fb60_0 .var "EX_o", 3 0;
v0x7faf4bc6fbe0_0 .net "MEM_i", 1 0, v0x7faf4bc6f320_0; 1 drivers
v0x7faf4bc6fc60_0 .var "MEM_o", 1 0;
v0x7faf4bc6fd00_0 .net "WB_i", 1 0, v0x7faf4bc6f7e0_0; 1 drivers
v0x7faf4bc6fdb0_0 .var "WB_o", 1 0;
v0x7faf4bc6fe50_0 .net "flush_i", 0 0, v0x7faf4bc70160_0; 1 drivers
E_0x7faf4bc6f630 .event edge, v0x7faf4bc6fe50_0, v0x7faf4bc6f7e0_0, v0x7faf4bc6f1f0_0, v0x7faf4bc6f320_0;
S_0x7faf4bc6efa0 .scope module, "Control" "Control" 3 89, 13 2, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6f0c0_0 .var "ALUOp", 1 0;
v0x7faf4bc6f160_0 .var "ALUSrc", 0 0;
v0x7faf4bc6f1f0_0 .var "EX_o", 3 0;
v0x7faf4bc6f290_0 .var "FlushMUX_o", 0 0;
v0x7faf4bc6f320_0 .var "MEM_o", 1 0;
v0x7faf4bc6f3e0_0 .var "MemRead", 0 0;
v0x7faf4bc6f470_0 .var "MemWrite", 0 0;
v0x7faf4bc6f530_0 .var "MemtoReg", 0 0;
v0x7faf4bc6f5b0_0 .net "Op_i", 5 0, L_0x7faf4bc73560; 1 drivers
v0x7faf4bc6f680_0 .var "RegDst", 0 0;
v0x7faf4bc6f700_0 .var "RegWrite", 0 0;
v0x7faf4bc6f7e0_0 .var "WB_o", 1 0;
v0x7faf4bc6f860_0 .var "brenchCtrl_o", 0 0;
v0x7faf4bc6f950_0 .var "jumpCtrl_o", 0 0;
E_0x7faf4bc6f080 .event edge, v0x7faf4bc6f5b0_0;
S_0x7faf4bc6ed40 .scope module, "Add_Jump" "Adder" 3 99, 4 2, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6ee20_0 .net "data1_i", 31 0, v0x7faf4bc6ecc0_0; 1 drivers
v0x7faf4bc6eea0_0 .net "data2_i", 31 0, v0x7faf4bc70a50_0; 1 drivers
v0x7faf4bc6ef20_0 .alias "data_o", 31 0, v0x7faf4bc71350_0;
L_0x7faf4bc73620 .arith/sum 32, v0x7faf4bc6ecc0_0, v0x7faf4bc70a50_0;
S_0x7faf4bc6eb60 .scope module, "brenchx4" "Shift_Left2" 3 105, 14 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6ec40_0 .net "data_i", 31 0, L_0x7faf4bc73790; 1 drivers
v0x7faf4bc6ecc0_0 .var "data_o", 31 0;
E_0x7faf4bc6e550 .event edge, v0x7faf4bc6d920_0;
S_0x7faf4bc6e900 .scope module, "Signed_Extend" "Signed_Extend" 3 110, 15 2, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6e9e0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7faf4bc6ea60_0 .net "data_i", 15 0, L_0x7faf4bc738a0; 1 drivers
v0x7faf4bc6eae0_0 .alias "data_o", 31 0, v0x7faf4bc6ec40_0;
L_0x7faf4bc73790 .concat [ 16 16 0 0], L_0x7faf4bc738a0, C4<0000000000000000>;
S_0x7faf4bc6e010 .scope module, "Registers" "Registers" 3 115, 16 2, S_0x7faf4bc47380;
 .timescale 0 0;
L_0x7faf4bc73a00 .functor BUFZ 32, L_0x7faf4bc73970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faf4bc73b30 .functor BUFZ 32, L_0x7faf4bc73aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faf4bc6e110_0 .net "ReadData1_o", 31 0, L_0x7faf4bc73a00; 1 drivers
v0x7faf4bc6e1d0_0 .net "ReadData2_o", 31 0, L_0x7faf4bc73b30; 1 drivers
v0x7faf4bc6e290_0 .net "ReadReg1_i", 4 0, L_0x7faf4bc73bd0; 1 drivers
v0x7faf4bc6e310_0 .net "ReadReg2_i", 4 0, L_0x7faf4bc73ce0; 1 drivers
v0x7faf4bc6e390_0 .net "RegWrite_i", 0 0, v0x7faf4bc698a0_0; 1 drivers
v0x7faf4bc6e450_0 .net "WriteData_i", 31 0, v0x7faf4bc68fb0_0; 1 drivers
v0x7faf4bc6e4d0_0 .net "WriteReg_i", 4 0, v0x7faf4bc69820_0; 1 drivers
v0x7faf4bc6e5d0_0 .net *"_s0", 31 0, L_0x7faf4bc73970; 1 drivers
v0x7faf4bc6e650_0 .net *"_s4", 31 0, L_0x7faf4bc73aa0; 1 drivers
v0x7faf4bc6e720_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
v0x7faf4bc6e820 .array "register", 31 0, 31 0;
E_0x7faf4bc6d190 .event edge, v0x7faf4bc698a0_0, v0x7faf4bc69820_0, v0x7faf4bc68fb0_0;
L_0x7faf4bc73970 .array/port v0x7faf4bc6e820, L_0x7faf4bc73bd0;
L_0x7faf4bc73aa0 .array/port v0x7faf4bc6e820, L_0x7faf4bc73ce0;
S_0x7faf4bc6dc10 .scope module, "Equal" "Equal" 3 126, 17 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6dcf0_0 .alias "data1_i", 31 0, v0x7faf4bc6e110_0;
v0x7faf4bc6dd70_0 .alias "data2_i", 31 0, v0x7faf4bc6e1d0_0;
v0x7faf4bc6df90_0 .var "data_o", 0 0;
E_0x7faf4bc6dab0 .event edge, v0x7faf4bc6d340_0, v0x7faf4bc6d0d0_0;
S_0x7faf4bc6c870 .scope module, "ID_EX" "ID_EX" 3 132, 18 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6c950_0 .var "ALU_OP_o", 1 0;
v0x7faf4bc6c9f0_0 .var "ALU_Src_o", 0 0;
v0x7faf4bc6ca90_0 .var "EX", 3 0;
v0x7faf4bc6cb30_0 .net "EX_i", 3 0, v0x7faf4bc6fb60_0; 1 drivers
v0x7faf4bc6cbb0_0 .var "MEM", 1 0;
v0x7faf4bc6cc60_0 .net "MEM_i", 1 0, v0x7faf4bc6fc60_0; 1 drivers
v0x7faf4bc6cce0_0 .var "MEM_o", 1 0;
v0x7faf4bc6cda0_0 .var "RdAddr_WB", 4 0;
v0x7faf4bc6ce20_0 .net "RdAddr_WB_i", 4 0, L_0x7faf4bc74060; 1 drivers
v0x7faf4bc6cef0_0 .var "RdAddr_WB_o", 4 0;
v0x7faf4bc6cf70_0 .var "Reg_Dst_o", 0 0;
v0x7faf4bc6d050_0 .var "Reg_data1", 31 0;
v0x7faf4bc6d0d0_0 .alias "Reg_data1_i", 31 0, v0x7faf4bc6e110_0;
v0x7faf4bc6d1c0_0 .var "Reg_data1_o", 31 0;
v0x7faf4bc6d240_0 .var "Reg_data2", 31 0;
v0x7faf4bc6d340_0 .alias "Reg_data2_i", 31 0, v0x7faf4bc6e1d0_0;
v0x7faf4bc6d3c0_0 .var "Reg_data2_o", 31 0;
v0x7faf4bc6d2c0_0 .var "RsAddr_FW", 4 0;
v0x7faf4bc6d4d0_0 .net "RsAddr_FW_i", 4 0, L_0x7faf4bc73eb0; 1 drivers
v0x7faf4bc6d5f0_0 .var "RsAddr_FW_o", 4 0;
v0x7faf4bc6d440_0 .var "RtAddr_FW", 4 0;
v0x7faf4bc6d720_0 .net "RtAddr_FW_i", 4 0, L_0x7faf4bc73f40; 1 drivers
v0x7faf4bc6d7a0_0 .var "RtAddr_FW_o", 4 0;
v0x7faf4bc6d550_0 .var "RtAddr_WB", 4 0;
v0x7faf4bc6d670_0 .net "RtAddr_WB_i", 4 0, L_0x7faf4bc73fd0; 1 drivers
v0x7faf4bc6d9b0_0 .var "RtAddr_WB_o", 4 0;
v0x7faf4bc6d820_0 .var "WB", 1 0;
v0x7faf4bc6db10_0 .net "WB_i", 1 0, v0x7faf4bc6fdb0_0; 1 drivers
v0x7faf4bc6db90_0 .var "WB_o", 1 0;
v0x7faf4bc6da30_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
v0x7faf4bc6d8a0_0 .var "immd", 31 0;
v0x7faf4bc6d920_0 .alias "immd_i", 31 0, v0x7faf4bc6ec40_0;
v0x7faf4bc6de00_0 .var "immd_o", 31 0;
L_0x7faf4bc734d0 .part v0x7faf4bc6cce0_0, 1, 1;
L_0x7faf4bc740f0 .part v0x7faf4bc6de00_0, 0, 6;
S_0x7faf4bc6c400 .scope module, "MUX6" "ForwardMUX" 3 158, 19 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6c510_0 .net "data0_i", 31 0, v0x7faf4bc6d1c0_0; 1 drivers
v0x7faf4bc6c590_0 .alias "data1_i", 31 0, v0x7faf4bc6e450_0;
v0x7faf4bc6c650_0 .net "data2_i", 31 0, v0x7faf4bc6a1f0_0; 1 drivers
v0x7faf4bc6c750_0 .var "data_o", 31 0;
v0x7faf4bc6c7f0_0 .net "select_i", 1 0, v0x7faf4bc6afe0_0; 1 drivers
E_0x7faf4bc6c4e0 .event edge, v0x7faf4bc6afe0_0, v0x7faf4bc6c510_0, v0x7faf4bc68fb0_0, v0x7faf4bc692f0_0;
S_0x7faf4bc6bf80 .scope module, "MUX7" "ForwardMUX" 3 166, 19 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6c0b0_0 .net "data0_i", 31 0, v0x7faf4bc6d3c0_0; 1 drivers
v0x7faf4bc6c150_0 .alias "data1_i", 31 0, v0x7faf4bc6e450_0;
v0x7faf4bc6c1f0_0 .alias "data2_i", 31 0, v0x7faf4bc6c650_0;
v0x7faf4bc6c290_0 .var "data_o", 31 0;
v0x7faf4bc6c350_0 .net "select_i", 1 0, v0x7faf4bc6b0a0_0; 1 drivers
E_0x7faf4bc6c060 .event edge, v0x7faf4bc6b0a0_0, v0x7faf4bc6c0b0_0, v0x7faf4bc68fb0_0, v0x7faf4bc692f0_0;
S_0x7faf4bc6bbe0 .scope module, "MUX_ALUSrc" "MUX32" 3 174, 8 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6bd10_0 .net "data1_i", 31 0, v0x7faf4bc6c290_0; 1 drivers
v0x7faf4bc6bdc0_0 .net "data2_i", 31 0, v0x7faf4bc6de00_0; 1 drivers
v0x7faf4bc6be40_0 .var "data_o", 31 0;
v0x7faf4bc6bf00_0 .net "select_i", 0 0, v0x7faf4bc6c9f0_0; 1 drivers
E_0x7faf4bc6bcc0 .event edge, v0x7faf4bc6bf00_0, v0x7faf4bc6a520_0, v0x7faf4bc6bdc0_0;
S_0x7faf4bc6b840 .scope module, "MUX_RegDst" "MUX5" 3 181, 20 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6b970_0 .alias "data1_i", 4 0, v0x7faf4bc700a0_0;
v0x7faf4bc6ba10_0 .net "data2_i", 4 0, v0x7faf4bc6cef0_0; 1 drivers
v0x7faf4bc6baa0_0 .var "data_o", 4 0;
v0x7faf4bc6bb60_0 .net "select_i", 0 0, v0x7faf4bc6cf70_0; 1 drivers
E_0x7faf4bc6b920 .event edge, v0x7faf4bc6bb60_0, v0x7faf4bc6b970_0, v0x7faf4bc6ba10_0;
S_0x7faf4bc6b3f0 .scope module, "ALU" "ALU" 3 188, 21 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6b530_0 .net "ALUCtrl_i", 2 0, v0x7faf4bc6b220_0; 1 drivers
v0x7faf4bc6b5e0_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x7faf4bc6b660_0 .net "data1_i", 31 0, v0x7faf4bc6c750_0; 1 drivers
v0x7faf4bc6b700_0 .net "data2_i", 31 0, v0x7faf4bc6be40_0; 1 drivers
v0x7faf4bc6b790_0 .var "data_o", 31 0;
E_0x7faf4bc6b4d0 .event edge, v0x7faf4bc6b220_0, v0x7faf4bc6b660_0, v0x7faf4bc6b700_0;
S_0x7faf4bc6b120 .scope module, "ALU_Control" "ALU_Control" 3 196, 22 2, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6b220_0 .var "ALUCtrl_o", 2 0;
v0x7faf4bc6b2c0_0 .net "ALUOp_i", 1 0, v0x7faf4bc6c950_0; 1 drivers
v0x7faf4bc6b350_0 .net "funct_i", 5 0, L_0x7faf4bc740f0; 1 drivers
E_0x7faf4bc6af30 .event edge, v0x7faf4bc6b2c0_0, v0x7faf4bc6b350_0;
S_0x7faf4bc6ac50 .scope module, "Forward_Unit" "Forward_Unit" 3 202, 23 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6aa40_0 .net "EXMEM_WB_i", 0 0, L_0x7faf4bc74180; 1 drivers
v0x7faf4bc6ad30_0 .net "EXMEM_WriteAddr_i", 4 0, v0x7faf4bc6a850_0; 1 drivers
v0x7faf4bc6adb0_0 .net "IDEX_RsAddr_i", 4 0, v0x7faf4bc6d5f0_0; 1 drivers
v0x7faf4bc6ae30_0 .net "IDEX_RtAddr_i", 4 0, v0x7faf4bc6d7a0_0; 1 drivers
v0x7faf4bc6aeb0_0 .alias "MEMWB_WB_i", 0 0, v0x7faf4bc6e390_0;
v0x7faf4bc6af60_0 .alias "MEMWB_WriteAddr_i", 4 0, v0x7faf4bc6e4d0_0;
v0x7faf4bc6afe0_0 .var "mux6_o", 1 0;
v0x7faf4bc6b0a0_0 .var "mux7_o", 1 0;
E_0x7faf4bc6a640/0 .event edge, v0x7faf4bc6aa40_0, v0x7faf4bc69750_0, v0x7faf4bc6adb0_0, v0x7faf4bc6ae30_0;
E_0x7faf4bc6a640/1 .event edge, v0x7faf4bc698a0_0, v0x7faf4bc69820_0;
E_0x7faf4bc6a640 .event/or E_0x7faf4bc6a640/0, E_0x7faf4bc6a640/1;
S_0x7faf4bc6a010 .scope module, "EX_MEM" "EX_MEM" 3 213, 24 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc6a0f0_0 .var "ALUout", 31 0;
v0x7faf4bc6a170_0 .net "ALUout_i", 31 0, v0x7faf4bc6b790_0; 1 drivers
v0x7faf4bc6a1f0_0 .var "ALUout_o", 31 0;
v0x7faf4bc6a2b0_0 .var "MEM", 1 0;
v0x7faf4bc6a330_0 .net "MEM_i", 1 0, v0x7faf4bc6cce0_0; 1 drivers
v0x7faf4bc6a3e0_0 .var "MemRead_o", 0 0;
v0x7faf4bc6a460_0 .var "MemWriteData", 31 0;
v0x7faf4bc6a520_0 .alias "MemWriteData_i", 31 0, v0x7faf4bc6bd10_0;
v0x7faf4bc6a5a0_0 .var "MemWriteData_o", 31 0;
v0x7faf4bc6a670_0 .var "MemWrite_o", 0 0;
v0x7faf4bc6a6f0_0 .var "RegWriteAddr", 4 0;
v0x7faf4bc6a7d0_0 .net "RegWriteAddr_i", 4 0, v0x7faf4bc6baa0_0; 1 drivers
v0x7faf4bc6a850_0 .var "RegWriteAddr_o", 4 0;
v0x7faf4bc6a940_0 .var "WB", 1 0;
v0x7faf4bc6a9c0_0 .net "WB_i", 1 0, v0x7faf4bc6db90_0; 1 drivers
v0x7faf4bc6aac0_0 .var "WB_o", 1 0;
v0x7faf4bc6ab40_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
L_0x7faf4bc74180 .part v0x7faf4bc6aac0_0, 1, 1;
S_0x7faf4bc69b70 .scope module, "Data_Memory" "Data_Memory" 3 228, 25 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc69c50_0 .net "MemRead_i", 0 0, v0x7faf4bc6a3e0_0; 1 drivers
v0x7faf4bc69cd0_0 .net "MemWrite_i", 0 0, v0x7faf4bc6a670_0; 1 drivers
v0x7faf4bc69d50_0 .alias "addr_i", 31 0, v0x7faf4bc6c650_0;
v0x7faf4bc69dd0_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
v0x7faf4bc69e50_0 .var "data_o", 31 0;
v0x7faf4bc69f10 .array "memory", 31 0, 7 0;
v0x7faf4bc69f90_0 .net "write_data_i", 31 0, v0x7faf4bc6a5a0_0; 1 drivers
S_0x7faf4bc690e0 .scope module, "MEM_WB" "MEM_WB" 3 236, 26 1, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc69250_0 .var "ALU_data", 31 0;
v0x7faf4bc692f0_0 .alias "ALU_data_i", 31 0, v0x7faf4bc6c650_0;
v0x7faf4bc69380_0 .var "ALU_data_o", 31 0;
v0x7faf4bc69440_0 .var "MEM_data", 31 0;
v0x7faf4bc694c0_0 .net "MEM_data_i", 31 0, v0x7faf4bc69e50_0; 1 drivers
v0x7faf4bc69570_0 .var "MemToReg_o", 0 0;
v0x7faf4bc69610_0 .var "Mem_data_o", 31 0;
v0x7faf4bc696d0_0 .var "RegWriteAddr", 5 0;
v0x7faf4bc69750_0 .alias "RegWriteAddr_i", 4 0, v0x7faf4bc6ad30_0;
v0x7faf4bc69820_0 .var "RegWriteAddr_o", 4 0;
v0x7faf4bc698a0_0 .var "RegWrite_o", 0 0;
v0x7faf4bc69980_0 .var "WB", 1 0;
v0x7faf4bc69a00_0 .net "WB_i", 1 0, v0x7faf4bc6aac0_0; 1 drivers
v0x7faf4bc69af0_0 .alias "clk_i", 0 0, v0x7faf4bc72470_0;
E_0x7faf4bc691c0 .event negedge, v0x7faf4bc69af0_0;
E_0x7faf4bc69210 .event posedge, v0x7faf4bc69af0_0;
S_0x7faf4bc46010 .scope module, "DataToReg" "MUX32" 3 249, 8 3, S_0x7faf4bc47380;
 .timescale 0 0;
v0x7faf4bc2bc40_0 .alias "data1_i", 31 0, v0x7faf4bc694c0_0;
v0x7faf4bc68f20_0 .net "data2_i", 31 0, v0x7faf4bc69380_0; 1 drivers
v0x7faf4bc68fb0_0 .var "data_o", 31 0;
v0x7faf4bc69050_0 .net "select_i", 0 0, v0x7faf4bc69570_0; 1 drivers
E_0x7faf4bc46c00 .event edge, v0x7faf4bc69050_0, v0x7faf4bc2bc40_0, v0x7faf4bc68f20_0;
    .scope S_0x7faf4bc71dd0;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc71fd0_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x7faf4bc71dd0;
T_1 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc72110_0, 1;
    %load/v 9, v0x7faf4bc72070_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7faf4bc71f30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc71fd0_0, 0, 8;
T_1.0 ;
    %load/v 8, v0x7faf4bc72110_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc71fd0_0, 0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7faf4bc71230;
T_2 ;
    %wait E_0x7faf4bc71310;
    %load/v 8, v0x7faf4bc71560_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x7faf4bc71350_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc714a0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7faf4bc71400_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc714a0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7faf4bc70eb0;
T_3 ;
    %wait E_0x7faf4bc70ca0;
    %load/v 8, v0x7faf4bc71170_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x7faf4bc70fb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc710d0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7faf4bc71050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc710d0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7faf4bc707a0;
T_4 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc709b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70930_0, 0, 8;
    %load/v 8, v0x7faf4bc70ce0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70c20_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7faf4bc707a0;
T_5 ;
    %wait E_0x7faf4bc691c0;
    %load/v 8, v0x7faf4bc70880_0, 1;
    %jmp/0xz  T_5.0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7faf4bc70af0_0, 1;
    %load/v 9, v0x7faf4bc70e30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70a50_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70d60_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x7faf4bc70930_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70a50_0, 0, 8;
    %load/v 8, v0x7faf4bc70c20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc70d60_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7faf4bc704f0;
T_6 ;
    %wait E_0x7faf4bc70300;
    %load/v 8, v0x7faf4bc705d0_0, 26;
    %mov 34, 0, 6;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %load/v 40, v0x7faf4bc70700_0, 4;
    %mov 44, 0, 28;
    %ix/load 0, 28, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x7faf4bc70670_0, 8, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7faf4bc6ff10;
T_7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70470_0, 0, 0;
    %end;
    .thread T_7;
    .scope S_0x7faf4bc6ff10;
T_8 ;
    %wait E_0x7faf4bc6fd80;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70470_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70160_0, 0, 1;
    %load/v 8, v0x7faf4bc70020_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x7faf4bc703b0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7faf4bc70200_0, 5;
    %load/v 14, v0x7faf4bc700a0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70470_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70330_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70160_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x7faf4bc703b0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7faf4bc703b0_0, 6;
    %cmpi/u 9, 0, 6;
    %or 8, 4, 1;
    %load/v 9, v0x7faf4bc70200_0, 5;
    %load/v 14, v0x7faf4bc700a0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x7faf4bc70280_0, 5;
    %load/v 15, v0x7faf4bc700a0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70470_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70330_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc70160_0, 0, 0;
T_8.4 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7faf4bc6f9d0;
T_9 ;
    %wait E_0x7faf4bc6f630;
    %load/v 8, v0x7faf4bc6fe50_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x7faf4bc6fd00_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6fdb0_0, 0, 8;
    %load/v 8, v0x7faf4bc6fab0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7faf4bc6fb60_0, 0, 8;
    %load/v 8, v0x7faf4bc6fbe0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6fc60_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6fdb0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7faf4bc6fb60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6fc60_0, 0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7faf4bc6efa0;
T_10 ;
    %wait E_0x7faf4bc6f080;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %set/v v0x7faf4bc6f160_0, 1, 1;
    %movi 8, 2, 2;
    %set/v v0x7faf4bc6f0c0_0, 8, 2;
    %set/v v0x7faf4bc6f680_0, 0, 1;
    %set/v v0x7faf4bc6f470_0, 0, 1;
    %set/v v0x7faf4bc6f3e0_0, 0, 1;
    %set/v v0x7faf4bc6f700_0, 1, 1;
    %set/v v0x7faf4bc6f530_0, 0, 1;
    %set/v v0x7faf4bc6f950_0, 0, 1;
    %set/v v0x7faf4bc6f860_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_10.2, 4;
    %set/v v0x7faf4bc6f160_0, 0, 1;
    %set/v v0x7faf4bc6f0c0_0, 0, 2;
    %set/v v0x7faf4bc6f680_0, 1, 1;
    %set/v v0x7faf4bc6f470_0, 0, 1;
    %set/v v0x7faf4bc6f3e0_0, 0, 1;
    %set/v v0x7faf4bc6f700_0, 1, 1;
    %set/v v0x7faf4bc6f530_0, 0, 1;
    %set/v v0x7faf4bc6f950_0, 0, 1;
    %set/v v0x7faf4bc6f860_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_10.4, 4;
    %set/v v0x7faf4bc6f160_0, 0, 1;
    %set/v v0x7faf4bc6f0c0_0, 0, 2;
    %set/v v0x7faf4bc6f680_0, 1, 1;
    %set/v v0x7faf4bc6f470_0, 0, 1;
    %set/v v0x7faf4bc6f3e0_0, 1, 1;
    %set/v v0x7faf4bc6f700_0, 1, 1;
    %set/v v0x7faf4bc6f530_0, 1, 1;
    %set/v v0x7faf4bc6f950_0, 0, 1;
    %set/v v0x7faf4bc6f860_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_10.6, 4;
    %set/v v0x7faf4bc6f160_0, 0, 1;
    %set/v v0x7faf4bc6f0c0_0, 0, 2;
    %set/v v0x7faf4bc6f680_0, 2, 1;
    %set/v v0x7faf4bc6f470_0, 1, 1;
    %set/v v0x7faf4bc6f3e0_0, 0, 1;
    %set/v v0x7faf4bc6f700_0, 0, 1;
    %set/v v0x7faf4bc6f530_0, 0, 1;
    %set/v v0x7faf4bc6f950_0, 0, 1;
    %set/v v0x7faf4bc6f860_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_10.8, 4;
    %set/v v0x7faf4bc6f160_0, 2, 1;
    %movi 8, 1, 2;
    %set/v v0x7faf4bc6f0c0_0, 8, 2;
    %set/v v0x7faf4bc6f680_0, 2, 1;
    %set/v v0x7faf4bc6f470_0, 0, 1;
    %set/v v0x7faf4bc6f3e0_0, 0, 1;
    %set/v v0x7faf4bc6f700_0, 0, 1;
    %set/v v0x7faf4bc6f530_0, 0, 1;
    %set/v v0x7faf4bc6f950_0, 0, 1;
    %set/v v0x7faf4bc6f860_0, 1, 1;
    %jmp T_10.9;
T_10.8 ;
    %load/v 8, v0x7faf4bc6f5b0_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_10.10, 4;
    %set/v v0x7faf4bc6f160_0, 2, 1;
    %set/v v0x7faf4bc6f0c0_0, 2, 2;
    %set/v v0x7faf4bc6f680_0, 2, 1;
    %set/v v0x7faf4bc6f470_0, 0, 1;
    %set/v v0x7faf4bc6f3e0_0, 0, 1;
    %set/v v0x7faf4bc6f700_0, 0, 1;
    %set/v v0x7faf4bc6f530_0, 0, 1;
    %set/v v0x7faf4bc6f950_0, 1, 1;
    %set/v v0x7faf4bc6f860_0, 0, 1;
T_10.10 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %load/v 8, v0x7faf4bc6f160_0, 1;
    %mov 9, 0, 3;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 4;
    %load/v 12, v0x7faf4bc6f0c0_0, 2;
    %mov 14, 0, 2;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  12, 4;
    %add 8, 12, 4;
    %load/v 12, v0x7faf4bc6f680_0, 1;
    %mov 13, 0, 3;
    %add 8, 12, 4;
    %set/v v0x7faf4bc6f1f0_0, 8, 4;
    %load/v 8, v0x7faf4bc6f3e0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7faf4bc6f470_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7faf4bc6f320_0, 8, 2;
    %load/v 8, v0x7faf4bc6f700_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7faf4bc6f530_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7faf4bc6f7e0_0, 8, 2;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7faf4bc6eb60;
T_11 ;
    %wait E_0x7faf4bc6e550;
    %load/v 8, v0x7faf4bc6ec40_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x7faf4bc6ecc0_0, 8, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7faf4bc6e010;
T_12 ;
    %wait E_0x7faf4bc6d190;
    %load/v 8, v0x7faf4bc6e390_0, 1;
    %load/v 9, v0x7faf4bc6e4d0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x7faf4bc6e450_0, 32;
    %ix/getv 3, v0x7faf4bc6e4d0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7faf4bc6e820, 0, 8;
t_0 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7faf4bc6dc10;
T_13 ;
    %wait E_0x7faf4bc6dab0;
    %load/v 8, v0x7faf4bc6dcf0_0, 32;
    %load/v 40, v0x7faf4bc6dd70_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc6df90_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7faf4bc6c870;
T_14 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc6d0d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6d050_0, 0, 8;
    %load/v 8, v0x7faf4bc6d340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6d240_0, 0, 8;
    %load/v 8, v0x7faf4bc6d920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6d8a0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d4d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d2c0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d720_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d440_0, 0, 8;
    %load/v 8, v0x7faf4bc6d670_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d550_0, 0, 8;
    %load/v 8, v0x7faf4bc6ce20_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6cda0_0, 0, 8;
    %load/v 8, v0x7faf4bc6cb30_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7faf4bc6ca90_0, 0, 8;
    %load/v 8, v0x7faf4bc6db10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6d820_0, 0, 8;
    %load/v 8, v0x7faf4bc6cc60_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6cbb0_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7faf4bc6c870;
T_15 ;
    %wait E_0x7faf4bc691c0;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.0, 4;
    %load/x1p 8, v0x7faf4bc6ca90_0, 1;
    %jmp T_15.1;
T_15.0 ;
    %mov 8, 2, 1;
T_15.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc6c9f0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v0x7faf4bc6ca90_0, 2;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 2;
T_15.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6c950_0, 0, 8;
    %load/v 8, v0x7faf4bc6ca90_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc6cf70_0, 0, 8;
    %load/v 8, v0x7faf4bc6d050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6d1c0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6d3c0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d8a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6de00_0, 0, 8;
    %load/v 8, v0x7faf4bc6d2c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d5f0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d440_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d7a0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6d9b0_0, 0, 8;
    %load/v 8, v0x7faf4bc6cda0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6cef0_0, 0, 8;
    %load/v 8, v0x7faf4bc6d820_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6db90_0, 0, 8;
    %load/v 8, v0x7faf4bc6cbb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6cce0_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7faf4bc6c400;
T_16 ;
    %wait E_0x7faf4bc6c4e0;
    %load/v 8, v0x7faf4bc6c7f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v0x7faf4bc6c510_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c750_0, 0, 8;
T_16.0 ;
    %load/v 8, v0x7faf4bc6c7f0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_16.2, 4;
    %load/v 8, v0x7faf4bc6c590_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c750_0, 0, 8;
T_16.2 ;
    %load/v 8, v0x7faf4bc6c7f0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_16.4, 4;
    %load/v 8, v0x7faf4bc6c650_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c750_0, 0, 8;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7faf4bc6bf80;
T_17 ;
    %wait E_0x7faf4bc6c060;
    %load/v 8, v0x7faf4bc6c350_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7faf4bc6c0b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c290_0, 0, 8;
T_17.0 ;
    %load/v 8, v0x7faf4bc6c350_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0x7faf4bc6c150_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c290_0, 0, 8;
T_17.2 ;
    %load/v 8, v0x7faf4bc6c350_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v0x7faf4bc6c1f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6c290_0, 0, 8;
T_17.4 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7faf4bc6bbe0;
T_18 ;
    %wait E_0x7faf4bc6bcc0;
    %load/v 8, v0x7faf4bc6bf00_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x7faf4bc6bd10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6be40_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x7faf4bc6bdc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6be40_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7faf4bc6b840;
T_19 ;
    %wait E_0x7faf4bc6b920;
    %load/v 8, v0x7faf4bc6bb60_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x7faf4bc6b970_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6baa0_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x7faf4bc6ba10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6baa0_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7faf4bc6b3f0;
T_20 ;
    %wait E_0x7faf4bc6b4d0;
    %load/v 8, v0x7faf4bc6b530_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.0 ;
    %load/v 8, v0x7faf4bc6b660_0, 32;
    %load/v 40, v0x7faf4bc6b700_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6b790_0, 0, 8;
    %jmp T_20.5;
T_20.1 ;
    %load/v 8, v0x7faf4bc6b660_0, 32;
    %load/v 40, v0x7faf4bc6b700_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6b790_0, 0, 8;
    %jmp T_20.5;
T_20.2 ;
    %load/v 8, v0x7faf4bc6b660_0, 32;
    %load/v 40, v0x7faf4bc6b700_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6b790_0, 0, 8;
    %jmp T_20.5;
T_20.3 ;
    %load/v 8, v0x7faf4bc6b660_0, 32;
    %load/v 40, v0x7faf4bc6b700_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6b790_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x7faf4bc6b660_0, 32;
    %load/v 40, v0x7faf4bc6b700_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6b790_0, 0, 8;
    %jmp T_20.5;
T_20.5 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7faf4bc6b120;
T_21 ;
    %wait E_0x7faf4bc6af30;
    %load/v 8, v0x7faf4bc6b2c0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_21.0, 4;
    %load/v 8, v0x7faf4bc6b350_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_21.6, 6;
    %jmp T_21.7;
T_21.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 0;
    %jmp T_21.7;
T_21.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 8;
    %jmp T_21.7;
T_21.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 8;
    %jmp T_21.7;
T_21.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 8;
    %jmp T_21.7;
T_21.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 8;
    %jmp T_21.7;
T_21.7 ;
    %jmp T_21.1;
T_21.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7faf4bc6b220_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7faf4bc6ac50;
T_22 ;
    %wait E_0x7faf4bc6a640;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6afe0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6b0a0_0, 0, 0;
    %load/v 8, v0x7faf4bc6aa40_0, 1;
    %load/v 9, v0x7faf4bc6ad30_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x7faf4bc6ad30_0, 5;
    %load/v 13, v0x7faf4bc6adb0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6afe0_0, 0, 8;
T_22.2 ;
    %load/v 8, v0x7faf4bc6ad30_0, 5;
    %load/v 13, v0x7faf4bc6ae30_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6b0a0_0, 0, 8;
T_22.4 ;
T_22.0 ;
    %load/v 8, v0x7faf4bc6aeb0_0, 1;
    %load/v 9, v0x7faf4bc6af60_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7faf4bc6aa40_0, 1;
    %load/v 10, v0x7faf4bc6ad30_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v0x7faf4bc6ad30_0, 5;
    %load/v 15, v0x7faf4bc6adb0_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v0x7faf4bc6ad30_0, 5;
    %load/v 16, v0x7faf4bc6ae30_0, 5;
    %cmp/u 11, 16, 5;
    %or 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.6, 8;
    %load/v 8, v0x7faf4bc6af60_0, 5;
    %load/v 13, v0x7faf4bc6adb0_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6afe0_0, 0, 8;
T_22.8 ;
    %load/v 8, v0x7faf4bc6af60_0, 5;
    %load/v 13, v0x7faf4bc6ae30_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_22.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6b0a0_0, 0, 8;
T_22.10 ;
T_22.6 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7faf4bc6a010;
T_23 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc6a170_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6a0f0_0, 0, 8;
    %load/v 8, v0x7faf4bc6a520_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6a460_0, 0, 8;
    %load/v 8, v0x7faf4bc6a7d0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6a6f0_0, 0, 8;
    %load/v 8, v0x7faf4bc6a9c0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6a940_0, 0, 8;
    %load/v 8, v0x7faf4bc6a330_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6a2b0_0, 0, 8;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7faf4bc6a010;
T_24 ;
    %wait E_0x7faf4bc691c0;
    %load/v 8, v0x7faf4bc6a0f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6a1f0_0, 0, 8;
    %load/v 8, v0x7faf4bc6a460_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc6a5a0_0, 0, 8;
    %load/v 8, v0x7faf4bc6a6f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7faf4bc6a850_0, 0, 8;
    %load/v 8, v0x7faf4bc6a940_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7faf4bc6aac0_0, 0, 8;
    %load/v 8, v0x7faf4bc6a2b0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc6a670_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.0, 4;
    %load/x1p 8, v0x7faf4bc6a2b0_0, 1;
    %jmp T_24.1;
T_24.0 ;
    %mov 8, 2, 1;
T_24.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7faf4bc6a3e0_0, 0, 8;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7faf4bc69b70;
T_25 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc69c50_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/getv 3, v0x7faf4bc69d50_0;
    %load/av 8, v0x7faf4bc69f10, 8;
    %mov 16, 0, 24;
    %ix/load 0, 1, 0;
    %load/vp0 72, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7faf4bc69f10, 8;
    %mov 48, 0, 24;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %load/vp0 72, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7faf4bc69f10, 8;
    %mov 48, 0, 24;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 3, 0;
    %load/vp0 72, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7faf4bc69f10, 8;
    %mov 48, 0, 24;
    %ix/load 0, 24, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc69e50_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7faf4bc69b70;
T_26 ;
    %wait E_0x7faf4bc691c0;
    %load/v 8, v0x7faf4bc69cd0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x7faf4bc69f90_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0 16, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc69f10, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.2, 4;
    %load/x1p 8, v0x7faf4bc69f90_0, 8;
    %jmp T_26.3;
T_26.2 ;
    %mov 8, 2, 8;
T_26.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc69f10, 8, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.4, 4;
    %load/x1p 8, v0x7faf4bc69f90_0, 8;
    %jmp T_26.5;
T_26.4 ;
    %mov 8, 2, 8;
T_26.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc69f10, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.6, 4;
    %load/x1p 8, v0x7faf4bc69f90_0, 8;
    %jmp T_26.7;
T_26.6 ;
    %mov 8, 2, 8;
T_26.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x7faf4bc69d50_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc69f10, 8, 8;
t_4 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7faf4bc690e0;
T_27 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc69a00_0, 2;
    %set/v v0x7faf4bc69980_0, 8, 2;
    %load/v 8, v0x7faf4bc694c0_0, 32;
    %set/v v0x7faf4bc69440_0, 8, 32;
    %load/v 8, v0x7faf4bc692f0_0, 32;
    %set/v v0x7faf4bc69250_0, 8, 32;
    %load/v 8, v0x7faf4bc69750_0, 5;
    %mov 13, 0, 1;
    %set/v v0x7faf4bc696d0_0, 8, 6;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7faf4bc690e0;
T_28 ;
    %wait E_0x7faf4bc691c0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.0, 4;
    %load/x1p 8, v0x7faf4bc69980_0, 1;
    %jmp T_28.1;
T_28.0 ;
    %mov 8, 2, 1;
T_28.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7faf4bc698a0_0, 8, 1;
    %load/v 8, v0x7faf4bc69980_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x7faf4bc69570_0, 8, 1;
    %load/v 8, v0x7faf4bc69440_0, 32;
    %set/v v0x7faf4bc69610_0, 8, 32;
    %load/v 8, v0x7faf4bc69250_0, 32;
    %set/v v0x7faf4bc69380_0, 8, 32;
    %load/v 8, v0x7faf4bc696d0_0, 6;
    %set/v v0x7faf4bc69820_0, 8, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7faf4bc46010;
T_29 ;
    %wait E_0x7faf4bc46c00;
    %load/v 8, v0x7faf4bc69050_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x7faf4bc2bc40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc68fb0_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x7faf4bc68f20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7faf4bc68fb0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7faf4bc45030;
T_30 ;
    %delay 25, 0;
    %load/v 8, v0x7faf4bc72630_0, 1;
    %inv 8, 1;
    %set/v v0x7faf4bc72630_0, 8, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7faf4bc45030;
T_31 ;
    %vpi_call 2 19 "$dumpfile", "TestBench.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_0x7faf4bc45030;
    %set/v v0x7faf4bc727f0_0, 0, 32;
    %set/v v0x7faf4bc72a20_0, 0, 32;
    %set/v v0x7faf4bc72870_0, 0, 32;
    %set/v v0x7faf4bc728f0_0, 0, 32;
T_31.0 ;
    %load/v 8, v0x7faf4bc728f0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_31.1, 5;
    %ix/getv/s 3, v0x7faf4bc728f0_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc71d10, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7faf4bc728f0_0, 32;
    %set/v v0x7faf4bc728f0_0, 8, 32;
    %jmp T_31.0;
T_31.1 ;
    %set/v v0x7faf4bc728f0_0, 0, 32;
T_31.2 ;
    %load/v 8, v0x7faf4bc728f0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.3, 5;
    %ix/getv/s 3, v0x7faf4bc728f0_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc69f10, 0, 8;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7faf4bc728f0_0, 32;
    %set/v v0x7faf4bc728f0_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
    %set/v v0x7faf4bc728f0_0, 0, 32;
T_31.4 ;
    %load/v 8, v0x7faf4bc728f0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_31.5, 5;
    %ix/getv/s 3, v0x7faf4bc728f0_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7faf4bc6e820, 0, 32;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7faf4bc728f0_0, 32;
    %set/v v0x7faf4bc728f0_0, 8, 32;
    %jmp T_31.4;
T_31.5 ;
    %vpi_call 2 42 "$readmemb", "instruction.txt", v0x7faf4bc71d10;
    %vpi_func 2 45 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x7faf4bc729a0_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7faf4bc69f10, 8, 8;
    %set/v v0x7faf4bc72630_0, 1, 1;
    %set/v v0x7faf4bc6e7a0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x7faf4bc6e7a0_0, 1, 1;
    %end;
    .thread T_31;
    .scope S_0x7faf4bc45030;
T_32 ;
    %wait E_0x7faf4bc69210;
    %load/v 8, v0x7faf4bc727f0_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_32.0, 4;
    %vpi_call 2 63 "$finish";
T_32.0 ;
    %load/v 8, v0x7faf4bc70160_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x7faf4bc6f950_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %load/v 9, v0x7faf4bc6f860_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x7faf4bc72a20_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7faf4bc72a20_0, 8, 32;
T_32.2 ;
    %load/v 8, v0x7faf4bc71820_0, 1;
    %load/v 9, v0x7faf4bc6f950_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_32.4, 8;
    %load/v 8, v0x7faf4bc72870_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7faf4bc72870_0, 8, 32;
T_32.4 ;
    %vpi_call 2 68 "$fdisplay", v0x7faf4bc729a0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7faf4bc727f0_0, v0x7faf4bc6e7a0_0, v0x7faf4bc72a20_0, v0x7faf4bc72870_0, v0x7faf4bc71fd0_0;
    %vpi_call 2 71 "$fdisplay", v0x7faf4bc729a0_0, "Registers";
    %vpi_call 2 72 "$fdisplay", v0x7faf4bc729a0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7faf4bc6e820, 0>, &A<v0x7faf4bc6e820, 8>, &A<v0x7faf4bc6e820, 16>, &A<v0x7faf4bc6e820, 24>;
    %vpi_call 2 73 "$fdisplay", v0x7faf4bc729a0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7faf4bc6e820, 1>, &A<v0x7faf4bc6e820, 9>, &A<v0x7faf4bc6e820, 17>, &A<v0x7faf4bc6e820, 25>;
    %vpi_call 2 74 "$fdisplay", v0x7faf4bc729a0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7faf4bc6e820, 2>, &A<v0x7faf4bc6e820, 10>, &A<v0x7faf4bc6e820, 18>, &A<v0x7faf4bc6e820, 26>;
    %vpi_call 2 75 "$fdisplay", v0x7faf4bc729a0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7faf4bc6e820, 3>, &A<v0x7faf4bc6e820, 11>, &A<v0x7faf4bc6e820, 19>, &A<v0x7faf4bc6e820, 27>;
    %vpi_call 2 76 "$fdisplay", v0x7faf4bc729a0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7faf4bc6e820, 4>, &A<v0x7faf4bc6e820, 12>, &A<v0x7faf4bc6e820, 20>, &A<v0x7faf4bc6e820, 28>;
    %vpi_call 2 77 "$fdisplay", v0x7faf4bc729a0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7faf4bc6e820, 5>, &A<v0x7faf4bc6e820, 13>, &A<v0x7faf4bc6e820, 21>, &A<v0x7faf4bc6e820, 29>;
    %vpi_call 2 78 "$fdisplay", v0x7faf4bc729a0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7faf4bc6e820, 6>, &A<v0x7faf4bc6e820, 14>, &A<v0x7faf4bc6e820, 22>, &A<v0x7faf4bc6e820, 30>;
    %vpi_call 2 79 "$fdisplay", v0x7faf4bc729a0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7faf4bc6e820, 7>, &A<v0x7faf4bc6e820, 15>, &A<v0x7faf4bc6e820, 23>, &A<v0x7faf4bc6e820, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 82 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 83 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 84 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 85 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 86 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 87 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 88 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7faf4bc69f10, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7faf4bc69f10, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7faf4bc69f10, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7faf4bc69f10, 8;
    %vpi_call 2 89 "$fdisplay", v0x7faf4bc729a0_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 91 "$fdisplay", v0x7faf4bc729a0_0, "\012";
    %load/v 8, v0x7faf4bc727f0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7faf4bc727f0_0, 8, 32;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "AND.v";
    "MUX32.v";
    "IF_ID.v";
    "Shift_Left2_Concat.v";
    "Hazard_Detection_Unit.v";
    "Flush_MUX.v";
    "Control.v";
    "Shift_Left2.v";
    "Signed_Extend.v";
    "Registers.v";
    "Equal.v";
    "ID_EX.v";
    "ForwardMUX.v";
    "MUX5.v";
    "ALU.v";
    "ALU_Control.v";
    "Forward_Unit.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
