initSidebarItems({"enum":[["CIRC_A","circular mode"],["DIR_A","data transfer direction"],["EN_A","channel enable"],["HTIE_A","half transfer interrupt enable"],["MEM2MEM_A","memory-to-memory mode"],["MINC_A","memory increment mode"],["MSIZE_A","memory size"],["PINC_A","peripheral increment mode"],["PL_A","priority level"],["PRIV_A","rivileged mode"],["PSIZE_A","peripheral size"],["TCIE_A","transfer complete interrupt enable"],["TEIE_A","transfer error interrupt enable"]],"struct":[["CCR4_SPEC","channel x configuration register"],["CIRC_R","Field `CIRC` reader - circular mode"],["CIRC_W","Field `CIRC` writer - circular mode"],["DIR_R","Field `DIR` reader - data transfer direction"],["DIR_W","Field `DIR` writer - data transfer direction"],["DSEC_R","Field `DSEC` reader - ecurity of the DMA transfer to the destination"],["DSEC_W","Field `DSEC` writer - ecurity of the DMA transfer to the destination"],["EN_R","Field `EN` reader - channel enable"],["EN_W","Field `EN` writer - channel enable"],["HTIE_R","Field `HTIE` reader - half transfer interrupt enable"],["HTIE_W","Field `HTIE` writer - half transfer interrupt enable"],["MEM2MEM_R","Field `MEM2MEM` reader - memory-to-memory mode"],["MEM2MEM_W","Field `MEM2MEM` writer - memory-to-memory mode"],["MINC_R","Field `MINC` reader - memory increment mode"],["MINC_W","Field `MINC` writer - memory increment mode"],["MSIZE_R","Field `MSIZE` reader - memory size"],["MSIZE_W","Field `MSIZE` writer - memory size"],["PINC_R","Field `PINC` reader - peripheral increment mode"],["PINC_W","Field `PINC` writer - peripheral increment mode"],["PL_R","Field `PL` reader - priority level"],["PL_W","Field `PL` writer - priority level"],["PRIV_R","Field `PRIV` reader - rivileged mode"],["PRIV_W","Field `PRIV` writer - rivileged mode"],["PSIZE_R","Field `PSIZE` reader - peripheral size"],["PSIZE_W","Field `PSIZE` writer - peripheral size"],["R","Register `CCR4` reader"],["SECM_R","Field `SECM` reader - ecure mode"],["SECM_W","Field `SECM` writer - ecure mode"],["SSEC_R","Field `SSEC` reader - ecurity of the DMA transfer from the source"],["SSEC_W","Field `SSEC` writer - ecurity of the DMA transfer from the source"],["TCIE_R","Field `TCIE` reader - transfer complete interrupt enable"],["TCIE_W","Field `TCIE` writer - transfer complete interrupt enable"],["TEIE_R","Field `TEIE` reader - transfer error interrupt enable"],["TEIE_W","Field `TEIE` writer - transfer error interrupt enable"],["W","Register `CCR4` writer"]]});