 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/PD08/Vaishnavii/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
icc2_shell> open_block /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/RISC_V/work_pnr_RISCV/riscv_block:clock_opt_not_done.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Opening block 'riscv_block:clock_opt_not_done.design' in edit mode
icc2_shell> link_block
Using libraries: riscv_block saed32_1p9m_tech saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp
Warning: In library riscv_block, no block views exist for block msrv32_top. (LNK-064)
Visiting block riscv_block:clock_opt_not_done.design
Design 'msrv32_top' was successfully linked.
1
icc2_shell> 
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
report_clock_settingsInformation: Timer using 1 threads
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 8660 cells affected for early, 8660 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Network of supply net VDD has no early voltage defined in corner default. (PVT-014)
Warning: Network of supply net VDD has no late voltage defined in corner default. (PVT-014)
****************************************
 Report : clock settings
 Design : clock_opt_not_done
 Date   : Fri Apr 25 11:55:31 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
                                      5.083               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
                                      6.608               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
                                      9.657               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
                                      6.099               1.024         82.000
saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
                                      2.033               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
                                     10.674               1.024        168.000
saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
                                      2.541               1.024         32.000
saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
                                      3.812               1.024         64.000
saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
                                      5.083               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
                                      6.608               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
                                      9.657               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
                                      6.099               1.024         82.000
saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
                                      2.033               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
                                     10.674               1.024        168.000
saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
                                      2.541               1.024         32.000
saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
                                      3.812               1.024         64.000
saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
                                      5.083               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
                                      9.657               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
                                      6.099               1.024         82.000
saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
                                      2.033               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
                                     10.674               1.024        168.000
saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
                                      2.541               1.024         32.000
saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
                                      3.812               1.024         64.000
saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
                                      7.624               1.024         16.000
saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
                                      8.641               1.024         32.000
saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
                                      8.133               1.024         16.000
saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
                                      8.133               1.024         32.000
saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
                                      8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
                                      6.608               1.024         82.000
saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
                                      2.541               1.024         16.000
saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
                                     11.691               1.024        168.000
saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
                                      3.050               1.024         32.000
saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
                                      4.320               1.024         64.000
saed32_hvt|saed32_hvt_std/INVX0_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX16_HVT
                                      5.083               1.024         82.000
saed32_hvt|saed32_hvt_std/INVX1_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX2_HVT
                                      1.525               1.024         16.000
saed32_hvt|saed32_hvt_std/INVX32_HVT
                                      9.149               1.024        168.000
saed32_hvt|saed32_hvt_std/INVX4_HVT
                                      2.033               1.024         32.000
saed32_hvt|saed32_hvt_std/INVX8_HVT
                                      3.050               1.024         64.000
saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
                                      6.608               1.024         82.000
saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
                                      2.541               1.024         16.000
saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
                                     11.691               1.024        168.000
saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
                                      3.050               1.024         32.000
saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
                                      4.320               1.024         64.000
saed32_lvt|saed32_lvt_std/INVX0_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX16_LVT
                                      5.083               1.024         82.000
saed32_lvt|saed32_lvt_std/INVX1_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX2_LVT
                                      1.525               1.024         16.000
saed32_lvt|saed32_lvt_std/INVX32_LVT
                                      9.149               1.024        168.000
saed32_lvt|saed32_lvt_std/INVX4_LVT
                                      2.033               1.024         32.000
saed32_lvt|saed32_lvt_std/INVX8_LVT
                                      3.050               1.024         64.000
saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
                                      6.608               1.024         82.000
saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
                                      2.541               1.024         16.000
saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
                                     11.691               1.024        168.000
saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
                                      3.050               1.024         32.000
saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
                                      4.320               1.024         64.000
saed32_rvt|saed32_rvt_std/INVX0_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX16_RVT
                                      5.083               1.024         82.000
saed32_rvt|saed32_rvt_std/INVX1_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX2_RVT
                                      1.525               1.024         16.000
saed32_rvt|saed32_rvt_std/INVX32_RVT
                                      9.149               1.024        168.000
saed32_rvt|saed32_rvt_std/INVX4_RVT
                                      2.033               1.024         32.000
saed32_rvt|saed32_rvt_std/INVX8_RVT
                                      3.050               1.024         64.000
saed32_hvt|saed32_hvt_std/AOINVX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOINVX2_HVT
                                      8.133               1.024         16.000
saed32_hvt|saed32_hvt_std/AOINVX4_HVT
                                      9.149               1.024         32.000
saed32_lvt|saed32_lvt_std/AOINVX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOINVX2_LVT
                                      7.624               1.024         16.000
saed32_lvt|saed32_lvt_std/AOINVX4_LVT
                                      8.641               1.024         32.000
saed32_rvt|saed32_rvt_std/AOINVX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOINVX2_RVT
                                      7.624               1.024         16.000
saed32_rvt|saed32_rvt_std/AOINVX4_RVT
                                      8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 11:55:36 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.063421 ohm/um, via_r = 0.465151 ohm/cut, c = 0.073506 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.084898 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8955, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 8954, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)             0.60           0.00              0

Design             (Hold)              0.22           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          27983.80
Cell Area (netlist and physical only):        27983.80
Nets with DRC Violations:      526
1
clock_optInformation: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-04-25 11:55:43 / Session: 0.04 hr / Command: 0.00 hr / Memory: 738 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: Design power is incorrectly set (VDD) (0.0/inf/nan). (OPT-006)
Warning: No default buffer/inverter available for voltage areas DEFAULT_VA. (OPT-014)
Warning: Can not find available buffer/inverter lib cells for the site unit. (OPT-016)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No voltages defined for design
Error: There are undefined voltages in setup. Optimization aborted. (OPT-001)
Error: Scenario Manager creation failed. Optimization aborted. (OPT-041)

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-25 11:55:44 / Session: 0.04 hr / Command: 0.00 hr / Memory: 764 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-25 11:55:44 / Session: 0.04 hr / Command: 0.00 hr / Memory: 764 MB (FLW-8100)
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-25 11:55:44 / Session: 0.04 hr / Command: 0.00 hr / Memory: 764 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Warning: Incomplete clock_opt / build_clock (FLW-8004)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-04-25 11:55:44 / Session: 0.04 hr / Command: 0.00 hr / Memory: 764 MB (FLW-8100)
Error: 0
        Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.LVenOL'
                stopped at line 1 due to error. (CMD-081)
Extended error info:
0
    while executing
"clock_opt"
    (file "/tmp/icc2_shell-2.LVenOL" line 1)
 -- End Extended Error Info
reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
clock_optInformation: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-04-25 11:56:18 / Session: 0.05 hr / Command: 0.00 hr / Memory: 764 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-25 11:56:19 / Session: 0.05 hr / Command: 0.00 hr / Memory: 772 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-25 11:56:19 / Session: 0.05 hr / Command: 0.00 hr / Memory: 772 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.87 sec, cpu time is 0 hr : 0 min : 0.82 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 25 shapes out of 25 total shapes.
Cached 1750 vias out of 3888 total vias.
Total 0.3956 seconds to build cellmap data
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
Total 0.4027 seconds to load 8660 cell instances into cellmap
Moveable cells: 8660; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.9326, cell height 1.6720, cell area 3.2314 for total 8660 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 1.08 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8955, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (default:default)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (default:default)
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.052528
new cutoff lpd: 1.21956e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2440 / 0.2440)
ORB: Nominal = 0.0524849  Design MT = 0.475000  Target = 0.2440179 (4.649 nominal)  MaxRC = 0.169527
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 26 X 26 ()
   10% ...Done
Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = ms_riscv32_mp_clk_in
 Clocks: 
     clk (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 1607
 Number of Gates = 0
 Number of Loads = 1607
 Number of ignore loads = 1
 Added 39 Repeaters (B: 13 I: 26). Built 2 Repeater Levels for driver ms_riscv32_mp_clk_in
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 16.38 sec, cpu time is 0 hr : 0 min : 16.56 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
There are 13 buffers and 26 inverters added (total area 208.14) by Clock Tree Synthesis.
Information: 0 out of 39 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 30 out of 1607, orientation changed without moving: 0
Clock sink displacement max = 2.736000 um, average = 0.028943 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'IRF/reg_file_reg[5][4]' snapped from (20.51, 108.82) (MX) to (23.24, 108.82) (MX) displacement = 2.736000 um.
Clock sink inst 'REG2/rs2_reg_out_reg[29]' snapped from (60.64, 95.44) (MX) to (58.20, 95.44) (MX) displacement = 2.432000 um.
Clock sink inst 'IRF/reg_file_reg[20][12]' snapped from (70.36, 153.96) (MY) to (70.21, 155.64) (MX) displacement = 1.824000 um.
Clock sink inst 'REG1/pc_out_reg[12]' snapped from (107.60, 100.46) (R0) to (107.60, 102.13) (MX) displacement = 1.672000 um.
Clock sink inst 'REG1/pc_out_reg[11]' snapped from (101.37, 100.46) (R0) to (101.37, 102.13) (MX) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[30][18]' snapped from (125.84, 112.16) (MX) to (125.84, 113.84) (R0) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[24][8]' snapped from (34.95, 153.96) (R0) to (34.95, 152.29) (MX) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[22][24]' snapped from (124.78, 113.84) (R0) to (124.78, 115.51) (MX) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[21][19]' snapped from (101.98, 189.08) (R180) to (101.98, 190.75) (MY) displacement = 1.672000 um.
Clock sink inst 'IRF/reg_file_reg[17][1]' snapped from (86.02, 100.46) (R0) to (86.02, 102.13) (MX) displacement = 1.672000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Total number of global routed clock nets: 40
Information: The run time for clock net global routing is 0 hr : 0 min : 1.09 sec, cpu time is 0 hr : 0 min : 1.04 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 8996 nets, 40 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8994, routed nets = 40, across physical hierarchy nets = 0, parasitics cached nets = 40, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 3373, DR 0), data (VR 9164, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.42     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: clock_opt_not_done; type: design; tot_drc_vio: 0; buf_ct: 39; buf_area: 208.143936; cell_area: 208.143936
start cto; name: default:clk; type: clock; latency: 0.120640; gskew: 0.119076; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 39; buf_area: 208.143936; cell_area: 208.143936
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1191; ID = 0.1206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 39; ClockBufArea = 208.1439; ClockCellArea = 208.1439; ClockWireLen = 7996.1530; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9624

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.71u 00:00:00.03s 00:00:01.85e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1191; ID = 0.1206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 39; ClockBufArea = 208.1439; ClockCellArea = 208.1439; ClockWireLen = 7996.1530; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.94 sec, cpu time is 0 hr : 0 min : 1.82 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.96 sec, cpu time is 0 hr : 0 min : 1.84 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1191; ID = 0.1206; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 39; ClockBufArea = 208.1439; ClockCellArea = 208.1439; ClockWireLen = 7996.1530; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.3333
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9638
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9930
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9782
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9619
        # The rest of flow speed up       =     0.9622

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9516

-------------------------------------------------

Global latency and skew opt cpu time 00:00:01.15u 00:00:00.01s 00:00:01.21e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0297; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 211.9561; ClockCellArea = 211.9561; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Longest path:
  (0) 0.0029            0.0000          IRF/ZCTSBUF_34948_11/A
  (1) 0.0936            0.0907          IRF/ZCTSBUF_34948_11/Y
  (2) 0.0951            0.0015          IRF/reg_file_reg[15][13]/CLK
Shortest path:
  (0) 0.0019            0.0000          ZCTSINV_61103_30/A
  (1) 0.0277            0.0258          ZCTSINV_61103_30/Y
  (2) 0.0294            0.0017          ZCTSINV_50989_25/A
  (3) 0.0654            0.0360          ZCTSINV_50989_25/Y
  (4) 0.0654            0.0000          MC/misaligned_exception_out_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.29 sec, cpu time is 0 hr : 0 min : 1.24 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 1.29 sec, cpu time is 0 hr : 0 min : 1.24 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: default root: ms_riscv32_mp_clk_in

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9571

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.06u 00:00:00.00s 00:00:00.07e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0297; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 211.9561; ClockCellArea = 211.9561; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 8 times, with 8 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 18 problems, with 18 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         38
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         20
        # Failed main graph committ          =          0
        # Successful main graph commit      =         18
        # Subgraph evaluation success rate in percent =     0.4737
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =       18

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9614
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9901
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9553
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9578
        # The rest of flow speed up       =     0.9578

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:01.70u 00:00:00.01s 00:00:01.78e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0313; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 173.3262; ClockCellArea = 173.3262; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.8839

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:01.74u 00:00:00.01s 00:00:01.83e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0313; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 173.3262; ClockCellArea = 173.3262; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 3 times, with 3 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 4 problems, with 4 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         38
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         34
        # Failed main graph committ          =          0
        # Successful main graph commit      =          4
        # Subgraph evaluation success rate in percent =     0.1053
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        4

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9307
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.8833
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9783
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9318
        # The rest of flow speed up       =     0.9326

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:02.98u 00:00:00.01s 00:00:03.18e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0311; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 165.1936; ClockCellArea = 165.1936; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 3.21 sec, cpu time is 0 hr : 0 min : 3.01 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 3.21 sec, cpu time is 0 hr : 0 min : 3.01 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: ms_riscv32_mp_clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0311; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 165.1936; ClockCellArea = 165.1936; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9908

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0311; ID = 0.0951; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 165.1936; ClockCellArea = 165.1936; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8995, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 41, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0725  0.0725  0.0851  0.0851   default

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.063421 ohm/um, via_r = 0.465151 ohm/cut, c = 0.073702 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085172 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8995, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 8995, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 165.1936; ClockCellArea = 165.1936; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.838658, elapsed 0.843599, speed up 0.994143.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 3391, DR 0), data (VR 9164, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 4.204138, Leakage = 3.373587, Internal = 0.671523, Switching = 0.159028

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.544348, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.203084, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.544348, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.203084, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.544, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.203, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.544348, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 165.19 (40), Clock std Cell Area (count) = 165.19 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.204138, Leakage = 3.373587, Internal = 0.671523, Switching = 0.159028
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.544348, unweighted tns = 0.000000
          isHold: wns = 0.203084, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              17
  # Valid linear regressions                     17
  # Seeds with valid budget                      17
  # Seeds with accepted implementation           17
  # NumCTCells changed                           0

  # Number of cells sized                        17
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    3
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:04s
  # Total elapsed time                           00h:00m:04s
  # Flow total speed up                          0.981713
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.991635
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.990318
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.983600
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.997519
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 95.17%
     Prepare moo/get initial QOR:                3.39%
     Commit/annotate budget:                     0.00%
     Solve runtime: 1.32% of which 0.36% is incremental-LP runtime
     Other:                                      0.12%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.992137
  # Commit CPU time                              00h:00m:02s
  # Commit elapsed time                          00h:00m:02s
  # Commit speed up                              0.971208

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.540162, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.216987, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.540162, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.216987, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.540, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.217, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.540162, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.191279, Leakage = 3.354360, Internal = 0.677892, Switching = 0.159028
 CCD flow runtime: cpu 16.673452, elapsed 17.376114, speed up 0.959562.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 8119.6220; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 23.71 sec, cpu time is 0 hr : 0 min : 23.81 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   115 

No. doRoutes           =    58 
No. doUnroutes         =    29 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    56 
No. undoUnroutes       =    28 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 8486 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   42  Proc 8486 
Net statistics:
Total number of nets     = 8997
Number of nets to route  = 41
30 nets are partially connected,
 of which 0 are detail routed and 30 are global routed.
12 nets are fully connected,
 of which 1 are detail routed and 11 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 30, Total Half Perimeter Wire Length (HPWL) 2691 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count       24     Total HPWL         1746 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          688 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          257 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   46  Proc 8486 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.43     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   49  Alloctr   49  Proc 8486 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   49  Alloctr   49  Proc 8486 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Data] Total (MB): Used   49  Alloctr   49  Proc 8486 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  117  Alloctr  117  Proc 8486 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  117  Alloctr  117  Proc 8486 
Initial. Routing result:
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =     8 (0.02%)
Initial. H routing: Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.05%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.05%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7701.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 39.19
Initial. Layer M3 wire length = 3038.87
Initial. Layer M4 wire length = 3337.96
Initial. Layer M5 wire length = 431.93
Initial. Layer M6 wire length = 235.87
Initial. Layer M7 wire length = 350.11
Initial. Layer M8 wire length = 267.68
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5413
Initial. Via VIA12SQ_C count = 1684
Initial. Via VIA23SQ_C count = 1678
Initial. Via VIA34SQ_C count = 1807
Initial. Via VIA45SQ_C count = 157
Initial. Via VIA56SQ_C count = 36
Initial. Via VIA67SQ_C count = 30
Initial. Via VIA78SQ_C count = 21
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   76  Alloctr   77  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  117  Alloctr  117  Proc 8486 

Congestion utilization per direction:
Average vertical track utilization   =  1.42 %
Peak    vertical track utilization   = 22.73 %
Average horizontal track utilization =  1.63 %
Peak    horizontal track utilization = 45.45 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   74  Alloctr   74  Proc    0 
[End of Global Routing] Total (MB): Used  114  Alloctr  115  Proc 8486 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   68  Alloctr   69  Proc 8486 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 8997 nets, 41 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8995, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 41, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 41 flat clock tree nets.
There are 40 non-sink instances (total area 145.62) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 14 buffers and 26 inverters (total area 145.62).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:55.03u 00:00:02.24s 00:00:57.72e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8995, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 41, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.1049  0.1049  0.1251  0.1251   default

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-25 11:57:18 / Session: 0.06 hr / Command: 0.02 hr / Memory: 1571 MB (FLW-8100)

Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 8997 nets, 41 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.063421 ohm/um, via_r = 0.465151 ohm/cut, c = 0.073702 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085172 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8995, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 8995, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   105 s (  0.03 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:  1571 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:   105 s (  0.03 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:  1571 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       65     1.5870      528 3354121472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       65     1.5870      528 3354121472     28129.42       8700        224        907
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       65      528 3354121472     28129.42       8700
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   117 s (  0.03 hr )  ELAPSE:   240 s (  0.07 hr )  MEM-PEAK:  1571 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:00     0.000     0.000 28129.420     1.587  3878.166       224       907         0     0.000      1571 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0849 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2235 seconds to load 8700 cell instances into cellmap
Moveable cells: 8660; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
Average cell width 1.9338, cell height 1.6720, cell area 3.2333 for total 8700 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       592      28129.42  3354121472.00        8700              0.07      1571

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00       592      28120.27  790239424.00        8700              0.07      1571
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 26 X 26 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00       592      28120.27  790239424.00        8700              0.07      1571
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00       592      28120.27  790239424.00        8700              0.12      1571
Clock-opt optimization Phase 5 Iter  4          0.00        0.00      0.00       592      28120.27  790239424.00        8700              0.12      1571
Clock-opt optimization Phase 5 Iter  5          0.00        0.00      0.00       592      28120.27  790239424.00        8700              0.12      1571

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
CCL: Total Usage Adjustment : 1
INFO: Derive row count 32 from GR congestion map (129/4)
INFO: Derive col count 32 from GR congestion map (130/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 26 X 26 ()
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00        37      29727.22  776625600.00        9358              0.13      1571

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        37      29727.73  776740800.00        9358              0.13      1571

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-04-25 12:01:16 / Session: 0.13 hr / Command: 0.08 hr / Memory: 1571 MB (FLW-8100)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        37      29727.73  776740800.00        9358              0.13      1571
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.72 sec, cpu time is 0 hr : 0 min : 1.57 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 923 total shapes.
Layer M2: cached 25 shapes out of 43 total shapes.
Cached 1750 vias out of 9301 total vias.
Total 0.1903 seconds to build cellmap data
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
Total 0.3608 seconds to load 9358 cell instances into cellmap
Moveable cells: 9318; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
Average cell width 1.9000, cell height 1.6720, cell area 3.1767 for total 9358 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.62 sec, cpu time is 0 hr : 0 min : 0.59 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9653, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 41, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: ms_riscv32_mp_clk_in

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0721; ID = 0.1735; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 8144.1590; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: ms_riscv32_mp_clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0721; ID = 0.1735; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 40; ClockBufArea = 145.6245; ClockCellArea = 145.6245; ClockWireLen = 8144.1590; Clock = clk; Mode = default; Corner = default; ClockRoot = ms_riscv32_mp_clk_in. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 14 buffers added and 26 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9653, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 3426, DR 0), data (VR 9823, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.41     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.952087, elapsed 1.002628, speed up 0.949592.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 3426, DR 0), data (VR 9823, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 1.593270, Leakage = 0.776741, Internal = 0.657143, Switching = 0.159386

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.001067, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.301809, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.001067, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.301809, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.302, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.001067, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.593270, Leakage = 0.776741, Internal = 0.657143, Switching = 0.159386
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.001067, unweighted tns = 0.000000
          isHold: wns = 0.301809, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          0.983157
  # Init lazy tns CPU time                       00h:00m:01s
  # Init lazy tns elapsed time                   00h:00m:01s
  # Init lazy tns speed up                       0.990282
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.990302

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.001067, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.301809, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.001067, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.301809, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.302, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.001067, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.593270, Leakage = 0.776741, Internal = 0.657143, Switching = 0.159386
 CCD flow runtime: cpu 3.895097, elapsed 4.085718, speed up 0.953345.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   38  Alloctr   39  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8566 
Net statistics:
Total number of nets     = 9655
Number of nets to route  = 41
50 nets are fully connected,
 of which 9 are detail routed and 41 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   48  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.41     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 8566 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   50  Alloctr   51  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  118  Alloctr  119  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7701.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 39.19
Initial. Layer M3 wire length = 3038.87
Initial. Layer M4 wire length = 3337.96
Initial. Layer M5 wire length = 431.93
Initial. Layer M6 wire length = 235.87
Initial. Layer M7 wire length = 350.11
Initial. Layer M8 wire length = 267.68
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5413
Initial. Via VIA12SQ_C count = 1684
Initial. Via VIA23SQ_C count = 1678
Initial. Via VIA34SQ_C count = 1807
Initial. Via VIA45SQ_C count = 157
Initial. Via VIA56SQ_C count = 36
Initial. Via VIA67SQ_C count = 30
Initial. Via VIA78SQ_C count = 21
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   77  Alloctr   77  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  118  Alloctr  119  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   =  1.42 %
Peak    vertical track utilization   = 22.73 %
Average horizontal track utilization =  1.62 %
Peak    horizontal track utilization = 45.45 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   74  Alloctr   74  Proc    0 
[End of Global Routing] Total (MB): Used  116  Alloctr  117  Proc 8566 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   70  Alloctr   71  Proc 8566 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9655 nets, 41 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062330 ohm/um, via_r = 0.464837 ohm/cut, c = 0.073924 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085671 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9653, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 21.77 sec, cpu time is 0 hr : 0 min : 21.49 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 923 total shapes.
Layer M2: cached 25 shapes out of 43 total shapes.
Cached 1750 vias out of 9301 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0870 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 147 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       39800         9358        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9358
number of references:               147
number of site rows:                119
number of locations attempted:   209632
number of locations failed:       21815  (10.4%)

Legality of references at locations:
98 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2687      43930      3636 (  8.3%)       4911      2309 ( 47.0%)  AO22X1_RVT
   992      17372      1864 ( 10.7%)       3503       805 ( 23.0%)  DFFARX1_RVT
   528      16691       798 (  4.8%)       1685       507 ( 30.1%)  NBUFFX2_HVT
   708      13210       543 (  4.1%)       1216       301 ( 24.8%)  INVX1_LVT
   491       7910       619 (  7.8%)       1008       225 ( 22.3%)  DFFX1_RVT
   221       5208       489 (  9.4%)        928       330 ( 35.6%)  NOR4X1_RVT
   291       6858       474 (  6.9%)        776       300 ( 38.7%)  NAND3X0_LVT
   527       9880       459 (  4.6%)        584       219 ( 37.5%)  NAND2X0_LVT
   119       2221       286 ( 12.9%)        415       251 ( 60.5%)  AO222X1_RVT
   105       2949       240 (  8.1%)        405       189 ( 46.7%)  OR3X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24         9 ( 37.5%)         16         9 ( 56.2%)  AO21X2_HVT
     2         32        10 ( 31.2%)         24        11 ( 45.8%)  OAI222X1_RVT
     1         24         6 ( 25.0%)          8         5 ( 62.5%)  NOR3X2_RVT
     1         16         5 ( 31.2%)         16         5 ( 31.2%)  AND3X2_HVT
     2         32         6 ( 18.8%)         16         6 ( 37.5%)  OR3X2_RVT
     2         32         6 ( 18.8%)         16         5 ( 31.2%)  NOR4X1_LVT
     2         56         9 ( 16.1%)         24         9 ( 37.5%)  NOR3X0_HVT
   119       2221       286 ( 12.9%)        415       251 ( 60.5%)  AO222X1_RVT
    10        168        25 ( 14.9%)         56        18 ( 32.1%)  AO221X1_LVT
    71       1360       185 ( 13.6%)        240       121 ( 50.4%)  AO221X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9318 (116399 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.398 um ( 0.24 row height)
rms weighted cell displacement:   0.398 um ( 0.24 row height)
max cell displacement:            3.429 um ( 2.05 row height)
avg cell displacement:            0.149 um ( 0.09 row height)
avg weighted cell displacement:   0.149 um ( 0.09 row height)
number of cells moved:             2525
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/ZBUF_17_inst_1554 (NBUFFX2_HVT)
  Input location: (141.652,125.54)
  Legal location: (140.892,128.884)
  Displacement:   3.429 um ( 2.05 row height)
Cell: IRF/U1884 (NAND2X0_LVT)
  Input location: (133.748,123.868)
  Legal location: (133.292,127.212)
  Displacement:   3.375 um ( 2.02 row height)
Cell: IRF/U932 (NAND3X0_LVT)
  Input location: (142.412,123.868)
  Legal location: (141.956,120.524)
  Displacement:   3.375 um ( 2.02 row height)
Cell: IRF/U1900 (NOR4X1_RVT)
  Input location: (131.468,122.196)
  Legal location: (128.276,122.196)
  Displacement:   3.192 um ( 1.91 row height)
Cell: IRF/U1250 (AND2X1_HVT)
  Input location: (172.964,122.196)
  Legal location: (176.004,122.196)
  Displacement:   3.040 um ( 1.82 row height)
Cell: IRF/ZBUF_20586_inst_1538 (NBUFFX2_HVT)
  Input location: (171.292,122.196)
  Legal location: (173.724,123.868)
  Displacement:   2.951 um ( 1.77 row height)
Cell: IRF/ZBUF_1035_inst_1544 (NBUFFX4_HVT)
  Input location: (133.444,123.868)
  Legal location: (131.316,122.196)
  Displacement:   2.706 um ( 1.62 row height)
Cell: IRF/U1138 (AND2X1_HVT)
  Input location: (168.86,122.196)
  Legal location: (170.836,123.868)
  Displacement:   2.588 um ( 1.55 row height)
Cell: IRF/ZBUF_11913_inst_951 (NBUFFX2_HVT)
  Input location: (132.076,120.524)
  Legal location: (130.1,122.196)
  Displacement:   2.588 um ( 1.55 row height)
Cell: IRF/ZBUF_1542_inst_1716 (NBUFFX2_HVT)
  Input location: (69.604,132.228)
  Legal location: (71.428,133.9)
  Displacement:   2.474 um ( 1.48 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 4.00 sec, cpu time is 0 hr : 0 min : 3.73 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 41 flat clock tree nets.
There are 40 non-sink instances (total area 145.62) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 14 buffers and 26 inverters (total area 145.62).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:27.78u 00:00:00.89s 00:00:29.52e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0891 seconds to build cellmap data
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
Total 0.2467 seconds to load 9358 cell instances into cellmap
Moveable cells: 9318; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
Average cell width 1.9000, cell height 1.6720, cell area 3.1767 for total 9358 placed and application fixed cells
Information: Current block utilization is '0.74690', effective utilization is '0.74693'. (OPT-055)

    Scenario default  WNS = 0.025425, TNS = 0.051590, NVP = 4

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:13     0.025     0.052 29727.732     0.051    95.417       879       910         0     0.000      1651 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-04-25 12:01:49 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1651 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.05        0.05      0.00        61      29727.73  776740800.00        9358              0.14      1651

Enable dominated scenarios

Clock-opt optimization complete                 0.05        0.05      0.00        61      29727.73  776740800.00        9358              0.14      1651
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894450887461  6.565921365566  9.017989305874  645.879127293398  6.345762826052  7.812166408527  4.420856512383  1.811550190796
9.922502601012  6.462395003252  8.237022129432  8.718402261931  4.242940666909  6.875278996466  1.318072329441  4.657886222478  7.635891305684  9.113562269609  32.757083494270  0.140255808422  0.450834440375  0.206075569766  3.458832999621
2.201167951327  9.678473968338  2.243056718692  2.387977250003  2.845095897059  6.111512371470  1.287396892720  5.135512269827  8.351398268413  3.725193697333  11.926542445867  6.099288949534  8.943788449669  8.199974517591  4.873461877632
1.063932667679  0.780633269831  3.142886301878  8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736416139  8.525440544405  2.100664801274  48.422945545707  4.667278029480  7.880717878268  5.725344747591  3.341817354090
2.792637726098  2.365283406261  4.253867463816  7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610461814  7.231210715111  7.536570374860  18.496187958456  2.461628977314  7.387044192116  0.867315965048  8.682336947245
8.902409338380  4.394994484860  1.549020681163  9.244452600010  4.051691909534  5.907689219704  1.709512091590  0.067443146609  2.308426819378  0.055888060719  09.226228244463  7.947545277012  7.054446482716  0.128864073433  7.185190939562
7.083733619394  7.726838941821  6.376521164018  5.327074929946  6.562623090979  4.097955580726  1.369931131397  7.635100321709  6.252547510056  4.176905249322  97.501190170310  4.353220888338  6.626883067308  8.334220393832  9.243593162169
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9655 nets, 41 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062330 ohm/um, via_r = 0.464837 ohm/cut, c = 0.073924 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085671 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9653, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0262     0.0544      4   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0262     0.0544   0.0544      4   0.0000     0.0000      0        6     0.0371       58  776740800
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0262     0.0544   0.0544      4   0.0000     0.0000      0        6     0.0371       58  776740800     29727.73       9358        879        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0262     0.0544   0.0544      4   0.0000     0.0000      0        6       58  776740800     29727.73       9358

Clock-opt command complete                CPU:   363 s (  0.10 hr )  ELAPSE:   501 s (  0.14 hr )  MEM-PEAK:  1651 MB
Clock-opt command statistics  CPU=258 sec (0.07 hr) ELAPSED=274 sec (0.08 hr) MEM-PEAK=1.612 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-04-25 12:01:55 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1651 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-04-25 12:01:56 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1651 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-04-25 12:01:56 / Session: 0.14 hr / Command: 0.09 hr / Memory: 1651 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.05        0.05      0.00        61      29727.73  776740800.00        9358              0.14      1651
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   38  Alloctr   39  Proc 8566 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8566 
Net statistics:
Total number of nets     = 9655
Number of nets to route  = 41
34 nets are partially connected,
 of which 0 are detail routed and 34 are global routed.
8 nets are fully connected,
 of which 1 are detail routed and 7 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 34, Total Half Perimeter Wire Length (HPWL) 2573 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           49 microns
HPWL  50 ~  100 microns: Net Count       31     Total HPWL         2267 microns
HPWL 100 ~  200 microns: Net Count        2     Total HPWL          257 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   48  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.19     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  227  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  226  Alloctr  227  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =    51 Max = 1 GRCs =    51 (0.15%)
Initial. H routing: Overflow =    51 Max = 1 (GRCs = 51) GRCs =    51 (0.30%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    51 Max = 1 (GRCs = 51) GRCs =    51 (0.30%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7718.12
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 54.09
Initial. Layer M3 wire length = 3066.10
Initial. Layer M4 wire length = 3312.34
Initial. Layer M5 wire length = 431.93
Initial. Layer M6 wire length = 235.87
Initial. Layer M7 wire length = 350.11
Initial. Layer M8 wire length = 267.68
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5385
Initial. Via VIA12SQ_C count = 1681
Initial. Via VIA23SQ_C count = 1669
Initial. Via VIA34SQ_C count = 1790
Initial. Via VIA45SQ_C count = 158
Initial. Via VIA56SQ_C count = 36
Initial. Via VIA67SQ_C count = 30
Initial. Via VIA78SQ_C count = 21
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 12:02:00 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  226  Alloctr  227  Proc 8566 
phase1. Routing result:
phase1. Both Dirs: Overflow =    51 Max = 1 GRCs =    51 (0.15%)
phase1. H routing: Overflow =    51 Max = 1 (GRCs = 51) GRCs =    51 (0.30%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    51 Max = 1 (GRCs = 51) GRCs =    51 (0.30%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7718.12
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 54.09
phase1. Layer M3 wire length = 3066.10
phase1. Layer M4 wire length = 3312.34
phase1. Layer M5 wire length = 431.93
phase1. Layer M6 wire length = 235.87
phase1. Layer M7 wire length = 350.11
phase1. Layer M8 wire length = 267.68
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5385
phase1. Via VIA12SQ_C count = 1681
phase1. Via VIA23SQ_C count = 1669
phase1. Via VIA34SQ_C count = 1790
phase1. Via VIA45SQ_C count = 158
phase1. Via VIA56SQ_C count = 36
phase1. Via VIA67SQ_C count = 30
phase1. Via VIA78SQ_C count = 21
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  185  Alloctr  185  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  226  Alloctr  227  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   =  1.41 %
Peak    vertical track utilization   = 22.73 %
Average horizontal track utilization =  1.68 %
Peak    horizontal track utilization = 45.45 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  224  Alloctr  225  Proc 8566 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   70  Alloctr   71  Proc 8566 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: TA init] Total (MB): Used   36  Alloctr   37  Proc 8566 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 515 of 5790


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   37  Alloctr   38  Proc 8566 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   37  Alloctr   38  Proc 8566 

Number of wires with overlap after iteration 1 = 42 of 5252


Wire length and via report:
---------------------------
Number of M1 wires: 8             : 0
Number of M2 wires: 1701                 VIA12SQ_C: 1689
Number of M3 wires: 2195                 VIA23SQ_C: 1698
Number of M4 wires: 1181                 VIA34SQ_C: 1659
Number of M5 wires: 108                  VIA45SQ_C: 165
Number of M6 wires: 26           VIA56SQ_C: 37
Number of M7 wires: 21           VIA67SQ_C: 29
Number of M8 wires: 12           VIA78SQ_C: 20
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5252              vias: 5297

Total M1 wire length: 0.7
Total M2 wire length: 395.0
Total M3 wire length: 3269.1
Total M4 wire length: 3157.8
Total M5 wire length: 439.0
Total M6 wire length: 228.6
Total M7 wire length: 349.6
Total M8 wire length: 270.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 8109.8

Longest M1 wire length: 0.1
Longest M2 wire length: 5.2
Longest M3 wire length: 18.8
Longest M4 wire length: 30.7
Longest M5 wire length: 21.0
Longest M6 wire length: 44.4
Longest M7 wire length: 51.1
Longest M8 wire length: 46.2
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   35  Alloctr   36  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   46  Alloctr   48  Proc 8566 
Total number of nets = 9655, of which 0 are not extracted
Total number of open nets = 9613, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 169 candidate regions.
Start DR iteration 0: uniform partition
Routed  10/169 Partitions, Violations = 2
Routed  11/169 Partitions, Violations = 5
Routed  12/169 Partitions, Violations = 5
Routed  13/169 Partitions, Violations = 12
Routed  14/169 Partitions, Violations = 13
Routed  15/169 Partitions, Violations = 13
Routed  16/169 Partitions, Violations = 15
Routed  17/169 Partitions, Violations = 15
Routed  18/169 Partitions, Violations = 14
Routed  19/169 Partitions, Violations = 14
Routed  20/169 Partitions, Violations = 14
Routed  21/169 Partitions, Violations = 14
Routed  22/169 Partitions, Violations = 14
Routed  23/169 Partitions, Violations = 14
Routed  24/169 Partitions, Violations = 7
Routed  25/169 Partitions, Violations = 7
Routed  26/169 Partitions, Violations = 9
Routed  27/169 Partitions, Violations = 9
Routed  28/169 Partitions, Violations = 11
Routed  29/169 Partitions, Violations = 11
Routed  30/169 Partitions, Violations = 11
Routed  31/169 Partitions, Violations = 11
Routed  32/169 Partitions, Violations = 11
Routed  33/169 Partitions, Violations = 11
Routed  34/169 Partitions, Violations = 11
Routed  35/169 Partitions, Violations = 11
Routed  36/169 Partitions, Violations = 11
Routed  37/169 Partitions, Violations = 11
Routed  38/169 Partitions, Violations = 11
Routed  39/169 Partitions, Violations = 11
Routed  40/169 Partitions, Violations = 13
Routed  41/169 Partitions, Violations = 13
Routed  42/169 Partitions, Violations = 13
Routed  43/169 Partitions, Violations = 19
Routed  44/169 Partitions, Violations = 19
Routed  45/169 Partitions, Violations = 19
Routed  46/169 Partitions, Violations = 19
Routed  47/169 Partitions, Violations = 19
Routed  48/169 Partitions, Violations = 19
Routed  49/169 Partitions, Violations = 19
Routed  50/169 Partitions, Violations = 17
Routed  51/169 Partitions, Violations = 17
Routed  52/169 Partitions, Violations = 17
Routed  53/169 Partitions, Violations = 22
Routed  54/169 Partitions, Violations = 22
Routed  55/169 Partitions, Violations = 22
Routed  56/169 Partitions, Violations = 22
Routed  57/169 Partitions, Violations = 26
Routed  58/169 Partitions, Violations = 28
Routed  59/169 Partitions, Violations = 28
Routed  60/169 Partitions, Violations = 26
Routed  61/169 Partitions, Violations = 30
Routed  62/169 Partitions, Violations = 30
Routed  63/169 Partitions, Violations = 35
Routed  64/169 Partitions, Violations = 43
Routed  65/169 Partitions, Violations = 43
Routed  66/169 Partitions, Violations = 47
Routed  67/169 Partitions, Violations = 51
Routed  68/169 Partitions, Violations = 47
Routed  69/169 Partitions, Violations = 50
Routed  70/169 Partitions, Violations = 50
Routed  71/169 Partitions, Violations = 50
Routed  72/169 Partitions, Violations = 50
Routed  73/169 Partitions, Violations = 50
Routed  74/169 Partitions, Violations = 50
Routed  75/169 Partitions, Violations = 50
Routed  76/169 Partitions, Violations = 48
Routed  77/169 Partitions, Violations = 44
Routed  78/169 Partitions, Violations = 44
Routed  79/169 Partitions, Violations = 39
Routed  80/169 Partitions, Violations = 41
Routed  81/169 Partitions, Violations = 41
Routed  82/169 Partitions, Violations = 39
Routed  83/169 Partitions, Violations = 41
Routed  84/169 Partitions, Violations = 41
Routed  85/169 Partitions, Violations = 41
Routed  86/169 Partitions, Violations = 41
Routed  87/169 Partitions, Violations = 41
Routed  88/169 Partitions, Violations = 41
Routed  89/169 Partitions, Violations = 41
Routed  90/169 Partitions, Violations = 41
Routed  91/169 Partitions, Violations = 43
Routed  92/169 Partitions, Violations = 45
Routed  93/169 Partitions, Violations = 44
Routed  94/169 Partitions, Violations = 44
Routed  95/169 Partitions, Violations = 50
Routed  96/169 Partitions, Violations = 49
Routed  97/169 Partitions, Violations = 51
Routed  98/169 Partitions, Violations = 49
Routed  99/169 Partitions, Violations = 47
Routed  100/169 Partitions, Violations =        47
Routed  101/169 Partitions, Violations =        49
Routed  102/169 Partitions, Violations =        49
Routed  103/169 Partitions, Violations =        49
Routed  104/169 Partitions, Violations =        49
Routed  105/169 Partitions, Violations =        49
Routed  106/169 Partitions, Violations =        53
Routed  107/169 Partitions, Violations =        53
Routed  108/169 Partitions, Violations =        62
Routed  109/169 Partitions, Violations =        66
Routed  110/169 Partitions, Violations =        70
Routed  111/169 Partitions, Violations =        72
Routed  112/169 Partitions, Violations =        72
Routed  113/169 Partitions, Violations =        72
Routed  114/169 Partitions, Violations =        79
Routed  115/169 Partitions, Violations =        79
Routed  116/169 Partitions, Violations =        79
Routed  117/169 Partitions, Violations =        79
Routed  118/169 Partitions, Violations =        81
Routed  119/169 Partitions, Violations =        83
Routed  120/169 Partitions, Violations =        79
Routed  121/169 Partitions, Violations =        81
Routed  122/169 Partitions, Violations =        76
Routed  123/169 Partitions, Violations =        78
Routed  124/169 Partitions, Violations =        78
Routed  125/169 Partitions, Violations =        80
Routed  126/169 Partitions, Violations =        78
Routed  127/169 Partitions, Violations =        78
Routed  128/169 Partitions, Violations =        75
Routed  129/169 Partitions, Violations =        75
Routed  130/169 Partitions, Violations =        73
Routed  131/169 Partitions, Violations =        65
Routed  132/169 Partitions, Violations =        65
Routed  133/169 Partitions, Violations =        61
Routed  134/169 Partitions, Violations =        61
Routed  135/169 Partitions, Violations =        58
Routed  136/169 Partitions, Violations =        58
Routed  137/169 Partitions, Violations =        58
Routed  138/169 Partitions, Violations =        50
Routed  139/169 Partitions, Violations =        50
Routed  140/169 Partitions, Violations =        48
Routed  141/169 Partitions, Violations =        48
Routed  142/169 Partitions, Violations =        46
Routed  143/169 Partitions, Violations =        46
Routed  144/169 Partitions, Violations =        46
Routed  145/169 Partitions, Violations =        44
Routed  146/169 Partitions, Violations =        46
Routed  147/169 Partitions, Violations =        47
Routed  148/169 Partitions, Violations =        47
Routed  149/169 Partitions, Violations =        47
Routed  150/169 Partitions, Violations =        47
Routed  151/169 Partitions, Violations =        45
Routed  152/169 Partitions, Violations =        35
Routed  153/169 Partitions, Violations =        38
Routed  154/169 Partitions, Violations =        36
Routed  155/169 Partitions, Violations =        32
Routed  156/169 Partitions, Violations =        22
Routed  157/169 Partitions, Violations =        22
Routed  158/169 Partitions, Violations =        20
Routed  159/169 Partitions, Violations =        16
Routed  160/169 Partitions, Violations =        17
Routed  161/169 Partitions, Violations =        13
Routed  162/169 Partitions, Violations =        11
Routed  163/169 Partitions, Violations =        11
Routed  164/169 Partitions, Violations =        5
Routed  165/169 Partitions, Violations =        5
Routed  166/169 Partitions, Violations =        2
Routed  167/169 Partitions, Violations =        0
Routed  168/169 Partitions, Violations =        0
Routed  169/169 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:09
[Iter 0] Stage (MB): Used   67  Alloctr   67  Proc    0 
[Iter 0] Total (MB): Used  102  Alloctr  104  Proc 8566 

End DR iteration 0 with 169 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   35  Alloctr   36  Proc 8566 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   35  Alloctr   36  Proc 8566 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8168 micron
Total Number of Contacts =             5211
Total Number of Wires =                5194
Total Number of PtConns =              1948
Total Number of Routed Wires =       5194
Total Routed Wire Length =           8068 micron
Total Number of Routed Contacts =       5211
        Layer             M1 :          0 micron
        Layer             M2 :        443 micron
        Layer             M3 :       3278 micron
        Layer             M4 :       3153 micron
        Layer             M5 :        441 micron
        Layer             M6 :        231 micron
        Layer             M7 :        351 micron
        Layer             M8 :        270 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :         18
        Via   VIA67SQ_C(rot) :         29
        Via        VIA56SQ_C :         37
        Via   VIA45SQ_C(rot) :        160
        Via        VIA34SQ_C :       1590
        Via   VIA23SQ_C(rot) :       1690
        Via        VIA12SQ_C :       1687

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5211 vias)
 
    Layer VIA1       =  0.00% (0      / 1687    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1687    vias)
    Layer VIA2       =  0.00% (0      / 1690    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1690    vias)
    Layer VIA3       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA4       =  0.00% (0      / 160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (160     vias)
    Layer VIA5       =  0.00% (0      / 37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37      vias)
    Layer VIA6       =  0.00% (0      / 29      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (29      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5211 vias)
 
    Layer VIA1       =  0.00% (0      / 1687    vias)
    Layer VIA2       =  0.00% (0      / 1690    vias)
    Layer VIA3       =  0.00% (0      / 1590    vias)
    Layer VIA4       =  0.00% (0      / 160     vias)
    Layer VIA5       =  0.00% (0      / 37      vias)
    Layer VIA6       =  0.00% (0      / 29      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5211 vias)
 
    Layer VIA1       =  0.00% (0      / 1687    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1687    vias)
    Layer VIA2       =  0.00% (0      / 1690    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1690    vias)
    Layer VIA3       =  0.00% (0      / 1590    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1590    vias)
    Layer VIA4       =  0.00% (0      / 160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (160     vias)
    Layer VIA5       =  0.00% (0      / 37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37      vias)
    Layer VIA6       =  0.00% (0      / 29      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (29      vias)
    Layer VIA7       =  0.00% (0      / 18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18      vias)
 

Total number of nets = 9655
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-04-25 12:02:11 / Session: 0.14 hr / Command: 0.10 hr / Memory: 1651 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-04-25 12:02:11 / Session: 0.14 hr / Command: 0.10 hr / Memory: 1651 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-04-25 12:02:11 / Session: 0.14 hr / Command: 0.10 hr / Memory: 1651 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9655 nets, 0 global routed, 41 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062330 ohm/um, via_r = 0.464837 ohm/cut, c = 0.073924 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085671 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9653, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   382 s (  0.11 hr )  ELAPSE:   521 s (  0.14 hr )  MEM-PEAK:  1651 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 13640 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   382 s (  0.11 hr )  ELAPSE:   522 s (  0.14 hr )  MEM-PEAK:  1651 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0267     0.0553      4   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0267     0.0553   0.0553      4   0.0000     0.0000      0        6     0.0371       58  776729536
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0267     0.0553   0.0553      4   0.0000     0.0000      0        6     0.0371       58  776729536     29727.73       9358        879        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0267     0.0553   0.0553      4   0.0000     0.0000      0        6       58  776729536     29727.73       9358
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   396 s (  0.11 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  1651 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0555 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2267 seconds to load 9358 cell instances into cellmap
Moveable cells: 9318; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9823 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9864 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9000, cell height 1.6720, cell area 3.1767 for total 9358 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.15      1651
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.15      1651
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.15      1651
Clock-opt optimization Phase 18 Iter  3         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.15      1651
Clock-opt optimization Phase 18 Iter  4         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.16      1651
Clock-opt optimization Phase 18 Iter  5         0.05        0.05      0.00        61      29727.73  776729536.00        9358              0.16      1651

Clock-opt optimization Phase 19 Iter  1         0.05        0.05      0.00        25      29864.21  777772480.00        9424              0.16      1651

CCL: Total Usage Adjustment : 1
INFO: Derive row count 32 from GR congestion map (129/4)
INFO: Derive col count 32 from GR congestion map (130/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  2         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  3         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  4         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  5         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Clock-opt optimization Phase 20 Iter  6         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  7         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  8         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter  9         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 10         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 11         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 12         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 13         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 14         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter 15         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 16         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 17         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 18         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 19         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 20         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 21         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 22         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 23         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 24         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 25         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 26         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 27         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 28         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 29         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 30         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651
Clock-opt optimization Phase 20 Iter 31         0.05        0.05      0.00        25      29863.70  731455680.00        9424              0.16      1651

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        25      29863.95  730921728.00        9424              0.16      1651
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        25      29863.95  730921728.00        9424              0.17      1651
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        25      29276.12  729505600.00        9141              0.17      1651
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.40066445 cumPct:    97.83 estdown: 0.00889406 cumUp: 6488 numDown:  554 status= valid
Knee-Processing :  cumEst: 0.40476707 cumPct:    98.83 estdown: 0.00479143 cumUp: 6634 numDown:  408 status= valid
Knee-Processing :  cumEst: 0.40955850 cumPct:   100.00 estdown: 0.00000000 cumUp: 7396 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.15541428 cumPct:    50.06 estdown: 0.15501478 cumUp: 1252 numDown: 6055 status= valid
Knee-Processing :  cumEst: 0.28119871 cumPct:    90.58 estdown: 0.02923116 cumUp: 4903 numDown: 2404 status= valid
Knee-Processing :  cumEst: 0.31042987 cumPct:   100.00 estdown: 0.00000000 cumUp: 7396 numDown:    0 status= valid
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00        25      29276.12  729505600.00        9141              0.19      1651
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.11733218 cumPct:    43.04 estdown: 0.15527815 cumUp: 1035 numDown: 5952 status= valid
Knee-Processing :  cumEst: 0.24355578 cumPct:    89.34 estdown: 0.02905522 cumUp: 4698 numDown: 2289 status= valid
Knee-Processing :  cumEst: 0.27261099 cumPct:   100.00 estdown: 0.00000000 cumUp: 7338 numDown:    0 status= valid

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        25      29295.43  621738880.00        9083              0.20      1651
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00        25      29295.43  621738880.00        9083              0.20      1651
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00        25      29295.43  621738880.00        9083              0.20      1651
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00        25      29295.43  621738880.00        9083              0.20      1651

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        15      29321.36  623402624.00        9094              0.20      1651
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00        15      29321.36  623402624.00        9094              0.20      1651
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.00        15      29321.36  623402624.00        9094              0.20      1651
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.00        15      29321.36  623402624.00        9094              0.20      1651

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        15      29321.36  623402624.00        9094              0.20      1651
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0874 seconds to build cellmap data
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
Total 0.2360 seconds to load 9094 cell instances into cellmap
Moveable cells: 9054; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9559 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9600 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9284, cell height 1.6720, cell area 3.2243 for total 9094 placed and application fixed cells
Information: Current block utilization is '0.73670', effective utilization is '0.73672'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0883 seconds to build cellmap data
Snapped 9054 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Read DB] Total (MB): Used   41  Alloctr   42  Proc 8566 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 8566 
Net statistics:
Total number of nets     = 9391
Number of nets to route  = 9345
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
46 nets are fully connected,
 of which 46 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 9345, Total Half Perimeter Wire Length (HPWL) 208441 microns
HPWL   0 ~   50 microns: Net Count     8247     Total HPWL        99819 microns
HPWL  50 ~  100 microns: Net Count      659     Total HPWL        46449 microns
HPWL 100 ~  200 microns: Net Count      410     Total HPWL        55474 microns
HPWL 200 ~  300 microns: Net Count       27     Total HPWL         5959 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          306 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          433 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   48  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  3.28     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  155  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:05 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:05 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  161  Alloctr  162  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1886 Max = 4 GRCs =  3487 (10.40%)
Initial. H routing: Overflow =  1621 Max = 4 (GRCs =  6) GRCs =  3097 (18.47%)
Initial. V routing: Overflow =   265 Max = 3 (GRCs = 17) GRCs =   390 (2.33%)
Initial. M1         Overflow =    99 Max = 2 (GRCs =  1) GRCs =    99 (0.59%)
Initial. M2         Overflow =   257 Max = 3 (GRCs = 17) GRCs =   382 (2.28%)
Initial. M3         Overflow =  1461 Max = 4 (GRCs =  6) GRCs =  2938 (17.52%)
Initial. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.05%)
Initial. M5         Overflow =    58 Max = 1 (GRCs = 58) GRCs =    58 (0.35%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 228460.16
Initial. Layer M1 wire length = 2579.09
Initial. Layer M2 wire length = 79307.80
Initial. Layer M3 wire length = 71576.97
Initial. Layer M4 wire length = 27792.74
Initial. Layer M5 wire length = 32166.29
Initial. Layer M6 wire length = 4373.77
Initial. Layer M7 wire length = 8897.80
Initial. Layer M8 wire length = 257.58
Initial. Layer M9 wire length = 1508.13
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 74835
Initial. Via VIA12SQ_C count = 34051
Initial. Via VIA23SQ_C count = 29775
Initial. Via VIA34SQ_C count = 5071
Initial. Via VIA45SQ_C count = 4042
Initial. Via VIA56SQ_C count = 931
Initial. Via VIA67SQ_C count = 796
Initial. Via VIA78SQ_C count = 86
Initial. Via VIA89_C count = 83
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 12:05:55 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:05 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:05 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  161  Alloctr  162  Proc 8566 
phase1. Routing result:
phase1. Both Dirs: Overflow =   137 Max = 2 GRCs =   141 (0.42%)
phase1. H routing: Overflow =   136 Max = 2 (GRCs =  1) GRCs =   140 (0.83%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =    76 Max = 2 (GRCs =  1) GRCs =    80 (0.48%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    59 Max = 1 (GRCs = 59) GRCs =    59 (0.35%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 238715.31
phase1. Layer M1 wire length = 3817.20
phase1. Layer M2 wire length = 80698.90
phase1. Layer M3 wire length = 64984.94
phase1. Layer M4 wire length = 33626.00
phase1. Layer M5 wire length = 34366.11
phase1. Layer M6 wire length = 7721.42
phase1. Layer M7 wire length = 10707.77
phase1. Layer M8 wire length = 755.47
phase1. Layer M9 wire length = 2037.51
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 78357
phase1. Via VIA12SQ_C count = 34778
phase1. Via VIA23SQ_C count = 29125
phase1. Via VIA34SQ_C count = 6456
phase1. Via VIA45SQ_C count = 5000
phase1. Via VIA56SQ_C count = 1495
phase1. Via VIA67SQ_C count = 1168
phase1. Via VIA78SQ_C count = 177
phase1. Via VIA89_C count = 158
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:14 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Whole Chip Routing] Stage (MB): Used  120  Alloctr  120  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  161  Alloctr  162  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   = 32.76 %
Peak    vertical track utilization   = 95.00 %
Average horizontal track utilization = 41.32 %
Peak    horizontal track utilization = 125.00 %

[End of Global Routing] Elapsed real time: 0:00:14 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Global Routing] Stage (MB): Used  117  Alloctr  117  Proc    0 
[End of Global Routing] Total (MB): Used  159  Alloctr  160  Proc 8566 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -41  Alloctr  -41  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8566 
Using per-layer congestion maps for congestion reduction.
Information: 52.20% of design has horizontal routing density above target_routing_density of 0.80.
Information: 1.47% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.81 instead. (PLACE-029)
Information: Reducing cell density for 62.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.74 to 0.88. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 9389, of which 9348 non-clock nets
Number of nets with 0 toggle rate: 3322
Max toggle rate = 0.2, average toggle rate = 0.00392904
Max non-clock toggle rate = 0.0546352
eLpp weight range = (0, 17.8719)
*** 213 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 9389
Amt power = 0.1
Non-default weight range: (0.9, 6.68719)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.91759e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:32 
Moved 7447 out of 9094 cells, ratio = 0.818892
Total displacement = 30295.529297(um)
Max displacement = 23.012899(um), IRF/U1206 (173.115997, 117.180000, 0) => (189.460495, 110.511597, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.91(um)
  0 ~  20% cells displacement <=      1.48(um)
  0 ~  30% cells displacement <=      2.00(um)
  0 ~  40% cells displacement <=      2.56(um)
  0 ~  50% cells displacement <=      3.31(um)
  0 ~  60% cells displacement <=      4.03(um)
  0 ~  70% cells displacement <=      5.01(um)
  0 ~  80% cells displacement <=      6.30(um)
  0 ~  90% cells displacement <=      8.34(um)
  0 ~ 100% cells displacement <=     23.01(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9391 nets, 0 global routed, 41 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062642 ohm/um, via_r = 0.464927 ohm/cut, c = 0.074085 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085915 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9389, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9389, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.06        0.06      0.00        15      29321.36  623402624.00        9094              0.21      1651
Clock-opt optimization Phase 26 Iter  3         0.06        0.06      0.00        15      29321.36  623402624.00        9094              0.21      1651
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0789 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2310 seconds to load 9094 cell instances into cellmap, 7447 cells are off site row
Moveable cells: 9054; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9559 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9600 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9284, cell height 1.6720, cell area 3.2243 for total 9094 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.06        0.06      0.00        15      29321.36  623402624.00        9094              0.21      1651
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 26 Iter  5         0.06        0.06      0.00        15      29321.36  623402624.00        9094              0.21      1651
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0847 seconds to build cellmap data
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 26(r) x 26(c) GridCells YDim 8.36 XDim 8.36
Total 0.2329 seconds to load 9094 cell instances into cellmap, 7447 cells are off site row
Moveable cells: 9054; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9559 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9600 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9284, cell height 1.6720, cell area 3.2243 for total 9094 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 125 total shapes.
Layer M2: cached 25 shapes out of 3245 total shapes.
Cached 1750 vias out of 9099 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0836 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 159 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       39800         9094        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9094
number of references:               159
number of site rows:                119
number of locations attempted:   224841
number of locations failed:       21115  (9.4%)

Legality of references at locations:
105 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2714      43064      3759 (  8.7%)      24602      3328 ( 13.5%)  AO22X1_RVT
   992      14928      1594 ( 10.7%)       2569       554 ( 21.6%)  DFFARX1_RVT
   496       7990       710 (  8.9%)       1080       281 ( 26.0%)  DFFX1_RVT
   455       8276       420 (  5.1%)       4016       345 (  8.6%)  NAND2X0_RVT
   232       4065       352 (  8.7%)       2121       280 ( 13.2%)  NAND3X0_RVT
   344       6568       339 (  5.2%)       3024       279 (  9.2%)  INVX1_HVT
   221       3864       352 (  9.1%)       2032       245 ( 12.1%)  NOR4X1_RVT
   257       4456       318 (  7.1%)       2194       239 ( 10.9%)  AND2X1_RVT
   152       2818       248 (  8.8%)       1316       215 ( 16.3%)  AO21X1_RVT
   238       4375       237 (  5.4%)       2387       167 (  7.0%)  NBUFFX4_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        12 ( 50.0%)         24        12 ( 50.0%)  AND2X1_LVT
     2         40        14 ( 35.0%)         24        13 ( 54.2%)  AND4X2_HVT
    12        208        44 ( 21.2%)         48        27 ( 56.2%)  OAI22X1_RVT
     1         16         4 ( 25.0%)         16         4 ( 25.0%)  NOR2X2_HVT
     2         32         5 ( 15.6%)         16         6 ( 37.5%)  AND4X4_RVT
     2         40         6 ( 15.0%)          8         5 ( 62.5%)  NOR4X1_LVT
    16        288        51 ( 17.7%)        152        47 ( 30.9%)  OA222X1_RVT
     6        104        19 ( 18.3%)         40        10 ( 25.0%)  FADDX2_RVT
    73       1336       210 ( 15.7%)        552       170 ( 30.8%)  AO221X1_RVT
    48        848       132 ( 15.6%)        504       127 ( 25.2%)  OA221X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        9054 (114800 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.381 um ( 0.23 row height)
rms weighted cell displacement:   0.381 um ( 0.23 row height)
max cell displacement:            2.027 um ( 1.21 row height)
avg cell displacement:            0.253 um ( 0.15 row height)
avg weighted cell displacement:   0.253 um ( 0.15 row height)
number of cells moved:             7626
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ALU/U239 (INVX2_RVT)
  Input location: (8.6976,32.2625)
  Legal location: (8.652,30.236)
  Displacement:   2.027 um ( 1.21 row height)
Cell: IRF/U128 (INVX4_HVT)
  Input location: (158.743,197.038)
  Legal location: (160.044,195.764)
  Displacement:   1.820 um ( 1.09 row height)
Cell: IRF/U2614 (AO22X1_RVT)
  Input location: (206.528,158.919)
  Legal location: (207.012,157.308)
  Displacement:   1.682 um ( 1.01 row height)
Cell: IRF/ZBUF_5953_inst_1133 (NBUFFX2_HVT)
  Input location: (161.773,123.679)
  Legal location: (162.476,122.196)
  Displacement:   1.641 um ( 0.98 row height)
Cell: CSRF/CDMU/ZBUF_823_inst_1402 (NBUFFX2_HVT)
  Input location: (131.163,46.9919)
  Legal location: (131.164,48.628)
  Displacement:   1.636 um ( 0.98 row height)
Cell: IRF/U2432 (AO22X1_RVT)
  Input location: (14.11,102.218)
  Legal location: (14.428,103.804)
  Displacement:   1.618 um ( 0.97 row height)
Cell: SU/U26 (AND2X1_RVT)
  Input location: (10.6142,171.035)
  Legal location: (11.54,172.356)
  Displacement:   1.614 um ( 0.97 row height)
Cell: CSRF/MC/U549 (INVX0_RVT)
  Input location: (165.402,34.9641)
  Legal location: (164.604,33.58)
  Displacement:   1.598 um ( 0.96 row height)
Cell: CSRF/MTVEC_REG/U34 (INVX1_HVT)
  Input location: (162.614,67.1193)
  Legal location: (162.78,68.692)
  Displacement:   1.581 um ( 0.95 row height)
Cell: SU/U5 (INVX1_LVT)
  Input location: (11.9143,155.735)
  Legal location: (11.844,157.308)
  Displacement:   1.575 um ( 0.94 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 4 
Moved 7626 out of 9094 cells, ratio = 0.838575
Total displacement = 3603.968018(um)
Max displacement = 2.574400(um), IRF/U128 (158.743195, 198.709595, 4) => (160.044006, 197.436005, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.15(um)
  0 ~  30% cells displacement <=      0.23(um)
  0 ~  40% cells displacement <=      0.31(um)
  0 ~  50% cells displacement <=      0.41(um)
  0 ~  60% cells displacement <=      0.52(um)
  0 ~  70% cells displacement <=      0.64(um)
  0 ~  80% cells displacement <=      0.76(um)
  0 ~  90% cells displacement <=      0.91(um)
  0 ~ 100% cells displacement <=      2.57(um)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9391 nets, 0 global routed, 41 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_top'. (NEX-022)
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062642 ohm/um, via_r = 0.464927 ohm/cut, c = 0.074085 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085915 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9389, routed nets = 41, across physical hierarchy nets = 0, parasitics cached nets = 9389, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0587 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2198 seconds to load 9094 cell instances into cellmap
Moveable cells: 9054; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9559 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9600 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9284, cell height 1.6720, cell area 3.2243 for total 9094 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.11        0.11      0.00        79      29321.36  623402624.00        9094              0.22      1651

Clock-opt optimization Phase 28 Iter  1         0.11        0.11      0.00        79      29321.36  623402624.00        9094              0.22      1651

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-04-25 12:06:31 / Session: 0.22 hr / Command: 0.17 hr / Memory: 1651 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.11        0.11      0.00        79      29321.36  623402624.00        9094              0.22      1651
Co-efficient Ratio Summary:
4.193421607776  6.578038178171  2.479639282618  7.744187940401  0.485050000353  3.179565833784  5.567214754587  2.894454987461  6.565921210561  9.017932305874  08.610788009339  8.636267761758  0.781164440852  7.442060311238  3.181147049079
6.992250262453  4.646239505082  3.823702217600  3.871840696193  1.424294066690  9.687527899646  6.131807232944  1.465787532247  8.763589184820  1.911356836960  63.947494109427  0.016716051370  4.045931244037  5.020682216976  6.345875229962
1.220116797698  5.967847391119  6.224305676145  0.238797115000  3.284509589705  9.611151237147  0.128739689272  0.513551816982  7.835139829519  8.372514899733  01.000488244586  7.601603395959  3.894210164966  9.819976661759  1.487338087763
2.106393268388  9.078063321324  1.314288635528  8.805817328323  0.072343539122  6.270037326705  0.450494780240  3.928173231613  9.852544057118  0.210061910127  14.759876554570  7.468402308866  8.788913007826  8.572513684759  1.334173635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  71.756290795845  6.248847393659  2.738646739211  6.086710706504  8.868225594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  60.839204824446  3.796439023629  0.705386968271  6.012865617343  3.718501993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  99.667791017031  0.437007584751  6.662520626730  8.833401249383  2.924341216216
9.183179614700  4.225277316673  7.821040828036  1.416280756161  2.866938022019  5.692842603132  5.858445024802  5.513631959359  5.213535400261  4.512017604123  14.323765253000  5.222976840845  1.353243138724  6.508141385577  3.718839483731
1.254829360678  5.503386719468  2.422542128570  1.661090476272  7.011233081071  7.845256074711  0.998585147436  4.042327246769  7.943493245867  3.877010311999  56.569183650820  2.627947131745  0.179021942141  1.696255030334  1.418326537515
5.650943792559  3.602913675416  2.545902025172  8.464997247149  5.117746745773  4.047317127472  1.421981592074  0.044433241463  7.138041352663  4.361332491019  53.864690798206  1.033888247627  5.295565807259  5.477253863008  6.963358403103
7.847093643185  7.027411331393  4.766944241113  6.505239965921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173730404  9.639289877774  14.910962010485  0.502989892091  5.658279245567  2.147539372894  4.543865616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260332464  6.239500653660  3.702215369387  81.494033731424  2.942542294990  5.278838866131  8.072313941465  7.879313478763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795577596  7.847396780900  4.305674804023  50.969222803284  5.097773344924  1.512213870128  7.396886220513  5.512150827835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266267907  8.063326995419  4.288633487880  20.029743230072  3.437218837989  0.373171150450  4.947868603928  1.736307139852
5.440544106582  0.661101271924  5.896554577952  6.530635924878  8.088207826857  2.536784759133  4.182635409027  9.263772109823  6.528340638446  5.386748181676  27.364779874740  2.241424679816  9.662058575706  1.856221598134  4.610352814723
1.210715812025  6.577674866813  2.210795841029  6.975620617273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902069201492  06.792462410405  1.693831669037  7.689118104170  9.512052090006  7.443537609230
8.426814265377  5.883460715721  5.224824442774  4.567350687070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652117596953  89.314781346656  2.625922004946  7.955489126136  9.931192897763  5.100712709625
2.547515943789  6.900649328604  3.711017037448  5.135811719666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040824119141  24.143723012866  9.382152220139  8.426930725858  4.450209525513  6.313584595213
5.354075644242  0.128041244405  1.812653010252  0.004177703135  3.318338724650  8.164485577371  8.848483731125  4.829368910550  3.386714948295  2.542120153166  72.240924127011  2.332742842382  2.560646510998  5.851435864042  3.276458697943
4.932421603507  0.155119908629  7.230050830992  5.075468603017  9.196142141169  6.278130334141  8.335537515565  0.943790889360  2.913670261207  5.902027020846  01.218633895117  7.469389869584  3.171173121421  9.815981240044  4.331405637138
0.413524994091  3.309910108349  7.452798216833  1.902827024529  5.623407259547  7.269363008696  3.367403103784  7.093641415702  7.411336153429  6.944243076650  14.635811610874  8.023728508360  8.944913038324  5.316165693421  6.051547578038
1.737302489369  2.872777754817  5.404010495780  0.003533279565  8.337845567214  7.545872894454  3.874616565921  2.178639917937  5.058743101623  8.009336963439  12.225322181239  6.400459577520  4.112282581156  0.490757492250  2.608315646239

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1073     0.1073      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9     0.0705       71  623402624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9     0.0705       71  623402624     29321.36       9094        615        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9       71  623402624     29321.36       9094

Clock-opt command complete                CPU:   626 s (  0.17 hr )  ELAPSE:   779 s (  0.22 hr )  MEM-PEAK:  1651 MB
Clock-opt command statistics  CPU=244 sec (0.07 hr) ELAPSED=258 sec (0.07 hr) MEM-PEAK=1.612 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   626 s (  0.17 hr )  ELAPSE:   779 s (  0.22 hr )  MEM-PEAK:  1651 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:   626 s (  0.17 hr )  ELAPSE:   779 s (  0.22 hr )  MEM-PEAK:  1651 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1073     0.1073      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9     0.0705       71  623402624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9     0.0705       71  623402624     29321.36       9094        615        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.1073     0.1073   0.1073      1   0.0000     0.0000      0        9       71  623402624     29321.36       9094
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Global-route-opt initialization complete         CPU:   642 s (  0.18 hr )  ELAPSE:   796 s (  0.22 hr )  MEM-PEAK:  1651 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0793 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2347 seconds to load 9094 cell instances into cellmap
Moveable cells: 9054; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9348 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9389 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9284, cell height 1.6720, cell area 3.2243 for total 9094 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.15        0.15      0.00       561      29321.36  623402624.00        9094              0.22      1651
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8566 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Read DB] Total (MB): Used   41  Alloctr   42  Proc 8566 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   43  Alloctr   44  Proc 8566 
Net statistics:
Total number of nets     = 9391
Number of nets to route  = 9381
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
32 nets are partially connected,
 of which 32 are detail routed and 0 are global routed.
10 nets are fully connected,
 of which 10 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 9381, Total Half Perimeter Wire Length (HPWL) 216983 microns
HPWL   0 ~   50 microns: Net Count     8240     Total HPWL       102296 microns
HPWL  50 ~  100 microns: Net Count      690     Total HPWL        49065 microns
HPWL 100 ~  200 microns: Net Count      411     Total HPWL        56286 microns
HPWL 200 ~  300 microns: Net Count       38     Total HPWL         8601 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          301 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          433 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   49  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  2.72     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   51  Alloctr   52  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   51  Alloctr   52  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   51  Alloctr   52  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  227  Alloctr  228  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:03 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Initial Routing] Total (MB): Used  233  Alloctr  234  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1472 Max = 4 GRCs =  3142 (9.37%)
Initial. H routing: Overflow =  1352 Max = 4 (GRCs =  1) GRCs =  2941 (17.54%)
Initial. V routing: Overflow =   120 Max = 3 (GRCs =  5) GRCs =   201 (1.20%)
Initial. M1         Overflow =   343 Max = 2 (GRCs =  9) GRCs =   391 (2.33%)
Initial. M2         Overflow =   120 Max = 3 (GRCs =  5) GRCs =   201 (1.20%)
Initial. M3         Overflow =   976 Max = 4 (GRCs =  1) GRCs =  2517 (15.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =    30 Max = 1 (GRCs = 30) GRCs =    30 (0.18%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.02%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 234276.63
Initial. Layer M1 wire length = 3135.72
Initial. Layer M2 wire length = 84746.19
Initial. Layer M3 wire length = 72962.10
Initial. Layer M4 wire length = 25625.17
Initial. Layer M5 wire length = 34618.01
Initial. Layer M6 wire length = 4148.17
Initial. Layer M7 wire length = 8275.20
Initial. Layer M8 wire length = 34.50
Initial. Layer M9 wire length = 731.57
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 73630
Initial. Via VIA12SQ_C count = 34287
Initial. Via VIA23SQ_C count = 29724
Initial. Via VIA34SQ_C count = 4634
Initial. Via VIA45SQ_C count = 3655
Initial. Via VIA56SQ_C count = 708
Initial. Via VIA67SQ_C count = 562
Initial. Via VIA78SQ_C count = 32
Initial. Via VIA89_C count = 28
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 12:06:58 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
phase1. Routing result:
phase1. Both Dirs: Overflow =   365 Max = 3 GRCs =   763 (2.27%)
phase1. H routing: Overflow =   340 Max = 2 (GRCs =  9) GRCs =   730 (4.35%)
phase1. V routing: Overflow =    24 Max = 3 (GRCs =  2) GRCs =    33 (0.20%)
phase1. M1         Overflow =   307 Max = 2 (GRCs =  8) GRCs =   375 (2.24%)
phase1. M2         Overflow =    24 Max = 3 (GRCs =  2) GRCs =    33 (0.20%)
phase1. M3         Overflow =    33 Max = 2 (GRCs =  1) GRCs =   355 (2.12%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 238525.78
phase1. Layer M1 wire length = 3721.56
phase1. Layer M2 wire length = 84242.66
phase1. Layer M3 wire length = 67758.56
phase1. Layer M4 wire length = 29828.90
phase1. Layer M5 wire length = 36802.59
phase1. Layer M6 wire length = 5422.23
phase1. Layer M7 wire length = 9719.64
phase1. Layer M8 wire length = 54.44
phase1. Layer M9 wire length = 975.20
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 75882
phase1. Via VIA12SQ_C count = 34553
phase1. Via VIA23SQ_C count = 29216
phase1. Via VIA34SQ_C count = 5871
phase1. Via VIA45SQ_C count = 4391
phase1. Via VIA56SQ_C count = 991
phase1. Via VIA67SQ_C count = 774
phase1. Via VIA78SQ_C count = 44
phase1. Via VIA89_C count = 42
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 12:07:02 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
phase2. Routing result:
phase2. Both Dirs: Overflow =   265 Max = 2 GRCs =   330 (0.98%)
phase2. H routing: Overflow =   265 Max = 2 (GRCs =  7) GRCs =   330 (1.97%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   265 Max = 2 (GRCs =  7) GRCs =   330 (1.97%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 239227.25
phase2. Layer M1 wire length = 3777.78
phase2. Layer M2 wire length = 84307.55
phase2. Layer M3 wire length = 67258.93
phase2. Layer M4 wire length = 30326.68
phase2. Layer M5 wire length = 36973.70
phase2. Layer M6 wire length = 5637.69
phase2. Layer M7 wire length = 9931.02
phase2. Layer M8 wire length = 78.83
phase2. Layer M9 wire length = 935.08
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 76190
phase2. Via VIA12SQ_C count = 34563
phase2. Via VIA23SQ_C count = 29168
phase2. Via VIA34SQ_C count = 6038
phase2. Via VIA45SQ_C count = 4505
phase2. Via VIA56SQ_C count = 1030
phase2. Via VIA67SQ_C count = 800
phase2. Via VIA78SQ_C count = 46
phase2. Via VIA89_C count = 40
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 12:07:04 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
phase3. Routing result:
phase3. Both Dirs: Overflow =   243 Max = 2 GRCs =   309 (0.92%)
phase3. H routing: Overflow =   243 Max = 2 (GRCs =  5) GRCs =   309 (1.84%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   243 Max = 2 (GRCs =  5) GRCs =   309 (1.84%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 239172.61
phase3. Layer M1 wire length = 3740.65
phase3. Layer M2 wire length = 84313.55
phase3. Layer M3 wire length = 67325.75
phase3. Layer M4 wire length = 30283.89
phase3. Layer M5 wire length = 36942.14
phase3. Layer M6 wire length = 5636.02
phase3. Layer M7 wire length = 9916.71
phase3. Layer M8 wire length = 78.83
phase3. Layer M9 wire length = 935.08
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 76173
phase3. Via VIA12SQ_C count = 34559
phase3. Via VIA23SQ_C count = 29167
phase3. Via VIA34SQ_C count = 6034
phase3. Via VIA45SQ_C count = 4501
phase3. Via VIA56SQ_C count = 1028
phase3. Via VIA67SQ_C count = 798
phase3. Via VIA78SQ_C count = 46
phase3. Via VIA89_C count = 40
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  192  Alloctr  192  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   = 32.00 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 43.16 %
Peak    horizontal track utilization = 120.00 %

[End of Global Routing] Elapsed real time: 0:00:13 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Global Routing] Stage (MB): Used  190  Alloctr  190  Proc    0 
[End of Global Routing] Total (MB): Used  231  Alloctr  232  Proc 8566 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -41  Alloctr  -41  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8566 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9391 nets, 9380 global routed, 9 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9389, routed nets = 9389, across physical hierarchy nets = 0, parasitics cached nets = 9389, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        6     0.1180       37  623402624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        6     0.1180       37  623402624     29321.36       9094        615        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        6       37  623402624     29321.36       9094

Global-route-opt Global-routing complete         CPU:   663 s (  0.18 hr )  ELAPSE:   818 s (  0.23 hr )  MEM-PEAK:  1651 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  2.72     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00       305      29321.36  623402624.00        9094              0.23      1651

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062642 ohm/um, via_r = 0.464927 ohm/cut, c = 0.074085 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085915 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       305      29310.94  623365504.00        9089              0.23      1651
Global-route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00       305      29310.94  623365504.00        9089              0.23      1651
Global-route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        28      29358.46  623494976.00        9089              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        28      29358.46  623494976.00        9089              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        28      29358.46  623494976.00        9089              0.23      1651
Global-route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        28      29358.46  623494976.00        9089              0.23      1651

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.218863, elapsed 0.222143, speed up 0.985235.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 206, DR 7122), data (VR 0, GR 56515, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9013 total shapes.
Layer M2: cached 25 shapes out of 26541 total shapes.
Cached 1750 vias out of 85338 total vias.
Number of Site types in the design = 1
Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.174194, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.342125, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.174, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.342, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9959

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.174194, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.342125, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.174, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.342, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9961

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.174194, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.342125, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.174, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.342, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 4.493896, elapsed 4.556620, speed up 0.986234.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        21      29358.46  623494976.00        9109              0.23      1651
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.208991, elapsed 0.221766, speed up 0.942394.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 206, DR 7122), data (VR 0, GR 56515, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.174194, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.342125, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.174194, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.342125, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.174, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.342, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 145.62 (40), Clock std Cell Area (count) = 145.62 (40), Flop Area (count) = 11148.28 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.424268, Leakage = 0.623495, Internal = 0.653829, Switching = 0.146945
32,32|32,32|29,29|30,30|30,30|29,29|29,29|27,27|28,28|31,31|30,30|28,28|31,31|33,33|29,29|32,32|32,32|30,30|30,30|33,33|32,32|33,33|32,32|32,32|29,29|27,27|28,28|28,28|31,31|30,30|30,30|27,27|29,29|28,28|30,30|28,28|26,26|26,26|26,26|24,24|22,22|20,20|20,20|19,19|17,17|18,18|13,13|13,13|13,13|
14,14|11,11|12,12|10,10|7,7|7,7|5,5|5,5|4,4|4,4|3,3|4,4|3,3|3,3|3,3|3,3|3,3|3,3|2,2|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =       1624
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        174
        # Failed main graph committ          =          0
        # Successful main graph commit      =       1450
        # Subgraph evaluation success rate in percent =     0.8929
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =       1450
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =     1413
        # Accepted         sizing moves =       37

        # Total CPU time                  = 00h:02m:01s
        # Total elapsed time              = 00h:02m:08s
        # Flow total speed up             =     0.9456
        # Commit CPU time                 = 00h:01m:18s
        # Commit elapsed time             = 00h:01m:23s
        # Commit speed up                 =     0.9389
        # Generator CPU time              = 00h:00m:01s
        # Generator elapsed time          = 00h:00m:01s
        # Generator speed up              =     1.0030
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:01s
        # Filter speed up                 =     0.9766
        # Sg CPU time                     = 00h:00m:39s
        # Sg elapsed time                 = 00h:00m:41s
        # Sg speed up                     =     0.9577
        # The rest of flow speed up       =     0.9581

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.010434, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.104211, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.010434, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.104211, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.010434, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.104211, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.010, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.104, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 126.56 (40), Clock std Cell Area (count) = 126.56 (40), Flop Area (count) = 11142.18 (1607), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.012682, Leakage = 0.364108, Internal = 0.511896, Switching = 0.136678
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 126.675789, elapsed 134.488327, speed up 0.941909.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        21      29333.30  364108096.00        9109              0.27      1651
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        21      29334.83  358844736.00        9109              0.28      1651
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.14297105 cumPct:    47.79 estdown: 0.15618342 cumUp: 1144 numDown: 6104 status= valid
Knee-Processing :  cumEst: 0.26943886 cumPct:    90.07 estdown: 0.02971634 cumUp: 4814 numDown: 2434 status= valid
Knee-Processing :  cumEst: 0.29915521 cumPct:   100.00 estdown: 0.00000000 cumUp: 7364 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        21      29117.79  346113888.00        9109              0.29      1651
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.10321578 cumPct:    39.84 estdown: 0.15582861 cumUp:  954 numDown: 6006 status= valid
Knee-Processing :  cumEst: 0.22966053 cumPct:    88.66 estdown: 0.02938453 cumUp: 4624 numDown: 2336 status= valid
Knee-Processing :  cumEst: 0.25904506 cumPct:   100.00 estdown: 0.00000000 cumUp: 7279 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        21      29166.33  344235488.00        9024              0.29      1651
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00        21      29161.75  344241312.00        9022              0.30      1651
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        21      29161.75  344241312.00        9022              0.30      1651

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00        21      29161.75  344241312.00        9022              0.30      1651
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00        21      29161.75  344241312.00        9022              0.30      1651


Global-route-opt route preserve complete         CPU:   897 s (  0.25 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:  1651 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9487 total shapes.
Layer M2: cached 25 shapes out of 26643 total shapes.
Cached 1750 vias out of 85542 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0544 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 161 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       39800         9022        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9022
number of references:               161
number of site rows:                119
number of locations attempted:   198269
number of locations failed:       16118  (8.1%)

Legality of references at locations:
104 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2709      38925      2986 (  7.7%)      22149      2137 (  9.6%)  AO22X1_RVT
   992      14534      1497 ( 10.3%)       2266       495 ( 21.8%)  DFFARX1_HVT
   371       5761       453 (  7.9%)        760       173 ( 22.8%)  DFFX1_HVT
   232       3721       308 (  8.3%)       1913       223 ( 11.7%)  NAND3X0_RVT
   431       6610       311 (  4.7%)       3214       215 (  6.7%)  NAND2X0_RVT
   221       3496       294 (  8.4%)       1848       168 (  9.1%)  NOR4X1_RVT
   344       5192       249 (  4.8%)       2544       158 (  6.2%)  INVX1_HVT
   256       3840       231 (  6.0%)       1882       160 (  8.5%)  AND2X1_RVT
   121       1925       201 ( 10.4%)       1374       175 ( 12.7%)  AO222X1_RVT
   208       3276       257 (  7.8%)        424        87 ( 20.5%)  DFFX1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)         16         6 ( 37.5%)  OR3X2_RVT
     1         16         5 ( 31.2%)         16         6 ( 37.5%)  AND2X1_LVT
     2         32        10 ( 31.2%)         16         6 ( 37.5%)  NOR2X1_RVT
     3         48        11 ( 22.9%)         24         6 ( 25.0%)  DFFX2_HVT
    12        192        39 ( 20.3%)          8         7 ( 87.5%)  OAI22X1_RVT
     2         32         5 ( 15.6%)         16         6 ( 37.5%)  AND4X4_RVT
     3         48         9 ( 18.8%)         32         7 ( 21.9%)  AND4X2_HVT
    16        264        39 ( 14.8%)        160        41 ( 25.6%)  OA222X1_RVT
     2         32         6 ( 18.8%)          0         0 (  0.0%)  NOR4X1_LVT
    14        232        31 ( 13.4%)         96        27 ( 28.1%)  FADDX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8982 (114247 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.056 um ( 0.03 row height)
rms weighted cell displacement:   0.056 um ( 0.03 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:              167
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gre_mt_inst_2528 (NBUFFX2_HVT)
  Input location: (207.316,133.9)
  Legal location: (207.316,135.572)
  Displacement:   1.672 um ( 1.00 row height)
Cell: CSRF/CDMU/gre_mt_inst_2515 (NBUFFX2_HVT)
  Input location: (115.356,8.5)
  Legal location: (116.724,8.5)
  Displacement:   1.368 um ( 0.82 row height)
Cell: IRF/U2158 (AO22X1_RVT)
  Input location: (207.012,135.572)
  Legal location: (205.796,135.572)
  Displacement:   1.216 um ( 0.73 row height)
Cell: IRF/reg_file_reg[24][28] (DFFARX1_HVT)
  Input location: (202.756,135.572)
  Legal location: (201.54,135.572)
  Displacement:   1.216 um ( 0.73 row height)
Cell: PC/i_addr_reg[24] (LATCHX1_RVT)
  Input location: (205.492,122.196)
  Legal location: (204.276,122.196)
  Displacement:   1.216 um ( 0.73 row height)
Cell: ALU/U685 (OA221X1_RVT)
  Input location: (20.052,63.676)
  Legal location: (21.116,63.676)
  Displacement:   1.064 um ( 0.64 row height)
Cell: IRF/U151 (NBUFFX4_HVT)
  Input location: (206.86,125.54)
  Legal location: (205.796,125.54)
  Displacement:   1.064 um ( 0.64 row height)
Cell: CSRF/MC/U786 (AND2X1_RVT)
  Input location: (187.1,33.58)
  Legal location: (188.012,33.58)
  Displacement:   0.912 um ( 0.55 row height)
Cell: IRF/U235 (NBUFFX4_HVT)
  Input location: (140.588,107.148)
  Legal location: (141.5,107.148)
  Displacement:   0.912 um ( 0.55 row height)
Cell: CSRF/MC/U793 (NAND2X0_RVT)
  Input location: (189.228,33.58)
  Legal location: (190.14,33.58)
  Displacement:   0.912 um ( 0.55 row height)

Legalization succeeded.
Total Legalizer CPU: 2.842
Total Legalizer Wall Time: 3.270
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   899 s (  0.25 hr )  ELAPSE:  1072 s (  0.30 hr )  MEM-PEAK:  1651 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =  2583 

No. doRoutes           =     3 
No. doUnroutes         =     3 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     3 
No. undoUnroutes       =     3 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 12:11:26 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8660/9022
Ground net VSS                8660/9022
--------------------------------------------------------------------------------
Information: connections of 724 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   41  Alloctr   41  Proc    0 
[End of Read DB] Total (MB): Used   48  Alloctr   49  Proc 8566 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 8566 
Net statistics:
Total number of nets     = 9319
Number of nets to route  = 9315
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
9134 nets are fully connected,
 of which 4 are detail routed and 9092 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 736, Total Half Perimeter Wire Length (HPWL) 34683 microns
HPWL   0 ~   50 microns: Net Count      476     Total HPWL         5969 microns
HPWL  50 ~  100 microns: Net Count      131     Total HPWL         9652 microns
HPWL 100 ~  200 microns: Net Count      115     Total HPWL        15716 microns
HPWL 200 ~  300 microns: Net Count       14     Total HPWL         3346 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   56  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  2.76     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   58  Alloctr   59  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   58  Alloctr   59  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   58  Alloctr   59  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  234  Alloctr  235  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =   272 Max = 2 GRCs =   337 (1.00%)
Initial. H routing: Overflow =   272 Max = 2 (GRCs =  7) GRCs =   337 (2.01%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =   247 Max = 2 (GRCs =  5) GRCs =   314 (1.87%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =    25 Max = 2 (GRCs =  2) GRCs =    23 (0.14%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 239314.28
Initial. Layer M1 wire length = 3740.81
Initial. Layer M2 wire length = 84262.00
Initial. Layer M3 wire length = 67538.66
Initial. Layer M4 wire length = 30309.95
Initial. Layer M5 wire length = 36901.63
Initial. Layer M6 wire length = 5640.40
Initial. Layer M7 wire length = 9907.05
Initial. Layer M8 wire length = 78.83
Initial. Layer M9 wire length = 934.95
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 76276
Initial. Via VIA12SQ_C count = 34503
Initial. Via VIA23SQ_C count = 29300
Initial. Via VIA34SQ_C count = 6046
Initial. Via VIA45SQ_C count = 4510
Initial. Via VIA56SQ_C count = 1032
Initial. Via VIA67SQ_C count = 799
Initial. Via VIA78SQ_C count = 46
Initial. Via VIA89_C count = 40
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 12:11:33 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 
phase1. Routing result:
phase1. Both Dirs: Overflow =   181 Max = 2 GRCs =   249 (0.74%)
phase1. H routing: Overflow =   181 Max = 2 (GRCs =  4) GRCs =   249 (1.48%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =   181 Max = 2 (GRCs =  4) GRCs =   249 (1.48%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 239352.39
phase1. Layer M1 wire length = 3639.98
phase1. Layer M2 wire length = 84309.52
phase1. Layer M3 wire length = 67595.72
phase1. Layer M4 wire length = 30321.55
phase1. Layer M5 wire length = 36922.71
phase1. Layer M6 wire length = 5631.12
phase1. Layer M7 wire length = 9918.02
phase1. Layer M8 wire length = 78.83
phase1. Layer M9 wire length = 934.95
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 76339
phase1. Via VIA12SQ_C count = 34484
phase1. Via VIA23SQ_C count = 29361
phase1. Via VIA34SQ_C count = 6058
phase1. Via VIA45SQ_C count = 4517
phase1. Via VIA56SQ_C count = 1032
phase1. Via VIA67SQ_C count = 801
phase1. Via VIA78SQ_C count = 46
phase1. Via VIA89_C count = 40
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 12:11:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 
phase2. Routing result:
phase2. Both Dirs: Overflow =   176 Max = 2 GRCs =   245 (0.73%)
phase2. H routing: Overflow =   176 Max = 2 (GRCs =  3) GRCs =   245 (1.46%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   176 Max = 2 (GRCs =  3) GRCs =   245 (1.46%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 239356.20
phase2. Layer M1 wire length = 3631.66
phase2. Layer M2 wire length = 84346.88
phase2. Layer M3 wire length = 67597.71
phase2. Layer M4 wire length = 30286.99
phase2. Layer M5 wire length = 36930.03
phase2. Layer M6 wire length = 5631.12
phase2. Layer M7 wire length = 9918.02
phase2. Layer M8 wire length = 78.83
phase2. Layer M9 wire length = 934.95
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 76342
phase2. Via VIA12SQ_C count = 34482
phase2. Via VIA23SQ_C count = 29363
phase2. Via VIA34SQ_C count = 6059
phase2. Via VIA45SQ_C count = 4519
phase2. Via VIA56SQ_C count = 1032
phase2. Via VIA67SQ_C count = 801
phase2. Via VIA78SQ_C count = 46
phase2. Via VIA89_C count = 40
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 12:11:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 
phase3. Routing result:
phase3. Both Dirs: Overflow =   175 Max = 2 GRCs =   244 (0.73%)
phase3. H routing: Overflow =   175 Max = 2 (GRCs =  3) GRCs =   244 (1.45%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   175 Max = 2 (GRCs =  3) GRCs =   244 (1.45%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 239356.20
phase3. Layer M1 wire length = 3629.83
phase3. Layer M2 wire length = 84346.88
phase3. Layer M3 wire length = 67599.54
phase3. Layer M4 wire length = 30286.99
phase3. Layer M5 wire length = 36930.03
phase3. Layer M6 wire length = 5631.12
phase3. Layer M7 wire length = 9918.02
phase3. Layer M8 wire length = 78.83
phase3. Layer M9 wire length = 934.95
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 76346
phase3. Via VIA12SQ_C count = 34482
phase3. Via VIA23SQ_C count = 29367
phase3. Via VIA34SQ_C count = 6059
phase3. Via VIA45SQ_C count = 4519
phase3. Via VIA56SQ_C count = 1032
phase3. Via VIA67SQ_C count = 801
phase3. Via VIA78SQ_C count = 46
phase3. Via VIA89_C count = 40
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   = 32.02 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 43.11 %
Peak    horizontal track utilization = 116.67 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:08
[End of Global Routing] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Global Routing] Total (MB): Used  232  Alloctr  233  Proc 8566 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:01 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of dbOut] Stage (MB): Used  -41  Alloctr  -43  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8566 

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt Incremental Global-routing complete  CPU:   911 s (  0.25 hr )  ELAPSE:  1084 s (  0.30 hr )  MEM-PEAK:  1651 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9319 nets, 9293 global routed, 24 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9317, routed nets = 9317, across physical hierarchy nets = 0, parasitics cached nets = 9317, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0856 seconds to build cellmap data
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 44(r) x 44(c) GridCells YDim 5.016 XDim 5.016
Total 0.2443 seconds to load 9022 cell instances into cellmap
Moveable cells: 8982; Application fixed cells: 40; Macro cells: 0; User fixed cells: 0
0 out of 9284 data nets is detail routed, 41 out of 41 clock nets are detail routed and total 9325 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9332, cell height 1.6720, cell area 3.2323 for total 9022 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (85000 85000) (2085320 2074680)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  2.76     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1        25.81       25.81      0.00        56      29161.75  344241312.00        9022              0.30      1651
Global-route-opt optimization Phase 19 Iter  2        25.81       25.81      0.00        49      29151.59  343965664.00        9022              0.31      1651
Global-route-opt optimization Phase 19 Iter  3        25.81       25.81      0.00        49      29150.06  343820576.00        9022              0.31      1651
Global-route-opt optimization Phase 19 Iter  4        25.81       25.81      0.00        49      29150.06  343820576.00        9022              0.31      1651
Global-route-opt optimization Phase 19 Iter  5        25.81       25.81      0.00        49      29150.06  343820576.00        9022              0.31      1651

Global-route-opt optimization Phase 20 Iter  1        18.80       18.80      0.00        49      29151.08  343611168.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  2        17.52       17.52      0.00        49      29149.55  345170912.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  3        17.21       17.21      0.00        49      29149.05  345936128.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  4        17.19       17.19      0.00        49      29148.03  345935712.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  5        11.08       11.08      0.00        49      29171.41  349812224.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  6         8.88        8.88      0.00        49      29188.18  351901248.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  7         8.50        8.50      0.00        49      29190.73  352495520.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  8         2.47        2.47      0.00        49      29178.02  368179040.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter  9         0.91        0.91      0.00        49      29179.04  368217376.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter 10         0.65        0.65      0.00        49      29180.31  368278944.00        9022              0.31      1651
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.00        49      29197.08  370323456.00        9022              0.31      1651

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design clock_opt_not_done  (NEX-011)
Information: r = 1.062798 ohm/um, via_r = 0.464972 ohm/cut, c = 0.074090 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.389967 ohm/um, via_r = 0.579340 ohm/cut, c = 0.085912 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        49      29197.08  370323456.00        9022              0.31      1651
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00        49      29197.08  370323456.00        9022              0.31      1651
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00        21      29215.38  370761216.00        9022              0.31      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         7      29215.89  370809600.00        9022              0.31      1651
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         7      29215.89  370809600.00        9022              0.31      1651
Global-route-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         7      29215.89  370809600.00        9022              0.31      1651

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0      29215.89  370809600.00        9029              0.31      1651
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0      29215.89  370809600.00        9029              0.31      1651

Global-route-opt optimization complete                 0.00        0.00      0.00         0      29215.89  370809600.00        9029              0.31      1651

Global-route-opt route preserve complete         CPU:   945 s (  0.26 hr )  ELAPSE:  1119 s (  0.31 hr )  MEM-PEAK:  1651 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 9414 total shapes.
Layer M2: cached 25 shapes out of 26376 total shapes.
Cached 1750 vias out of 85327 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0888 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 167 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       39800         9029        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   9029
number of references:               167
number of site rows:                119
number of locations attempted:   198274
number of locations failed:       16068  (8.1%)

Legality of references at locations:
113 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2706      38929      2948 (  7.6%)      22117      2101 (  9.5%)  AO22X1_RVT
   992      14510      1498 ( 10.3%)       2242       482 ( 21.5%)  DFFARX1_HVT
   371       5738       456 (  7.9%)        784       180 ( 23.0%)  DFFX1_HVT
   409       6210       293 (  4.7%)       3038       198 (  6.5%)  NAND2X0_RVT
   228       3625       277 (  7.6%)       1849       193 ( 10.4%)  NAND3X0_RVT
   221       3496       294 (  8.4%)       1848       168 (  9.1%)  NOR4X1_RVT
   336       5112       252 (  4.9%)       2544       158 (  6.2%)  INVX1_HVT
   256       3840       242 (  6.3%)       1882       168 (  8.9%)  AND2X1_RVT
   121       1925       193 ( 10.0%)       1374       168 ( 12.2%)  AO222X1_RVT
   208       3268       260 (  8.0%)        432        92 ( 21.3%)  DFFX1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        12 ( 37.5%)         32        13 ( 40.6%)  AO21X2_RVT
     1         16         6 ( 37.5%)         16         6 ( 37.5%)  OR3X2_RVT
     1         16         5 ( 31.2%)         16         6 ( 37.5%)  AND2X1_LVT
     2         32        10 ( 31.2%)         16         6 ( 37.5%)  NOR2X1_RVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  AO22X2_LVT
     1         16         4 ( 25.0%)          0         0 (  0.0%)  NAND4X1_RVT
     3         48        11 ( 22.9%)         24         6 ( 25.0%)  DFFX2_HVT
    12        192        39 ( 20.3%)          8         7 ( 87.5%)  OAI22X1_RVT
     2         32         5 ( 15.6%)         16         6 ( 37.5%)  AND4X4_RVT
     2         32         6 ( 18.8%)          0         0 (  0.0%)  NOR4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8989 (114460 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.053 um ( 0.03 row height)
rms weighted cell displacement:   0.053 um ( 0.03 row height)
max cell displacement:            1.982 um ( 1.19 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:              127
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/CDMU/U124 (AO22X1_RVT)
  Input location: (86.628,55.316)
  Legal location: (85.564,53.644)
  Displacement:   1.982 um ( 1.19 row height)
Cell: CSRF/CDMU/U72 (AO22X1_RVT)
  Input location: (98.332,53.644)
  Legal location: (98.028,51.972)
  Displacement:   1.699 um ( 1.02 row height)
Cell: gre_mt_inst_2561 (NBUFFX2_HVT)
  Input location: (107.756,108.82)
  Legal location: (107.452,110.492)
  Displacement:   1.699 um ( 1.02 row height)
Cell: IRF/gre_mt_inst_2559 (NBUFFX2_HVT)
  Input location: (122.5,107.148)
  Legal location: (122.196,105.476)
  Displacement:   1.699 um ( 1.02 row height)
Cell: CSRF/MC/minstret_out_reg[9] (DFFX1_HVT)
  Input location: (89.364,55.316)
  Legal location: (90.732,55.316)
  Displacement:   1.368 um ( 0.82 row height)
Cell: IRF/ZBUF_1221_inst_1552 (NBUFFX4_HVT)
  Input location: (154.724,113.836)
  Legal location: (153.812,113.836)
  Displacement:   0.912 um ( 0.55 row height)
Cell: IRF/U112 (AND4X2_HVT)
  Input location: (156.244,113.836)
  Legal location: (155.332,113.836)
  Displacement:   0.912 um ( 0.55 row height)
Cell: CSRF/CDMU/U216 (AO22X1_RVT)
  Input location: (84.804,53.644)
  Legal location: (84.044,53.644)
  Displacement:   0.760 um ( 0.45 row height)
Cell: CSRF/MC/U674 (IBUFFX2_RVT)
  Input location: (206.1,28.564)
  Legal location: (205.34,28.564)
  Displacement:   0.760 um ( 0.45 row height)
Cell: CSRF/MC/U777 (OA221X1_RVT)
  Input location: (204.276,28.564)
  Legal location: (203.516,28.564)
  Displacement:   0.760 um ( 0.45 row height)

Legalization succeeded.
Total Legalizer CPU: 2.776
Total Legalizer Wall Time: 2.903
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   948 s (  0.26 hr )  ELAPSE:  1122 s (  0.31 hr )  MEM-PEAK:  1651 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    30 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 12:12:17 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 9022/9029
Ground net VSS                9022/9029
--------------------------------------------------------------------------------
Information: connections of 14 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   41  Alloctr   41  Proc    0 
[End of Read DB] Total (MB): Used   48  Alloctr   49  Proc 8566 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,217.03um,215.97um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 8566 
Net statistics:
Total number of nets     = 9326
Number of nets to route  = 9320
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
9116 nets are fully connected,
 of which 6 are detail routed and 9074 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 538, Total Half Perimeter Wire Length (HPWL) 11108 microns
HPWL   0 ~   50 microns: Net Count      470     Total HPWL         4509 microns
HPWL  50 ~  100 microns: Net Count       39     Total HPWL         2964 microns
HPWL 100 ~  200 microns: Net Count       29     Total HPWL         3634 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   56  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Average gCell capacity  2.76     on layer (1)    M1
Average gCell capacity  10.73    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.47     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.36     on layer (7)    M7
Average gCell capacity  1.20     on layer (8)    M8
Average gCell capacity  0.59     on layer (9)    M9
Average gCell capacity  0.33     on layer (10)   MRDL
Average number of tracks per gCell 11.02         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.52  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.77  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.39  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 167700
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   58  Alloctr   59  Proc 8566 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   58  Alloctr   59  Proc 8566 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build Data] Total (MB): Used   58  Alloctr   59  Proc 8566 
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  234  Alloctr  235  Proc 8566 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
Initial. Routing result:
Initial. Both Dirs: Overflow =   196 Max = 3 GRCs =   262 (0.78%)
Initial. H routing: Overflow =   196 Max = 3 (GRCs =  1) GRCs =   261 (1.56%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =   184 Max = 3 (GRCs =  1) GRCs =   249 (1.48%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M3         Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 239411.44
Initial. Layer M1 wire length = 3635.84
Initial. Layer M2 wire length = 84599.66
Initial. Layer M3 wire length = 67687.12
Initial. Layer M4 wire length = 30013.09
Initial. Layer M5 wire length = 36902.71
Initial. Layer M6 wire length = 5641.22
Initial. Layer M7 wire length = 9918.02
Initial. Layer M8 wire length = 78.83
Initial. Layer M9 wire length = 934.95
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 76424
Initial. Via VIA12SQ_C count = 34498
Initial. Via VIA23SQ_C count = 29440
Initial. Via VIA34SQ_C count = 6053
Initial. Via VIA45SQ_C count = 4513
Initial. Via VIA56SQ_C count = 1033
Initial. Via VIA67SQ_C count = 801
Initial. Via VIA78SQ_C count = 46
Initial. Via VIA89_C count = 40
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Apr 25 12:12:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  234  Alloctr  235  Proc 8566 
phase1. Routing result:
phase1. Both Dirs: Overflow =   176 Max = 2 GRCs =   243 (0.72%)
phase1. H routing: Overflow =   176 Max = 2 (GRCs =  3) GRCs =   243 (1.45%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =   176 Max = 2 (GRCs =  3) GRCs =   243 (1.45%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 239417.96
phase1. Layer M1 wire length = 3621.91
phase1. Layer M2 wire length = 84601.77
phase1. Layer M3 wire length = 67704.72
phase1. Layer M4 wire length = 30020.27
phase1. Layer M5 wire length = 36896.26
phase1. Layer M6 wire length = 5641.22
phase1. Layer M7 wire length = 9918.02
phase1. Layer M8 wire length = 78.83
phase1. Layer M9 wire length = 934.95
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 76425
phase1. Via VIA12SQ_C count = 34494
phase1. Via VIA23SQ_C count = 29443
phase1. Via VIA34SQ_C count = 6054
phase1. Via VIA45SQ_C count = 4514
phase1. Via VIA56SQ_C count = 1033
phase1. Via VIA67SQ_C count = 801
phase1. Via VIA78SQ_C count = 46
phase1. Via VIA89_C count = 40
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Apr 25 12:12:21 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 
phase2. Routing result:
phase2. Both Dirs: Overflow =   175 Max = 2 GRCs =   242 (0.72%)
phase2. H routing: Overflow =   175 Max = 2 (GRCs =  3) GRCs =   242 (1.44%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =   175 Max = 2 (GRCs =  3) GRCs =   242 (1.44%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 239411.78
phase2. Layer M1 wire length = 3620.08
phase2. Layer M2 wire length = 84595.55
phase2. Layer M3 wire length = 67706.60
phase2. Layer M4 wire length = 30020.27
phase2. Layer M5 wire length = 36896.26
phase2. Layer M6 wire length = 5641.22
phase2. Layer M7 wire length = 9918.02
phase2. Layer M8 wire length = 78.83
phase2. Layer M9 wire length = 934.95
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 76428
phase2. Via VIA12SQ_C count = 34494
phase2. Via VIA23SQ_C count = 29445
phase2. Via VIA34SQ_C count = 6055
phase2. Via VIA45SQ_C count = 4514
phase2. Via VIA56SQ_C count = 1033
phase2. Via VIA67SQ_C count = 801
phase2. Via VIA78SQ_C count = 46
phase2. Via VIA89_C count = 40
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Apr 25 12:12:22 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 130 gCells x 129 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 
phase3. Routing result:
phase3. Both Dirs: Overflow =   175 Max = 2 GRCs =   242 (0.72%)
phase3. H routing: Overflow =   175 Max = 2 (GRCs =  3) GRCs =   242 (1.44%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   175 Max = 2 (GRCs =  3) GRCs =   242 (1.44%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 239412.06
phase3. Layer M1 wire length = 3620.08
phase3. Layer M2 wire length = 84595.83
phase3. Layer M3 wire length = 67706.60
phase3. Layer M4 wire length = 30020.27
phase3. Layer M5 wire length = 36896.26
phase3. Layer M6 wire length = 5641.22
phase3. Layer M7 wire length = 9918.02
phase3. Layer M8 wire length = 78.83
phase3. Layer M9 wire length = 934.95
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 76429
phase3. Via VIA12SQ_C count = 34494
phase3. Via VIA23SQ_C count = 29447
phase3. Via VIA34SQ_C count = 6054
phase3. Via VIA45SQ_C count = 4514
phase3. Via VIA56SQ_C count = 1033
phase3. Via VIA67SQ_C count = 801
phase3. Via VIA78SQ_C count = 46
phase3. Via VIA89_C count = 40
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  186  Alloctr  186  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  234  Alloctr  236  Proc 8566 

Congestion utilization per direction:
Average vertical track utilization   = 32.03 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 43.16 %
Peak    horizontal track utilization = 116.67 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  183  Alloctr  183  Proc    0 
[End of Global Routing] Total (MB): Used  232  Alloctr  233  Proc 8566 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:01 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of dbOut] Stage (MB): Used  -41  Alloctr  -42  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8566 

Global-route-opt Incremental Global-routing complete  CPU:   955 s (  0.27 hr )  ELAPSE:  1130 s (  0.31 hr )  MEM-PEAK:  1651 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421615885  6.578038183460  2.479639297907  7.744187640401  0.485050000353  3.179565833784  5.567214754587  2.894454287461  6.565921214816  9.017934605874  93.386960409339  8.636227123053  0.781138040852  7.442044911238  3.181147049079
6.992250270562  4.646239510371  3.823702222999  3.871840396193  1.424294066690  9.687527899646  6.131807232944  1.465787832247  8.763589188175  1.911358136960  58.613676509427  0.016776413675  4.045905844037  5.020666816976  6.345875229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551816982  7.835139837616  8.372512799733  96.776660644586  7.601663757254  3.894284764966  9.819950261759  1.487338087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173231613  9.852544065215  0.210069810127  09.425058954570  7.468462760161  8.788987607826  8.572597284759  1.334173635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461636181  4.723121082386  6.753650467486  66.418760195845  6.248806613962  2.738619839211  6.086794806504  8.868225594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588746071  55.504611424446  3.796492196471  0.705361068271  6.012841717343  3.718501993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690464932  84.332108617031  0.437060657503  6.662505726730  8.833487349383  2.924341216216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012204123  09.090209253000  5.222939913697  1.353228238724  6.508127485577  3.718839483731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015911999  41.236627650820  2.627900204597  0.179006042141  1.696231130334  1.418326537515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330391019  48.436849398206  1.033837663918  5.295533307259  5.477222363008  6.963358403103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287677774  03.114891610485  0.502938379163  5.658247745567  2.147508872894  4.543865616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212669387  70.741358531424  2.942591745671  5.278806366131  8.072382441465  7.879313478763
5.891811427927  3.510360404647  3.414100222011  4.844381338404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671104023  13.387959603284  5.097720389689  1.512281370128  7.396855720513  5.512150827835
1.398268314388  5.190998138209  6.408245381526  9.731625017389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630587880  83.953656830072  3.437224608887  0.373177950450  4.947865403928  1.736307139852
5.440544306329  0.661102086405  5.896555382433  6.530638824878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746281676  99.614439674740  2.241411768370  9.662052675706  1.856215698134  4.610352814723
1.210715012862  6.577675672105  2.210796657311  6.975623617273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068501492  78.876331210405  1.693815609881  7.689111904170  9.512045890006  7.443537609230
8.426814465114  5.883461521013  5.224825258066  4.567353687070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116896953  51.498650146656  2.625906044790  7.955482926136  9.931185697763  5.100712709625
2.547515143526  6.900640134996  3.711018843730  5.135814719666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823419141  96.227692812866  9.382136260983  8.426933525858  4.450292325513  6.313584595213
5.354075830621  0.128042046462  1.812654812219  0.004170803135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123953166  44.324893927011  2.332726882136  2.560649310998  5.851428664042  3.276458697943
4.932421899986  0.155110700686  7.230051632959  5.075461703017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020820846  73.392502695117  7.469363809338  3.171176921421  9.815974040044  4.331405637138
0.413524180360  3.309911995034  7.452799003528  1.902820124529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246776650  86.719780410874  8.023702548114  8.944916838324  5.316158493421  6.051547578038
1.737302572960  2.872778050364  5.404011791237  0.003536179565  8.337845567214  7.545872894454  3.874616565921  2.178639217937  5.058743105184  8.009330263439  84.246276581239  6.400432540081  4.112285381156  0.490740292250  2.608315646239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221111351  0.369609638855  4.109428601484  70.813629645006  4.442284728603  3.169668545884  2.299675520116  7.950766967847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586860973  43.207033894385  3.641580397561  7.617493387347  0.877687106393  2.667660078063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570846653  33.336108788088  2.070189050108  7.847493234182  6.354045279263  7.726089236528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845724697  83.284032738711  9.394037564305  8.065940768234  5.947290890240  9.336839439499
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9326 nets, 9292 global routed, 32 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9324, routed nets = 9324, across physical hierarchy nets = 0, parasitics cached nets = 9324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        2  370809600
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        2  370809600     29215.89       9029        550        910
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        2  370809600     29215.89       9029

Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt command complete                CPU:   961 s (  0.27 hr )  ELAPSE:  1137 s (  0.32 hr )  MEM-PEAK:  1651 MB
Global-route-opt command statistics  CPU=335 sec (0.09 hr) ELAPSED=357 sec (0.10 hr) MEM-PEAK=1.612 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-04-25 12:12:31 / Session: 0.32 hr / Command: 0.27 hr / Memory: 1651 MB (FLW-8100)
1
Information: 56 out of 66 POW-080 messages were not printed due to limit 10  (MSG-3913)
set_routing_rule all -clear -default_rule -min_routing_layer 1 -max_routing_layer 9
Warning: Nothing implicitly matched 'all' (SEL-003)
Error: Nothing matched for net_list (SEL-005)
0
route_auto -max_detail_route_iterations 30
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-25 12:12:53 / Session: 0.32 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: TA init] Total (MB): Used   49  Alloctr   50  Proc 8566 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 35380 of 100145


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used   10  Alloctr   12  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   51  Alloctr   53  Proc 8566 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:08 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Iteration 1] Stage (MB): Used   10  Alloctr   12  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   51  Alloctr   53  Proc 8566 

Number of wires with overlap after iteration 1 = 18916 of 81605


Wire length and via report:
---------------------------
Number of M1 wires: 6639                  : 0
Number of M2 wires: 40175                VIA12SQ_C: 35110
Number of M3 wires: 25100                VIA23SQ_C: 37537
Number of M4 wires: 5373                 VIA34SQ_C: 7036
Number of M5 wires: 3002                 VIA45SQ_C: 4656
Number of M6 wires: 819                  VIA56SQ_C: 1075
Number of M7 wires: 453                  VIA67SQ_C: 792
Number of M8 wires: 24           VIA78SQ_C: 48
Number of M9 wires: 20           VIA89_C: 40
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 81605             vias: 86294

Total M1 wire length: 3961.1
Total M2 wire length: 85802.5
Total M3 wire length: 70124.9
Total M4 wire length: 31655.9
Total M5 wire length: 37219.6
Total M6 wire length: 6113.4
Total M7 wire length: 10047.8
Total M8 wire length: 86.3
Total M9 wire length: 932.7
Total MRDL wire length: 0.0
Total wire length: 245944.1

Longest M1 wire length: 66.3
Longest M2 wire length: 147.4
Longest M3 wire length: 80.4
Longest M4 wire length: 160.5
Longest M5 wire length: 96.1
Longest M6 wire length: 120.4
Longest M7 wire length: 122.8
Longest M8 wire length: 18.2
Longest M9 wire length: 97.3
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Track Assign: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   42  Alloctr   43  Proc 8566 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   54  Alloctr   55  Proc 8566 
Total number of nets = 9326, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 169 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/169 Partitions, Violations =  12
Routed  2/169 Partitions, Violations =  34
Routed  3/169 Partitions, Violations =  38
Routed  4/169 Partitions, Violations =  45
Routed  5/169 Partitions, Violations =  61
Routed  6/169 Partitions, Violations =  73
Routed  7/169 Partitions, Violations =  83
Routed  8/169 Partitions, Violations =  103
Routed  9/169 Partitions, Violations =  106
Routed  10/169 Partitions, Violations = 112
Routed  11/169 Partitions, Violations = 116
Routed  12/169 Partitions, Violations = 156
Routed  13/169 Partitions, Violations = 148
Routed  14/169 Partitions, Violations = 175
Routed  15/169 Partitions, Violations = 169
Routed  16/169 Partitions, Violations = 174
Routed  17/169 Partitions, Violations = 184
Routed  18/169 Partitions, Violations = 184
Routed  19/169 Partitions, Violations = 186
Routed  20/169 Partitions, Violations = 180
Routed  21/169 Partitions, Violations = 183
Routed  22/169 Partitions, Violations = 205
Routed  23/169 Partitions, Violations = 199
Routed  24/169 Partitions, Violations = 199
Routed  25/169 Partitions, Violations = 206
Routed  26/169 Partitions, Violations = 221
Routed  27/169 Partitions, Violations = 224
Routed  28/169 Partitions, Violations = 225
Routed  29/169 Partitions, Violations = 224
Routed  30/169 Partitions, Violations = 212
Routed  31/169 Partitions, Violations = 217
Routed  32/169 Partitions, Violations = 232
Routed  33/169 Partitions, Violations = 250
Routed  34/169 Partitions, Violations = 244
Routed  35/169 Partitions, Violations = 262
Routed  36/169 Partitions, Violations = 265
Routed  37/169 Partitions, Violations = 270
Routed  38/169 Partitions, Violations = 261
Routed  39/169 Partitions, Violations = 288
Routed  40/169 Partitions, Violations = 282
Routed  41/169 Partitions, Violations = 268
Routed  42/169 Partitions, Violations = 263
Routed  43/169 Partitions, Violations = 274
Routed  44/169 Partitions, Violations = 266
Routed  45/169 Partitions, Violations = 263
Routed  46/169 Partitions, Violations = 270
Routed  47/169 Partitions, Violations = 275
Routed  48/169 Partitions, Violations = 266
Routed  49/169 Partitions, Violations = 271
Routed  50/169 Partitions, Violations = 285
Routed  51/169 Partitions, Violations = 283
Routed  52/169 Partitions, Violations = 286
Routed  53/169 Partitions, Violations = 276
Routed  54/169 Partitions, Violations = 280
Routed  55/169 Partitions, Violations = 281
Routed  56/169 Partitions, Violations = 295
Routed  57/169 Partitions, Violations = 309
Routed  58/169 Partitions, Violations = 324
Routed  59/169 Partitions, Violations = 332
Routed  60/169 Partitions, Violations = 341
Routed  61/169 Partitions, Violations = 361
Routed  62/169 Partitions, Violations = 363
Routed  63/169 Partitions, Violations = 367
Routed  64/169 Partitions, Violations = 403
Routed  65/169 Partitions, Violations = 366
Routed  66/169 Partitions, Violations = 366
Routed  67/169 Partitions, Violations = 368
Routed  68/169 Partitions, Violations = 379
Routed  69/169 Partitions, Violations = 400
Routed  70/169 Partitions, Violations = 406
Routed  71/169 Partitions, Violations = 420
Routed  72/169 Partitions, Violations = 436
Routed  73/169 Partitions, Violations = 437
Routed  74/169 Partitions, Violations = 438
Routed  75/169 Partitions, Violations = 421
Routed  76/169 Partitions, Violations = 415
Routed  77/169 Partitions, Violations = 418
Routed  78/169 Partitions, Violations = 429
Routed  79/169 Partitions, Violations = 447
Routed  80/169 Partitions, Violations = 423
Routed  81/169 Partitions, Violations = 432
Routed  82/169 Partitions, Violations = 433
Routed  83/169 Partitions, Violations = 438
Routed  84/169 Partitions, Violations = 428
Routed  85/169 Partitions, Violations = 450
Routed  86/169 Partitions, Violations = 448
Routed  87/169 Partitions, Violations = 456
Routed  88/169 Partitions, Violations = 465
Routed  89/169 Partitions, Violations = 471
Routed  90/169 Partitions, Violations = 462
Routed  91/169 Partitions, Violations = 466
Routed  92/169 Partitions, Violations = 469
Routed  93/169 Partitions, Violations = 467
Routed  94/169 Partitions, Violations = 479
Routed  95/169 Partitions, Violations = 486
Routed  96/169 Partitions, Violations = 516
Routed  97/169 Partitions, Violations = 521
Routed  98/169 Partitions, Violations = 532
Routed  99/169 Partitions, Violations = 531
Routed  100/169 Partitions, Violations =        558
Routed  101/169 Partitions, Violations =        562
Routed  102/169 Partitions, Violations =        578
Routed  103/169 Partitions, Violations =        609
Routed  104/169 Partitions, Violations =        604
Routed  105/169 Partitions, Violations =        595
Routed  106/169 Partitions, Violations =        589
Routed  107/169 Partitions, Violations =        609
Routed  108/169 Partitions, Violations =        622
Routed  109/169 Partitions, Violations =        622
Routed  110/169 Partitions, Violations =        603
Routed  111/169 Partitions, Violations =        609
Routed  112/169 Partitions, Violations =        615
Routed  113/169 Partitions, Violations =        612
Routed  114/169 Partitions, Violations =        617
Routed  115/169 Partitions, Violations =        608
Routed  116/169 Partitions, Violations =        589
Routed  117/169 Partitions, Violations =        578
Routed  118/169 Partitions, Violations =        575
Routed  119/169 Partitions, Violations =        576
Routed  120/169 Partitions, Violations =        562
Routed  121/169 Partitions, Violations =        542
Routed  122/169 Partitions, Violations =        541
Routed  123/169 Partitions, Violations =        536
Routed  124/169 Partitions, Violations =        544
Routed  125/169 Partitions, Violations =        539
Routed  126/169 Partitions, Violations =        544
Routed  127/169 Partitions, Violations =        537
Routed  128/169 Partitions, Violations =        537
Routed  129/169 Partitions, Violations =        535
Routed  130/169 Partitions, Violations =        531
Routed  131/169 Partitions, Violations =        529
Routed  132/169 Partitions, Violations =        514
Routed  133/169 Partitions, Violations =        508
Routed  134/169 Partitions, Violations =        486
Routed  135/169 Partitions, Violations =        479
Routed  136/169 Partitions, Violations =        478
Routed  137/169 Partitions, Violations =        458
Routed  138/169 Partitions, Violations =        411
Routed  139/169 Partitions, Violations =        395
Routed  140/169 Partitions, Violations =        399
Routed  141/169 Partitions, Violations =        390
Routed  142/169 Partitions, Violations =        381
Routed  143/169 Partitions, Violations =        361
Routed  144/169 Partitions, Violations =        347
Routed  145/169 Partitions, Violations =        354
Routed  146/169 Partitions, Violations =        354
Routed  147/169 Partitions, Violations =        346
Routed  148/169 Partitions, Violations =        324
Routed  149/169 Partitions, Violations =        319
Routed  150/169 Partitions, Violations =        303
Routed  151/169 Partitions, Violations =        310
Routed  152/169 Partitions, Violations =        303
Routed  153/169 Partitions, Violations =        299
Routed  154/169 Partitions, Violations =        292
Routed  155/169 Partitions, Violations =        282
Routed  156/169 Partitions, Violations =        281
Routed  157/169 Partitions, Violations =        276
Routed  158/169 Partitions, Violations =        231
Routed  159/169 Partitions, Violations =        232
Routed  160/169 Partitions, Violations =        223
Routed  161/169 Partitions, Violations =        216
Routed  162/169 Partitions, Violations =        223
Routed  163/169 Partitions, Violations =        201
Routed  164/169 Partitions, Violations =        154
Routed  165/169 Partitions, Violations =        124
Routed  166/169 Partitions, Violations =        92
Routed  167/169 Partitions, Violations =        53
Routed  168/169 Partitions, Violations =        37
Routed  169/169 Partitions, Violations =        22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        Diff net spacing : 1
        Diff net via-cut spacing : 1
        Less than minimum area : 5
        Same net spacing : 3
        Short : 12

[Iter 0] Elapsed real time: 0:00:56 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:51 total=0:00:53
[Iter 0] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 0] Total (MB): Used  110  Alloctr  112  Proc 8566 

End DR iteration 0 with 169 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   21
Routed  2/15 Partitions, Violations =   17
Routed  3/15 Partitions, Violations =   16
Routed  4/15 Partitions, Violations =   15
Routed  5/15 Partitions, Violations =   10
Routed  6/15 Partitions, Violations =   8
Routed  7/15 Partitions, Violations =   7
Routed  8/15 Partitions, Violations =   6
Routed  9/15 Partitions, Violations =   5
Routed  10/15 Partitions, Violations =  5
Routed  11/15 Partitions, Violations =  4
Routed  12/15 Partitions, Violations =  3
Routed  13/15 Partitions, Violations =  2
Routed  14/15 Partitions, Violations =  1
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:57 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[Iter 1] Stage (MB): Used   68  Alloctr   68  Proc    0 
[Iter 1] Total (MB): Used  110  Alloctr  112  Proc 8566 

End DR iteration 1 with 15 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:57 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[DR] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR] Total (MB): Used   43  Alloctr   44  Proc 8566 
[DR: Done] Elapsed real time: 0:00:57 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 8566 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    254766 micron
Total Number of Contacts =             89232
Total Number of Wires =                87991
Total Number of PtConns =              12399
Total Number of Routed Wires =       87991
Total Routed Wire Length =           253396 micron
Total Number of Routed Contacts =       89232
        Layer             M1 :       4400 micron
        Layer             M2 :      86405 micron
        Layer             M3 :      73761 micron
        Layer             M4 :      35182 micron
        Layer             M5 :      37181 micron
        Layer             M6 :       6282 micron
        Layer             M7 :      10273 micron
        Layer             M8 :        358 micron
        Layer             M9 :        924 micron
        Layer           MRDL :          0 micron
        Via     VIA89_C(rot) :         40
        Via        VIA78SQ_C :         47
        Via       VIA78BAR_C :          1
        Via    VIA78SQ_C_2x1 :         18
        Via   VIA67SQ_C(rot) :        808
        Via        VIA56SQ_C :       1099
        Via   VIA45SQ_C(rot) :       4684
        Via        VIA34SQ_C :       8570
        Via   VIA34SQ_C(rot) :         36
        Via        VIA23SQ_C :        272
        Via   VIA23SQ_C(rot) :      37464
        Via        VIA12SQ_C :      33819
        Via   VIA12SQ_C(rot) :       2216
        Via       VIA12BAR_C :        133
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          3
        Via    VIA12SQ_C_2x1 :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
  Total double via conversion rate    =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 

Total number of nets = 9326
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-25 12:14:05 / Session: 0.34 hr / Command: 0.02 hr / Memory: 1651 MB (FLW-8100)
route_eco
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9326 nets, 0 global routed, 9324 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/clock_opt_not_done_3968513_568605456.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:03 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   41  Alloctr   42  Proc 8566 
[ECO: Analysis] Elapsed real time: 0:00:03 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Analysis] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: Analysis] Total (MB): Used   41  Alloctr   42  Proc 8566 
Num of eco nets = 9326
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used   39  Alloctr   39  Proc    0 
[ECO: Init] Total (MB): Used   42  Alloctr   43  Proc 8566 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/16 Partitions, Violations =   0
Checked 2/16 Partitions, Violations =   0
Checked 3/16 Partitions, Violations =   0
Checked 4/16 Partitions, Violations =   0
Checked 5/16 Partitions, Violations =   0
Checked 6/16 Partitions, Violations =   0
Checked 7/16 Partitions, Violations =   0
Checked 8/16 Partitions, Violations =   0
Checked 9/16 Partitions, Violations =   0
Checked 10/16 Partitions, Violations =  0
Checked 11/16 Partitions, Violations =  0
Checked 12/16 Partitions, Violations =  0
Checked 13/16 Partitions, Violations =  0
Checked 14/16 Partitions, Violations =  0
Checked 15/16 Partitions, Violations =  0
Checked 16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:16 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  111  Proc 8566 

Total Wire Length =                    254757 micron
Total Number of Contacts =             89232
Total Number of Wires =                87987
Total Number of PtConns =              12406
Total Number of Routed Wires =       87987
Total Routed Wire Length =           253388 micron
Total Number of Routed Contacts =       89232
        Layer             M1 :       4382 micron
        Layer             M2 :      86410 micron
        Layer             M3 :      73766 micron
        Layer             M4 :      35182 micron
        Layer             M5 :      37181 micron
        Layer             M6 :       6282 micron
        Layer             M7 :      10273 micron
        Layer             M8 :        358 micron
        Layer             M9 :        924 micron
        Layer           MRDL :          0 micron
        Via     VIA89_C(rot) :         40
        Via        VIA78SQ_C :         47
        Via       VIA78BAR_C :          1
        Via    VIA78SQ_C_2x1 :         18
        Via   VIA67SQ_C(rot) :        808
        Via        VIA56SQ_C :       1099
        Via   VIA45SQ_C(rot) :       4684
        Via        VIA34SQ_C :       8570
        Via   VIA34SQ_C(rot) :         36
        Via        VIA23SQ_C :        272
        Via   VIA23SQ_C(rot) :      37464
        Via        VIA12SQ_C :      33819
        Via   VIA12SQ_C(rot) :       2216
        Via       VIA12BAR_C :        133
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          3
        Via    VIA12SQ_C_2x1 :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
  Total double via conversion rate    =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 9326)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 8566 
[ECO: DR] Elapsed real time: 0:00:19 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: DR] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: DR] Total (MB): Used   43  Alloctr   44  Proc 8566 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    254757 micron
Total Number of Contacts =             89232
Total Number of Wires =                87987
Total Number of PtConns =              12406
Total Number of Routed Wires =       87987
Total Routed Wire Length =           253388 micron
Total Number of Routed Contacts =       89232
        Layer             M1 :       4382 micron
        Layer             M2 :      86410 micron
        Layer             M3 :      73766 micron
        Layer             M4 :      35182 micron
        Layer             M5 :      37181 micron
        Layer             M6 :       6282 micron
        Layer             M7 :      10273 micron
        Layer             M8 :        358 micron
        Layer             M9 :        924 micron
        Layer           MRDL :          0 micron
        Via     VIA89_C(rot) :         40
        Via        VIA78SQ_C :         47
        Via       VIA78BAR_C :          1
        Via    VIA78SQ_C_2x1 :         18
        Via   VIA67SQ_C(rot) :        808
        Via        VIA56SQ_C :       1099
        Via   VIA45SQ_C(rot) :       4684
        Via        VIA34SQ_C :       8570
        Via   VIA34SQ_C(rot) :         36
        Via        VIA23SQ_C :        272
        Via   VIA23SQ_C(rot) :      37464
        Via        VIA12SQ_C :      33819
        Via   VIA12SQ_C(rot) :       2216
        Via       VIA12BAR_C :        133
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          3
        Via    VIA12SQ_C_2x1 :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
  Total double via conversion rate    =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 

Total number of nets = 9326
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    254757 micron
Total Number of Contacts =             89232
Total Number of Wires =                87987
Total Number of PtConns =              12406
Total Number of Routed Wires =       87987
Total Routed Wire Length =           253388 micron
Total Number of Routed Contacts =       89232
        Layer             M1 :       4382 micron
        Layer             M2 :      86410 micron
        Layer             M3 :      73766 micron
        Layer             M4 :      35182 micron
        Layer             M5 :      37181 micron
        Layer             M6 :       6282 micron
        Layer             M7 :      10273 micron
        Layer             M8 :        358 micron
        Layer             M9 :        924 micron
        Layer           MRDL :          0 micron
        Via     VIA89_C(rot) :         40
        Via        VIA78SQ_C :         47
        Via       VIA78BAR_C :          1
        Via    VIA78SQ_C_2x1 :         18
        Via   VIA67SQ_C(rot) :        808
        Via        VIA56SQ_C :       1099
        Via   VIA45SQ_C(rot) :       4684
        Via        VIA34SQ_C :       8570
        Via   VIA34SQ_C(rot) :         36
        Via        VIA23SQ_C :        272
        Via   VIA23SQ_C(rot) :      37464
        Via        VIA12SQ_C :      33819
        Via   VIA12SQ_C(rot) :       2216
        Via       VIA12BAR_C :        133
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          3
        Via    VIA12SQ_C_2x1 :         21

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
  Total double via conversion rate    =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (39 / 89232 vias)
 
    Layer VIA1       =  0.06% (21     / 36193   vias)
        Weight 1     =  0.06% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.94% (36172   vias)
    Layer VIA2       =  0.00% (0      / 37736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (37736   vias)
    Layer VIA3       =  0.00% (0      / 8606    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8606    vias)
    Layer VIA4       =  0.00% (0      / 4684    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4684    vias)
    Layer VIA5       =  0.00% (0      / 1099    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1099    vias)
    Layer VIA6       =  0.00% (0      / 808     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (808     vias)
    Layer VIA7       = 27.27% (18     / 66      vias)
        Weight 1     = 27.27% (18      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 72.73% (48      vias)
    Layer VIA8       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 8566 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] Stage 3   Elapsed =    0:00:05, CPU =    0:00:04
[Check Short] End       Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] Init        Elapsed =    0:00:05, CPU =    0:00:04
[Check Net] 10%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 20%         Elapsed =    0:00:07, CPU =    0:00:06
[Check Net] 30%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 40%         Elapsed =    0:00:08, CPU =    0:00:06
[Check Net] 50%         Elapsed =    0:00:09, CPU =    0:00:06
[Check Net] 60%         Elapsed =    0:00:09, CPU =    0:00:07
[Check Net] 70%         Elapsed =    0:00:09, CPU =    0:00:07
[Check Net] 80%         Elapsed =    0:00:09, CPU =    0:00:07
[Check Net] 90%         Elapsed =    0:00:09, CPU =    0:00:07
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:10, CPU =    0:00:07

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 9334.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:10, CPU =    0:00:07
1
report_congestion
Information: The command 'report_congestion' cleared the undo history. (UNDO-016)
****************************************
Report : congestion
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 13:01:08 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     245 |     2 |     242  ( 0.72%) |       3
H routing |     245 |     2 |     242  ( 1.44%) |       3
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/clock_opt_not_done_3968513_568605456.timdat
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: clock_opt_not_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 9324 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9324, routed nets = 9324, across physical hierarchy nets = 0, parasitics cached nets = 9324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Fri Apr 25 13:01:23 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: REG1/pc_out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REG2/pc_plus_4_reg_out_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  REG1/pc_out_reg[2]/CLK (DFFX1_RVT)               0.00      0.14 r
  REG1/pc_out_reg[2]/Q (DFFX1_RVT)                 0.33      0.47 f
  ZBUF_320_inst_799/Y (NBUFFX2_HVT)                0.42      0.89 f
  PC/U13/Y (NAND4X0_RVT)                           0.36      1.25 r
  PC/U14/Y (INVX1_LVT)                             0.01      1.26 f
  PC/U15/Y (NAND2X0_LVT)                           0.12      1.38 r
  PC/U16/Y (INVX0_LVT)                             0.04      1.42 f
  PC/U17/Y (NAND2X0_RVT)                           0.11      1.53 r
  PC/U18/Y (INVX0_LVT)                             0.05      1.58 f
  PC/U19/Y (NAND2X0_RVT)                           0.13      1.71 r
  PC/U20/Y (INVX0_LVT)                             0.05      1.76 f
  PC/U21/Y (NAND2X0_RVT)                           0.12      1.88 r
  PC/U22/Y (INVX0_LVT)                             0.04      1.92 f
  PC/U23/Y (NAND2X0_RVT)                           0.12      2.04 r
  PC/U24/Y (INVX0_LVT)                             0.04      2.08 f
  PC/U25/Y (NAND2X0_RVT)                           0.11      2.19 r
  PC/U26/Y (INVX0_LVT)                             0.04      2.23 f
  PC/U27/Y (NAND2X0_RVT)                           0.11      2.35 r
  PC/U28/Y (INVX0_LVT)                             0.04      2.39 f
  PC/U29/Y (NAND2X0_RVT)                           0.12      2.51 r
  PC/U30/Y (INVX0_LVT)                             0.04      2.55 f
  PC/U31/Y (NAND2X0_RVT)                           0.13      2.67 r
  PC/U32/Y (INVX0_RVT)                             0.09      2.76 f
  PC/U33/Y (NAND2X0_RVT)                           0.13      2.88 r
  PC/U34/Y (INVX1_HVT)                             0.20      3.09 f
  PC/U35/Y (NAND2X0_RVT)                           0.22      3.30 r
  PC/U36/Y (INVX0_RVT)                             0.10      3.40 f
  PC/U37/Y (NAND2X0_RVT)                           0.16      3.55 r
  PC/U38/Y (INVX1_HVT)                             0.23      3.78 f
  PC/U39/Y (NAND2X0_RVT)                           0.21      3.99 r
  PC/U40/Y (INVX1_HVT)                             0.23      4.22 f
  PC/U41/Y (NAND2X0_RVT)                           0.25      4.47 r
  PC/U42/Y (INVX1_HVT)                             0.27      4.74 f
  PC/U43/Y (NAND2X0_RVT)                           0.25      5.00 r
  PC/U44/Y (INVX1_HVT)                             0.25      5.24 f
  PC/U45/Y (NAND2X0_RVT)                           0.21      5.45 r
  PC/U46/Y (INVX1_HVT)                             0.22      5.67 f
  PC/U47/Y (NAND2X0_RVT)                           0.19      5.87 r
  PC/U58/Y (INVX1_HVT)                             0.21      6.08 f
  PC/U59/Y (NAND2X0_RVT)                           0.19      6.27 r
  PC/U60/Y (INVX1_HVT)                             0.21      6.48 f
  PC/U61/Y (NAND2X0_RVT)                           0.19      6.67 r
  PC/U62/Y (INVX0_RVT)                             0.10      6.77 f
  PC/U63/Y (NAND2X0_RVT)                           0.16      6.92 r
  PC/U68/Y (INVX1_HVT)                             0.20      7.12 f
  PC/U69/Y (NAND2X0_RVT)                           0.20      7.32 r
  PC/U70/Y (INVX1_HVT)                             0.22      7.54 f
  PC/U71/Y (NAND2X0_RVT)                           0.20      7.74 r
  PC/U72/Y (INVX1_HVT)                             0.21      7.95 f
  PC/U73/Y (NAND2X0_RVT)                           0.20      8.15 r
  PC/U74/Y (INVX1_HVT)                             0.22      8.37 f
  PC/U75/Y (NAND2X0_RVT)                           0.20      8.58 r
  PC/U76/Y (INVX1_HVT)                             0.22      8.80 f
  PC/U77/Y (NAND2X0_RVT)                           0.20      8.99 r
  PC/U78/Y (OA21X1_RVT)                            0.17      9.17 r
  REG2/pc_plus_4_reg_out_reg[30]/D (DFFX1_HVT)     0.00      9.17 r
  data arrival time                                          9.17

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.11     10.11
  clock reconvergence pessimism                    0.01     10.12
  REG2/pc_plus_4_reg_out_reg[30]/CLK (DFFX1_HVT)   0.00     10.12 r
  library setup time                              -1.16      8.95
  data required time                                         8.95
  ------------------------------------------------------------------------
  data required time                                         8.95
  data arrival time                                         -9.17
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.22


1
icc2_shell> gui_show_error_data
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_REG2/pc_plus_4_reg_out_reg[30]/D_slack_-0.216312}}
icc2_shell> size_cell PC/U13 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
1
icc2_shell> size_cell PC/U13 -lib_cell saed32_lvt|saed32_lvt_std/NAND4X0_LVT
Warning: Not relinking cell 'PC/U13'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 13:02:40 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 13:02:41 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_MC/curr_state_reg[1]/D_slack_-0.161741}}
icc2_shell> size_cell ALU/U388 -lib_cell saed32_lvt|saed32_lvt_std/NAND2X0_LVT
1
icc2_shell> size_cell ALU/U388 -lib_cell saed32_lvt|saed32_lvt_std/NAND2X0_LVT
Warning: Not relinking cell 'ALU/U388'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 13:03:33 / Session: 1.17 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 13:03:34 / Session: 1.17 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
1
icc2_shell> set {worst.endpts.default.clk.setup.paths} [::get_timing_paths -report_by design -delay_type max -path_type full_clock_expanded -to [get_selection] -max_paths 999999 -nworst 1 -slack_lesser_than 0 -include_hierarchical_pins -groups {clk} -scenarios {default}]
{{path_to_MC/curr_state_reg[1]/D_slack_-0.143888}}
icc2_shell> size_cell ALU/U80 -lib_cell saed32_rvt|saed32_rvt_std/AO22X1_RVT
1
icc2_shell> size_cell ALU/U80 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
1
icc2_shell> size_cell ALU/U80 -lib_cell saed32_lvt|saed32_lvt_std/AO22X1_LVT
Warning: Not relinking cell 'ALU/U80'. (ECOUI-106)
0
icc2_shell> update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 13:04:35 / Session: 1.18 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
Information: The command 'update_timing' cleared the undo history. (UNDO-016)
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 13:04:35 / Session: 1.18 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
1
icc2_shell> update_timing -full
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-04-25 13:04:40 / Session: 1.19 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
Information: The net parasitics of block msrv32_top are cleared. (TIM-123)
Warning: Corner default:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 9029 cells affected for early, 9029 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_block:clock_opt_not_done.design'. (TIM-125)
Information: Design clock_opt_not_done has 9326 nets, 0 global routed, 9324 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: clock_opt_not_done 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 9324 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 9324, routed nets = 9324, across physical hierarchy nets = 0, parasitics cached nets = 9324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2025-04-25 13:04:57 / Session: 1.19 hr / Command: 0.00 hr / Memory: 1651 MB (FLW-8100)
1
icc2_shell> 
save_blockInformation: Saving block 'riscv_block:clock_opt_not_done.design'
1
