// Seed: 451509764
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8
    , id_14,
    input supply0 id_9,
    output wand id_10,
    output tri id_11,
    input supply1 id_12
);
  supply1 id_15 = 1;
  assign module_1.type_37 = 0;
endmodule
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    inout supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wand id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 module_1,
    input tri1 id_14,
    input wor id_15,
    input wand id_16,
    input logic id_17,
    output logic id_18,
    input supply1 id_19,
    inout supply0 id_20,
    input supply0 id_21,
    input wand id_22,
    input uwire id_23
);
  reg id_25;
  always @(negedge id_9 == id_4 or posedge id_14) begin : LABEL_0
    id_25 <= id_17;
    id_18 <= 1;
  end
  module_0 modCall_1 (
      id_20,
      id_4,
      id_14,
      id_14,
      id_12,
      id_8,
      id_19,
      id_20,
      id_23,
      id_9,
      id_20,
      id_7,
      id_23
  );
  wire id_26;
endmodule
