$comment
	File created using the following command:
		vcd file HW3P4.msim.vcd -direction
$end
$date
	Wed Feb 18 01:00:08 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module HW3P4_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % F1 $end
$var wire 1 & F2 $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . F1~output_o $end
$var wire 1 / F2~output_o $end
$var wire 1 0 D~input_o $end
$var wire 1 1 C~input_o $end
$var wire 1 2 A~input_o $end
$var wire 1 3 B~input_o $end
$var wire 1 4 inst4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
1&
x'
0(
1)
x*
1+
1,
1-
1.
1/
00
01
02
03
14
$end
#62500
1$
10
0'
04
0/
0.
0&
0%
#125000
1#
0$
11
00
1'
14
1/
1.
1&
1%
#187500
1$
10
0'
04
0/
0.
0&
0%
#250000
1"
0#
0$
13
01
00
1'
14
1/
1.
1&
1%
#312500
1$
10
0'
#375000
1#
0$
11
00
1'
04
0/
0.
0&
0%
#437500
1$
10
0'
#500000
1!
0"
0#
0$
12
03
01
00
1'
14
1/
1.
1&
1%
#562500
1$
10
0'
04
0/
0.
0&
0%
#625000
1#
0$
11
00
1'
14
1/
1.
1&
1%
#687500
1$
10
0'
#750000
1"
0#
0$
13
01
00
1'
#812500
1$
10
0'
#875000
1#
0$
11
00
1'
04
0/
0.
0&
0%
#937500
1$
10
0'
#1000000
