[{"id": "1", "content": "Define the module named TopModule with input ports a (8 bits) and b (8 bits), and output ports s (8 bits) and overflow.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  a (8 bits)\n - input  b (8 bits)\n - output s (8 bits)\n - output overflow", "parent_tasks": []}, {"id": "2", "content": "Implement the addition logic for the 8-bit 2's complement numbers a and b to produce the output s.", "source": "Assume that you have two 8-bit 2's complement numbers, a[7:0] and b[7:0]. The module should add these numbers to produce s[7:0].", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the logic to compute whether a signed overflow has occurred during the addition of a and b.", "source": "Also compute whether a (signed) overflow has occurred.", "parent_tasks": ["2"]}]