m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/maven-softwares/intelFPGA_lite/17.1
vsync_dualRam
!s110 1656695348
!i10b 1
!s100 khkHVzYj?d[Q05zHV1IIL0
IjK<?HXo;=c1M2@CG;^kTD0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dF:/maven-softwares/Labs/Verilog-labs/Lab5/ques1
w1656694872
8F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam.v
FF:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1656695348.000000
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
nsync_dual@ram
vsync_dualRam_tb
!s110 1656695867
!i10b 1
!s100 OzV=aLWYMgeHo4X8e9lFZ3
IMNaB[bKJb97N0Y;?Jk7Oo1
R0
R1
w1656695859
8F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam_tb.v
FF:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1656695867.000000
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab5/ques1/sync_dualRam_tb.v|
!i113 1
R3
R4
nsync_dual@ram_tb
