Metric Name,Status
tma_info_core_ilp,Successful
tma_info_memory_l2mpki,Successful
tma_info_bad_spec_ipmisp_cond_ntaken,Successful
tma_info_bad_spec_ipmisp_cond_taken,Successful
tma_info_bad_spec_ipmisp_indirect,Successful
tma_info_bad_spec_ipmisp_ret,Successful
tma_info_bad_spec_ipmispredict,Successful
tma_info_branches_callret,Successful
tma_info_branches_cond_nt,Successful
tma_info_branches_cond_tk,Successful
tma_info_branches_jump,Successful
tma_info_branches_other_branches,Successful
tma_info_bad_spec_spec_clears_ratio,Successful
tma_info_frontend_tbpc,Successful
tma_info_inst_mix_bptkbranch,Successful
tma_info_inst_mix_ipbranch,Successful
tma_info_inst_mix_ipcall,Successful
tma_info_inst_mix_iptb,Successful
tma_info_system_ipfarbranch,Successful
tma_info_system_c0_wait,Successful
tma_info_memory_fb_hpki,Successful
tma_info_memory_l1mpki,Successful
tma_info_memory_l1mpki_load,Successful
tma_info_memory_l2hpki_all,Successful
tma_info_memory_l2hpki_load,Successful
tma_info_memory_l2mpki_all,Successful
tma_info_memory_l2mpki_load,Successful
tma_info_memory_l2mpki_rfo,Successful
tma_port_0,Successful
tma_info_core_fp_arith_utilization,Successful
tma_info_pipeline_execute,Successful
tma_info_system_gflops,Successful
tma_info_thread_execute_per_issue,Successful
tma_info_frontend_dsb_coverage,Successful
tma_info_frontend_dsb_switch_cost,Successful
tma_info_frontend_fetch_upc,Successful
tma_info_frontend_icache_miss_latency,Successful
tma_info_frontend_ipunknown_branch,Successful
tma_info_memory_tlb_code_stlb_mpki,Successful
tma_info_pipeline_fetch_dsb,Successful
tma_info_pipeline_fetch_mite,Successful
tma_info_core_flopc,Successful
tma_info_inst_mix_iparith,Successful
tma_info_inst_mix_iparith_avx128,Successful
tma_info_inst_mix_iparith_scalar_dp,Successful
tma_info_inst_mix_ipflop,Successful
tma_info_inst_mix_ippause,Successful
tma_info_system_cpu_utilization,Successful
cpu_utilization,Successful
tma_info_frontend_l2mpki_code_all,Successful
tma_info_inst_mix_ipload,Successful
tma_info_inst_mix_ipstore,Successful
tma_info_memory_core_l2_evictions_nonsilent_pki,Successful
tma_info_memory_core_l2_evictions_silent_pki,Successful
tma_info_memory_latency_load_l2_miss_latency,Successful
tma_info_memory_core_l1d_cache_fill_bw_2t,Successful
tma_info_memory_core_l2_cache_fill_bw_2t,Successful
tma_info_memory_core_l3_cache_access_bw_2t,Successful
tma_info_memory_core_l3_cache_fill_bw_2t,Successful
tma_info_memory_l1d_cache_fill_bw,Successful
tma_info_memory_l2_cache_fill_bw,Successful
tma_info_memory_l3_cache_access_bw,Successful
tma_info_memory_l3_cache_fill_bw,Successful
tma_info_memory_l3mpki,Successful
tma_info_memory_load_miss_real_latency,Successful
tma_info_memory_mix_bus_lock_pki,Successful
tma_info_memory_mix_uc_load_pki,Successful
tma_info_memory_mlp,Successful
tma_info_memory_tlb_load_stlb_mpki,Successful
tma_info_memory_tlb_page_walks_utilization,Successful
tma_info_memory_tlb_store_stlb_mpki,Successful
tma_info_thread_cpi,Successful
cpi,Successful
tma_info_memory_latency_data_l2_mlp,Successful
tma_info_memory_latency_load_l2_mlp,Successful
tma_info_memory_latency_load_l3_miss_latency,Successful
tma_info_pipeline_ipassist,Successful
tma_info_pipeline_strings_cycles,Successful
tma_info_system_kernel_cpi,Successful
tma_info_system_kernel_utilization,Successful
tma_info_thread_clks,Successful
tma_info_core_epc,Successful
tma_info_system_core_frequency,Successful
tma_info_system_turbo_utilization,Successful
tma_info_inst_mix_ipswpf,Successful
tma_info_memory_prefetches_useless_hwpf,Successful
tma_info_core_coreipc,Successful
tma_info_thread_ipc,Successful
tma_info_core_core_clks,Successful
tma_info_system_smt_2t_utilization,Successful
tma_info_inst_mix_instructions,Successful
tma_info_system_cpus_utilized,Successful
tma_info_system_mux,Successful
tma_info_system_time,Successful
tma_alu_op_utilization,Successful
tma_load_op_utilization,Successful
tma_store_op_utilization,Successful
tma_port_1,Successful
tma_port_6,Successful
l1d_demand_data_read_hits_per_instr,Successful
loads_per_instr,Successful
percent_uops_delivered_from_decoded_icache,Successful
percent_uops_delivered_from_legacy_decode_pipeline,Successful
percent_uops_delivered_from_microcode_sequencer,Successful
stores_per_instr,Successful
tma_fb_full,Zero value
tma_split_loads,Zero value
tma_mixing_vectors,Zero value
cpu_operating_frequency,Zero value
dtlb_2nd_level_2mb_large_page_load_mpi,Zero value
dtlb_2nd_level_load_mpi,Zero value
dtlb_2nd_level_store_mpi,Zero value
itlb_2nd_level_large_page_mpi,Zero value
itlb_2nd_level_mpi,Zero value
l1_i_code_read_misses_with_prefetches_per_instr,Zero value
l1d_mpi,Zero value
l2_demand_code_mpi,Zero value
l2_demand_data_read_hits_per_instr,Zero value
l2_demand_data_read_mpi,Zero value
l2_mpi,Zero value
smi_cycles,Zero value
smi_num,Zero value
tsx_aborted_cycles,Zero value
tsx_cycles_per_transaction,Zero value
tsx_transactional_cycles,Zero value
tma_info_inst_mix_iparith_avx256,NaN value
tma_info_inst_mix_iparith_avx512,NaN value
tma_info_inst_mix_iparith_scalar_hp,NaN value
tma_info_inst_mix_iparith_scalar_sp,NaN value
tma_core_bound,Failed
tma_memory_bound,Failed
tma_bottleneck_irregular_overhead,Failed
tma_bottleneck_mispredictions,Failed
tma_info_bad_spec_branch_misprediction_cost,Failed
tma_branch_mispredicts,Failed
tma_clears_resteers,Failed
tma_machine_clears,Failed
tma_mispredicts_resteers,Failed
tma_bottleneck_big_code,Failed
tma_icache_misses,Failed
tma_itlb_misses,Failed
tma_unknown_branches,Failed
tma_other_mispredicts,Failed
tma_fused_instructions,Failed
tma_info_thread_uptb,Failed
tma_non_fused_branches,Failed
tma_bottleneck_branching_overhead,Failed
tma_nop_instructions,Failed
tma_amx_busy,Failed
tma_bottleneck_compute_bound_est,Failed
tma_divider,Failed
tma_ports_utilized_3m,Failed
tma_bottleneck_instruction_fetch_bw,Failed
tma_frontend_bound,Failed
tma_assists,Failed
tma_other_nukes,Failed
tma_serializing_operation,Failed
tma_bottleneck_cache_memory_bandwidth,Failed
tma_mem_bandwidth,Failed
tma_sq_full,Failed
tma_bottleneck_cache_memory_latency,Failed
tma_l1_latency_dependency,Failed
tma_l2_bound,Failed
tma_l3_hit_latency,Failed
tma_mem_latency,Failed
tma_store_latency,Failed
tma_bottleneck_memory_synchronization,Failed
tma_contested_accesses,Failed
tma_data_sharing,Failed
tma_false_sharing,Failed
tma_bottleneck_memory_data_tlbs,Failed
tma_dtlb_load,Failed
tma_dtlb_store,Failed
tma_backend_bound,Failed
tma_bottleneck_other_bottlenecks,Failed
tma_bottleneck_useful_work,Failed
tma_retiring,Failed
tma_c01_wait,Failed
tma_c02_wait,Failed
tma_info_memory_mix_offcore_read_any_pki,Failed
tma_l1_bound,Failed
tma_l3_bound,Failed
tma_fp_scalar,Failed
tma_fp_vector,Failed
tma_fp_vector_128b,Failed
tma_fp_vector_256b,Failed
tma_fp_vector_512b,Failed
tma_int_vector_128b,Failed
tma_int_vector_256b,Failed
tma_x87_use,Failed
tma_info_botlnk_l0_core_bound_likely,Failed
tma_dsb,Failed
tma_info_botlnk_l2_dsb_bandwidth,Failed
tma_decoder0_alone,Failed
tma_dsb_switches,Failed
tma_info_botlnk_l2_dsb_misses,Failed
tma_info_frontend_ipdsb_miss_ret,Failed
tma_mite,Failed
tma_bad_speculation,Failed
tma_fetch_bandwidth,Failed
tma_fetch_latency,Failed
tma_heavy_operations,Failed
tma_light_operations,Failed
tma_info_botlnk_l2_ic_misses,Failed
tma_info_frontend_unknown_branch_cost,Failed
tma_branch_resteers,Failed
tma_code_l2_hit,Failed
tma_code_l2_miss,Failed
tma_code_stlb_hit,Failed
tma_code_stlb_miss,Failed
tma_code_stlb_miss_2m,Failed
tma_code_stlb_miss_4k,Failed
tma_lcp,Failed
tma_ms_switches,Failed
tma_avx_assists,Failed
tma_fp_arith,Failed
tma_fp_assists,Failed
tma_info_memory_soc_r2c_dram_bw,Failed
tma_info_memory_soc_r2c_l3m_bw,Failed
tma_info_memory_soc_r2c_offcore_bw,Failed
tma_info_system_dram_bw_use,Failed
tma_shuffles_256b,Failed
tma_info_frontend_l2mpki_code,Failed
tma_info_system_io_read_bw,Failed
tma_info_system_io_write_bw,Failed
tma_info_system_mem_irq_duplicate_address,Failed
tma_lock_latency,Failed
tma_info_system_mem_parallel_reads,Failed
tma_info_system_mem_read_latency,Failed
tma_info_system_mem_dram_read_latency,Failed
tma_mba_stalls,Failed
tma_streaming_stores,Failed
tma_dram_bound,Failed
tma_store_bound,Failed
tma_l2_hit_latency,Failed
tma_load_stlb_hit,Failed
tma_load_stlb_miss,Failed
tma_load_stlb_miss_1g,Failed
tma_load_stlb_miss_2m,Failed
tma_load_stlb_miss_4k,Failed
tma_store_stlb_hit,Failed
tma_store_stlb_miss,Failed
tma_store_stlb_miss_1g,Failed
tma_store_stlb_miss_2m,Failed
tma_store_stlb_miss_4k,Failed
tma_microcode_sequencer,Failed
tma_ms,Failed
tma_info_memory_mix_offcore_mwrite_any_pki,Failed
tma_info_memory_mix_offcore_read_l3m_pki,Failed
tma_remote_cache,Failed
tma_info_pipeline_retire,Failed
tma_info_thread_uoppi,Failed
tma_int_operations,Failed
tma_memory_operations,Failed
tma_other_light_ops,Failed
tma_ports_utilization,Failed
tma_ports_utilized_0,Failed
tma_ports_utilized_1,Failed
tma_ports_utilized_2,Failed
C1_Core_Residency,Failed
C2_Pkg_Residency,Failed
C6_Core_Residency,Failed
C6_Pkg_Residency,Failed
tma_info_system_power,Failed
tma_info_thread_slots_utilization,Failed
tma_info_system_upi_data_transmit_bw,Failed
tma_local_mem,Failed
tma_remote_mem,Failed
UNCORE_FREQ,Failed
tma_info_system_socket_clks,Failed
tma_info_system_uncore_frequency,Failed
tma_info_thread_slots,Failed
tma_few_uops_instructions,Failed
tma_cisc,Failed
tma_fp_divider,Failed
tma_int_divider,Failed
tma_memory_fence,Failed
tma_slow_pause,Failed
tma_split_stores,Failed
tma_store_fwd_blk,Failed
tma_page_faults,Failed
iio_bandwidth_read,Failed
iio_bandwidth_write,Failed
io_bandwidth_read,Failed
io_bandwidth_read_local,Failed
io_bandwidth_read_remote,Failed
io_bandwidth_write,Failed
io_bandwidth_write_local,Failed
io_bandwidth_write_remote,Failed
io_percent_of_inbound_full_writes_that_miss_l3,Failed
io_percent_of_inbound_partial_writes_that_miss_l3,Failed
io_percent_of_inbound_reads_that_miss_l3,Failed
llc_code_read_mpi_demand_plus_prefetch,Failed
llc_data_read_mpi_demand_plus_prefetch,Failed
llc_demand_data_read_miss_latency,Failed
llc_demand_data_read_miss_latency_for_local_requests,Failed
llc_demand_data_read_miss_latency_for_remote_requests,Failed
llc_demand_data_read_miss_to_dram_latency,Failed
llc_demand_data_read_miss_to_pmem_latency,Failed
llc_miss_local_memory_bandwidth_read,Failed
llc_miss_local_memory_bandwidth_write,Failed
llc_miss_remote_memory_bandwidth_read,Failed
llc_miss_remote_memory_bandwidth_write,Failed
memory_bandwidth_read,Failed
memory_bandwidth_total,Failed
memory_bandwidth_write,Failed
memory_extra_write_bw_due_to_directory_updates,Failed
numa_reads_addressed_to_local_dram,Failed
numa_reads_addressed_to_remote_dram,Failed
pmem_memory_bandwidth_read,Failed
pmem_memory_bandwidth_total,Failed
pmem_memory_bandwidth_write,Failed
uncore_frequency,Failed
upi_data_receive_bw,Failed
upi_data_transmit_bw,Failed
