
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'christian' on host 'christian-Latitude-5591' (Linux_x86_64 version 5.4.0-53-generic) on Thu Nov 26 09:59:01 CET 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/christian/git/PYNQ/boards/ip/hls'
INFO: [HLS 200-10] Creating and opening project '/home/christian/git/PYNQ/boards/ip/hls/trace_cntrl_64'.
INFO: [HLS 200-10] Adding design file 'trace_cntrl_64/trace_cntrl_64.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/christian/git/PYNQ/boards/ip/hls/trace_cntrl_64/solution1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'trace_cntrl_64/trace_cntrl_64.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 369.535 ; gain = 0.289 ; free physical = 3531 ; free virtual = 8551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 369.535 ; gain = 0.289 ; free physical = 3531 ; free virtual = 8551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 369.535 ; gain = 0.289 ; free physical = 3524 ; free virtual = 8545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 369.535 ; gain = 0.289 ; free physical = 3520 ; free virtual = 8541
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'capture_64.data.V' (trace_cntrl_64/trace_cntrl_64.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'trace_64.data.V' (trace_cntrl_64/trace_cntrl_64.cpp:6).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (trace_cntrl_64/trace_cntrl_64.cpp:20:32) to (trace_cntrl_64/trace_cntrl_64.cpp:26:3) in function 'trace_cntrl_64'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.246 ; gain = 128.000 ; free physical = 3497 ; free virtual = 8519
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 497.246 ; gain = 128.000 ; free physical = 3496 ; free virtual = 8518
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trace_cntrl_64' ...
WARNING: [SYN 201-107] Renaming port name 'trace_cntrl_64/length' to 'trace_cntrl_64/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('i') to 'icmp' operation ('tmp_1') (combination delay: 11.115 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (9.346ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('i', trace_cntrl_64/trace_cntrl_64.cpp:32) (2.55 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', trace_cntrl_64/trace_cntrl_64.cpp:32) ('i', trace_cntrl_64/trace_cntrl_64.cpp:20) (1.77 ns)
	'phi' operation ('i') with incoming values : ('i', trace_cntrl_64/trace_cntrl_64.cpp:32) ('i', trace_cntrl_64/trace_cntrl_64.cpp:20) (0 ns)
	'add' operation ('i', trace_cntrl_64/trace_cntrl_64.cpp:20) (2.55 ns)
	'phi' operation ('i') with incoming values : ('i', trace_cntrl_64/trace_cntrl_64.cpp:20) (0 ns)
	'icmp' operation ('tmp_1', trace_cntrl_64/trace_cntrl_64.cpp:20) (2.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.68 seconds; current allocated memory: 74.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trigger_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'trace_cntrl_64' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'trigger_V' and 'length_r' to AXI-Lite port trace_cntrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_64'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 76.782 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 497.246 ; gain = 128.000 ; free physical = 3490 ; free virtual = 8515
INFO: [SYSC 207-301] Generating SystemC RTL for trace_cntrl_64.
INFO: [VHDL 208-304] Generating VHDL RTL for trace_cntrl_64.
INFO: [VLOG 209-307] Generating Verilog RTL for trace_cntrl_64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 09:59:18 2020...
INFO: [HLS 200-112] Total elapsed time: 16.32 seconds; peak allocated memory: 76.782 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 26 09:59:18 2020...
