// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ReadHit_HH_
#define _ReadHit_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "PLRUCache_mux_83_512_2_1.h"

namespace ap_rtl {

struct ReadHit : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > i_addr_V;
    sc_in< sc_lv<8> > valid_V;
    sc_in< sc_lv<24> > tag_0_V_read;
    sc_in< sc_lv<24> > tag_1_V_read;
    sc_in< sc_lv<24> > tag_2_V_read;
    sc_in< sc_lv<24> > tag_3_V_read;
    sc_in< sc_lv<24> > tag_4_V_read;
    sc_in< sc_lv<24> > tag_5_V_read;
    sc_in< sc_lv<24> > tag_6_V_read;
    sc_in< sc_lv<24> > tag_7_V_read;
    sc_out< sc_lv<8> > dataArray_0_V_address0;
    sc_out< sc_logic > dataArray_0_V_ce0;
    sc_in< sc_lv<512> > dataArray_0_V_q0;
    sc_out< sc_lv<8> > dataArray_1_V_address0;
    sc_out< sc_logic > dataArray_1_V_ce0;
    sc_in< sc_lv<512> > dataArray_1_V_q0;
    sc_out< sc_lv<8> > dataArray_2_V_address0;
    sc_out< sc_logic > dataArray_2_V_ce0;
    sc_in< sc_lv<512> > dataArray_2_V_q0;
    sc_out< sc_lv<8> > dataArray_3_V_address0;
    sc_out< sc_logic > dataArray_3_V_ce0;
    sc_in< sc_lv<512> > dataArray_3_V_q0;
    sc_out< sc_lv<8> > dataArray_4_V_address0;
    sc_out< sc_logic > dataArray_4_V_ce0;
    sc_in< sc_lv<512> > dataArray_4_V_q0;
    sc_out< sc_lv<8> > dataArray_5_V_address0;
    sc_out< sc_logic > dataArray_5_V_ce0;
    sc_in< sc_lv<512> > dataArray_5_V_q0;
    sc_out< sc_lv<8> > dataArray_6_V_address0;
    sc_out< sc_logic > dataArray_6_V_ce0;
    sc_in< sc_lv<512> > dataArray_6_V_q0;
    sc_out< sc_lv<8> > dataArray_7_V_address0;
    sc_out< sc_logic > dataArray_7_V_ce0;
    sc_in< sc_lv<512> > dataArray_7_V_q0;
    sc_out< sc_lv<8> > mruArray_V_6_address0;
    sc_out< sc_logic > mruArray_V_6_ce0;
    sc_out< sc_logic > mruArray_V_6_we0;
    sc_out< sc_lv<8> > mruArray_V_6_d0;
    sc_in< sc_lv<8> > mruArray_V_6_q0;
    sc_out< sc_lv<512> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    ReadHit(sc_module_name name);
    SC_HAS_PROCESS(ReadHit);

    ~ReadHit();

    sc_trace_file* mVcdFile;

    PLRUCache_mux_83_512_2_1<1,2,512,512,512,512,512,512,512,512,3,512>* PLRUCache_mux_83_512_2_1_U1;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indexReg_V_fu_288_p4;
    sc_signal< sc_lv<8> > indexReg_V_reg_745;
    sc_signal< sc_lv<8> > mruArray_V_5_addr_reg_757;
    sc_signal< sc_lv<1> > or_cond6_fu_391_p2;
    sc_signal< sc_lv<1> > or_cond6_reg_762;
    sc_signal< sc_lv<1> > or_cond1_48_fu_431_p2;
    sc_signal< sc_lv<1> > or_cond1_48_reg_767;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_fu_501_p2;
    sc_signal< sc_lv<1> > sel_tmp13_demorgan_reg_772;
    sc_signal< sc_lv<1> > sel_tmp15_fu_519_p2;
    sc_signal< sc_lv<1> > sel_tmp15_reg_777;
    sc_signal< sc_lv<1> > sel_tmp33_demorgan_fu_525_p2;
    sc_signal< sc_lv<1> > sel_tmp33_demorgan_reg_783;
    sc_signal< sc_lv<1> > sel_tmp19_fu_549_p2;
    sc_signal< sc_lv<1> > sel_tmp19_reg_788;
    sc_signal< sc_lv<3> > newSel4_fu_583_p3;
    sc_signal< sc_lv<3> > newSel4_reg_794;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > tmp_fu_308_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_s_fu_678_p2;
    sc_signal< sc_lv<24> > tagReg_V_fu_298_p4;
    sc_signal< sc_lv<1> > tmp_54_fu_321_p1;
    sc_signal< sc_lv<1> > tmp_2_fu_325_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_337_p3;
    sc_signal< sc_lv<1> > tmp_26_1_fu_345_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_357_p3;
    sc_signal< sc_lv<1> > tmp_26_2_fu_365_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_377_p3;
    sc_signal< sc_lv<1> > tmp_26_3_fu_385_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_397_p3;
    sc_signal< sc_lv<1> > tmp_26_4_fu_405_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_417_p3;
    sc_signal< sc_lv<1> > tmp_26_5_fu_425_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_451_p3;
    sc_signal< sc_lv<1> > tmp_26_7_fu_459_p2;
    sc_signal< sc_lv<1> > or_cond_47_fu_331_p2;
    sc_signal< sc_lv<1> > or_cond8_fu_351_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_471_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_483_p2;
    sc_signal< sc_lv<1> > or_cond9_fu_371_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_489_p2;
    sc_signal< sc_lv<1> > sel_tmp22_demorgan_fu_507_p2;
    sc_signal< sc_lv<1> > or_cond7_fu_411_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_513_p2;
    sc_signal< sc_lv<1> > sel_tmp46_demorgan_fu_531_p2;
    sc_signal< sc_lv<1> > tmp_26_6_fu_445_p2;
    sc_signal< sc_lv<1> > sel_tmp18_fu_537_p2;
    sc_signal< sc_lv<1> > tmp1_fu_543_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_437_p3;
    sc_signal< sc_lv<1> > sel_tmp7_fu_495_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_477_p2;
    sc_signal< sc_lv<1> > or_cond3_49_fu_465_p2;
    sc_signal< sc_lv<1> > newSel2_fu_569_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_563_p2;
    sc_signal< sc_lv<3> > newSel52_cast_cast_fu_555_p3;
    sc_signal< sc_lv<3> > newSel54_cast_fu_575_p3;
    sc_signal< sc_lv<1> > sel_tmp13_fu_591_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_601_p2;
    sc_signal< sc_lv<1> > sel_tmp17_fu_606_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_596_p2;
    sc_signal< sc_lv<1> > or_cond_fu_618_p2;
    sc_signal< sc_lv<3> > newSel_fu_611_p3;
    sc_signal< sc_lv<3> > newSel1_fu_623_p3;
    sc_signal< sc_lv<1> > or_cond1_fu_630_p2;
    sc_signal< sc_lv<1> > or_cond3_fu_643_p2;
    sc_signal< sc_lv<3> > newSel3_fu_635_p3;
    sc_signal< sc_lv<3> > grp_fu_656_p9;
    sc_signal< sc_lv<1> > val_assign_7_fu_719_p2;
    sc_signal< sc_lv<1> > val_assign_6_fu_714_p2;
    sc_signal< sc_lv<1> > val_assign_5_fu_709_p2;
    sc_signal< sc_lv<1> > val_assign_4_fu_704_p2;
    sc_signal< sc_lv<1> > val_assign_3_fu_699_p2;
    sc_signal< sc_lv<1> > val_assign_2_fu_694_p2;
    sc_signal< sc_lv<1> > val_assign_1_fu_689_p2;
    sc_signal< sc_lv<1> > val_assign_fu_684_p2;
    sc_signal< sc_lv<512> > grp_fu_656_p10;
    sc_signal< sc_lv<512> > ap_return_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_clk_pos_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_dataArray_0_V_address0();
    void thread_dataArray_0_V_ce0();
    void thread_dataArray_1_V_address0();
    void thread_dataArray_1_V_ce0();
    void thread_dataArray_2_V_address0();
    void thread_dataArray_2_V_ce0();
    void thread_dataArray_3_V_address0();
    void thread_dataArray_3_V_ce0();
    void thread_dataArray_4_V_address0();
    void thread_dataArray_4_V_ce0();
    void thread_dataArray_5_V_address0();
    void thread_dataArray_5_V_ce0();
    void thread_dataArray_6_V_address0();
    void thread_dataArray_6_V_ce0();
    void thread_dataArray_7_V_address0();
    void thread_dataArray_7_V_ce0();
    void thread_grp_fu_656_p9();
    void thread_indexReg_V_fu_288_p4();
    void thread_mruArray_V_6_address0();
    void thread_mruArray_V_6_ce0();
    void thread_mruArray_V_6_d0();
    void thread_mruArray_V_6_we0();
    void thread_newSel1_fu_623_p3();
    void thread_newSel2_fu_569_p2();
    void thread_newSel3_fu_635_p3();
    void thread_newSel4_fu_583_p3();
    void thread_newSel52_cast_cast_fu_555_p3();
    void thread_newSel54_cast_fu_575_p3();
    void thread_newSel_fu_611_p3();
    void thread_or_cond1_48_fu_431_p2();
    void thread_or_cond1_fu_630_p2();
    void thread_or_cond2_fu_563_p2();
    void thread_or_cond3_49_fu_465_p2();
    void thread_or_cond3_fu_643_p2();
    void thread_or_cond6_fu_391_p2();
    void thread_or_cond7_fu_411_p2();
    void thread_or_cond8_fu_351_p2();
    void thread_or_cond9_fu_371_p2();
    void thread_or_cond_47_fu_331_p2();
    void thread_or_cond_fu_618_p2();
    void thread_sel_tmp13_demorgan_fu_501_p2();
    void thread_sel_tmp13_fu_591_p2();
    void thread_sel_tmp14_fu_596_p2();
    void thread_sel_tmp15_fu_519_p2();
    void thread_sel_tmp16_fu_601_p2();
    void thread_sel_tmp17_fu_606_p2();
    void thread_sel_tmp18_fu_537_p2();
    void thread_sel_tmp19_fu_549_p2();
    void thread_sel_tmp1_fu_471_p2();
    void thread_sel_tmp22_demorgan_fu_507_p2();
    void thread_sel_tmp2_fu_477_p2();
    void thread_sel_tmp33_demorgan_fu_525_p2();
    void thread_sel_tmp46_demorgan_fu_531_p2();
    void thread_sel_tmp6_demorgan_fu_483_p2();
    void thread_sel_tmp6_fu_489_p2();
    void thread_sel_tmp7_fu_495_p2();
    void thread_sel_tmp_fu_513_p2();
    void thread_tagReg_V_fu_298_p4();
    void thread_tmp1_fu_543_p2();
    void thread_tmp_26_1_fu_345_p2();
    void thread_tmp_26_2_fu_365_p2();
    void thread_tmp_26_3_fu_385_p2();
    void thread_tmp_26_4_fu_405_p2();
    void thread_tmp_26_5_fu_425_p2();
    void thread_tmp_26_6_fu_445_p2();
    void thread_tmp_26_7_fu_459_p2();
    void thread_tmp_2_fu_325_p2();
    void thread_tmp_54_fu_321_p1();
    void thread_tmp_55_fu_337_p3();
    void thread_tmp_56_fu_357_p3();
    void thread_tmp_57_fu_377_p3();
    void thread_tmp_58_fu_397_p3();
    void thread_tmp_59_fu_417_p3();
    void thread_tmp_60_fu_437_p3();
    void thread_tmp_61_fu_451_p3();
    void thread_tmp_fu_308_p1();
    void thread_tmp_s_fu_678_p2();
    void thread_val_assign_1_fu_689_p2();
    void thread_val_assign_2_fu_694_p2();
    void thread_val_assign_3_fu_699_p2();
    void thread_val_assign_4_fu_704_p2();
    void thread_val_assign_5_fu_709_p2();
    void thread_val_assign_6_fu_714_p2();
    void thread_val_assign_7_fu_719_p2();
    void thread_val_assign_fu_684_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
