\doxysubsubsubsection{AHB Clock Source}
\hypertarget{group___r_c_c___a_h_b___clock___source}{}\label{group___r_c_c___a_h_b___clock___source}\index{AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}\label{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}}
\index{RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV1}{RCC\_SYSCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV1~0x00000000U}

SYSCLK not divided \Hypertarget{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}\label{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}}
\index{RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV128}{RCC\_SYSCLK\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV128~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})}

SYSCLK divided by 128 \Hypertarget{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}\label{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}}
\index{RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV16}{RCC\_SYSCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV16~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})}

SYSCLK divided by 16 \Hypertarget{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}\label{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}}
\index{RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV2}{RCC\_SYSCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}}

SYSCLK divided by 2 \Hypertarget{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}\label{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}}
\index{RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV256}{RCC\_SYSCLK\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV256~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})}

SYSCLK divided by 256 \Hypertarget{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}\label{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}}
\index{RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV4}{RCC\_SYSCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})}

SYSCLK divided by 4 \Hypertarget{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}\label{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}}
\index{RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV512}{RCC\_SYSCLK\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV512~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})}

SYSCLK divided by 512 \Hypertarget{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}\label{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}}
\index{RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV64}{RCC\_SYSCLK\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV64~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}})}

SYSCLK divided by 64 \Hypertarget{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}\label{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad} 
\index{AHB Clock Source@{AHB Clock Source}!RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}}
\index{RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}!AHB Clock Source@{AHB Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV8}{RCC\_SYSCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})}

SYSCLK divided by 8 