cocci_test_suite() {
	struct nvkm_head_state *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 82 */;
	struct nvkm_head *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 79 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 73 */;
	struct nvkm_ior_state *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 73 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 58 */;
	struct nvkm_i2c_aux *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 39 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 34 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 33 */;
	struct nvkm_ior *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 31 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 30 */;
	struct nvkm_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 134 */;
	unsigned long *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 134 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 133 */;
	const struct nvkm_ior_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/piornv50.c 117 */;
}
