#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  5 20:56:06 2020
# Process ID: 27688
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7232 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lab2_3_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
open_run impl_1
import_files -norecurse C:/Users/lucas/Documents/fpga/fulladder_dataflow_tb.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fulladder_dataflow_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property target_simulator ActiveHDL [current_project]
launch_simulation
reset_run synth_1
set_property is_enabled false [get_files  C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/rca_dataflow.v]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property -name {activehdl.compile.load_glbl} -value {true} -objects [get_filesets sim_1]
launch_simulation
close_project
create_project test C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test -part xc7a100tcsg324-1
import_files -norecurse {C:/Users/lucas/Documents/fpga/lab2/lab3_1_1/lab3_1_1.srcs/sources_1/new/fulladder_dataflow.v C:/Users/lucas/Documents/fpga/fulladder_dataflow_tb.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fulladder_dataflow_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property target_simulator ActiveHDL [current_project]
set_property -name {activehdl.compile.vhdl_relax} -value {true} -objects [get_filesets sim_1]
launch_simulation
launch_simulation
launch_simulation
set_property generic {test=compile_simlib -simulator activehdl} [get_filesets sim_1]
launch_simulation
launch_simulation
compile_simlib -simulator activehdl -simulator_exec_path {C:/Aldec/Active-HDL-Student-Edition/bin} -family all -language all -library all -dir {C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/test/test.cache/compile_simlib/activehdl}
ompile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:/Aldec/Active-HDL 10.1/BIN"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:/Aldec/Active-HDL 10.1/BIN"
ompile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN/vasim"
compile_simlib -dir C:/Aldec/Xilinx_Lib -simulator active_hdl -simulator_exec_path "C:\Aldec\Active-HDL-Student-Edition\BIN/vasim"
compile_simlib -help
export_simulation
export_simulation -help
clear
compile_simlib -help
compile_simlib -simulator modelsim -family virtex7 -library unisim \  
compile_simlib -simulator modelsim -family virtex7 -library unisim -library simprim -language verilog
compile_simlib -simulator activehdl -family virtex7 -library unisim -library simprim -language verilog
launch_simulation
launch_simulation
set_property target_simulator XSim [current_project]
set_property generic {} [get_filesets sim_1]
launch_simulation
source fulladder_dataflow_tb.tcl
run 100 us
run 100 ns
restart
run 100 ns
close_sim
launch_simulation
source fulladder_dataflow_tb.tcl
set_property target_simulator ActiveHDL [current_project]
close_sim
launch_simulation
