{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633196516801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633196516802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 23:11:56 2021 " "Processing started: Sat Oct 02 23:11:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633196516802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196516802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequence-Generator-Structural -c Sequence-Generator-Structural " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence-Generator-Structural -c Sequence-Generator-Structural" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196516802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633196517296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633196517297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196531994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_generator_struct.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sequence_generator_struct.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_generator_Structural-structa " "Found design unit 1: Sequence_generator_Structural-structa" {  } { { "Sequence_generator_struct.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Sequence_generator_struct.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531997 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Generator_Structural " "Found entity 1: Sequence_Generator_Structural" {  } { { "Sequence_generator_struct.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Sequence_generator_struct.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196531997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531998 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196531998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196531998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532000 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\" mod_2^n_counter.vhdl(38) " "VHDL syntax error at mod_2^n_counter.vhdl(38) near text \"if\"" {  } { { "mod_2^n_counter.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/mod_2^n_counter.vhdl" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532001 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" mod_2^n_counter.vhdl(38) " "VHDL syntax error at mod_2^n_counter.vhdl(38) near text \"then\";  expecting \"<=\"" {  } { { "mod_2^n_counter.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/mod_2^n_counter.vhdl" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_2^n_counter.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file mod_2^n_counter.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflops.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file flipflops.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipflops " "Found design unit 1: Flipflops" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff_set-struct " "Found design unit 2: dff_set-struct" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dff_reset-struct " "Found design unit 3: dff_reset-struct" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532010 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532010 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_reset " "Found entity 2: dff_reset" {  } { { "Flipflops.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file logic_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-st " "Found design unit 1: logic_unit-st" {  } { { "logic_unit.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/logic_unit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532013 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/logic_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633196532013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633196532107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 02 23:12:12 2021 " "Processing ended: Sat Oct 02 23:12:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633196532107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633196532107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633196532107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633196532755 ""}
