Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 10 02:08:17 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Cortex_A9_wrapper_timing_summary_routed.rpt -rpx Cortex_A9_wrapper_timing_summary_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.743      -44.190                     30                 5074        0.044        0.000                      0                 5074        3.750        0.000                       0                  2203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.743      -44.190                     30                 5068        0.044        0.000                      0                 5068        3.750        0.000                       0                  2203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.450        0.000                      0                    6        0.858        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           30  Failing Endpoints,  Worst Slack       -1.743ns,  Total Violation      -44.190ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.743ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 7.510ns (67.345%)  route 3.641ns (32.655%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.464 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[2]
                         net (fo=2, routed)           0.626    14.090    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/D
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/WCLK
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.386    12.347    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -1.743    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.087ns  (logic 7.584ns (68.400%)  route 3.503ns (31.599%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[3]
                         net (fo=2, routed)           0.488    14.026    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/D
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/WCLK
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.293    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.493ns (67.157%)  route 3.664ns (32.843%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[0]
                         net (fo=2, routed)           0.649    14.096    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/CLK
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.403    12.364    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 7.605ns (68.394%)  route 3.514ns (31.606%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[1]
                         net (fo=2, routed)           0.499    14.058    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/CLK
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.428    12.339    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.046ns  (logic 7.491ns (67.816%)  route 3.555ns (32.184%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.445 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[1]
                         net (fo=2, routed)           0.540    13.985    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/D
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/WCLK
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.428    12.305    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 7.356ns (66.884%)  route 3.642ns (33.116%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.310 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/O[3]
                         net (fo=2, routed)           0.627    13.937    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/D
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/WCLK
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.293    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.636ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 7.396ns (66.962%)  route 3.649ns (33.038%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.350 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[2]
                         net (fo=2, routed)           0.634    13.984    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/D
    SLICE_X34Y95         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.480    12.659    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/WCLK
    SLICE_X34Y95         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/SP/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y95         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.386    12.348    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/SP
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                 -1.636    

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.067ns  (logic 7.396ns (66.826%)  route 3.671ns (33.174%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.350 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[2]
                         net (fo=2, routed)           0.656    14.006    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/SP/CLK
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.386    12.381    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/SP
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.978ns  (logic 7.470ns (68.044%)  route 3.508ns (31.956%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.424 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[3]
                         net (fo=2, routed)           0.493    13.917    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/D
    SLICE_X34Y95         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.480    12.659    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/WCLK
    SLICE_X34Y95         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y95         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.294    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 7.470ns (67.916%)  route 3.529ns (32.084%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.645     2.939    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.100     4.495    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/A1
    SLICE_X38Y85         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.235     4.729 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32/SP/O
                         net (fo=1, routed)           0.407     5.137    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__32_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I0_O)        0.124     5.261 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_1/O
                         net (fo=34, routed)          0.712     5.973    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[31]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.009 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.011    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.529 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[0]
                         net (fo=2, routed)           0.794    12.323    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_105
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.447 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4/O
                         net (fo=1, routed)           0.000    12.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_4_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.997 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.424 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[3]
                         net (fo=2, routed)           0.514    13.937    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.479    12.658    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/SP/CLK
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.327    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/SP
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                 -1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.319%)  route 0.184ns (56.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.641     0.977    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.184     1.302    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X32Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.826     1.192    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X32Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.259    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.731%)  route 0.197ns (58.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.641     0.977    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.197     1.315    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X32Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.826     1.192    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X32Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.266    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.936%)  route 0.203ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.203     1.336    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.633%)  route 0.168ns (54.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.168     1.284    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X35Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.826     1.192    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     1.227    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.297    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.239    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.959%)  route 0.203ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.203     1.336    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.954%)  route 0.177ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.177     1.297    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.237    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.086%)  route 0.176ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.176     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.176     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.844     1.210    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.556     0.892    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.144     1.177    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y89         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.823     1.189    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y96    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y98    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y80    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y82    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y88    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y88    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y88    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y88    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__29/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y89    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y89    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y89    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__33/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y89    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__35/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__37/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y94    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_15_0_0__38/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__31/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.580ns (12.183%)  route 4.181ns (87.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.320     3.915    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.039 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         3.861     7.900    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.515    12.694    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X30Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.350    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.580ns (12.183%)  route 4.181ns (87.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.320     3.915    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.039 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         3.861     7.900    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.515    12.694    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X30Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.350    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.580ns (12.183%)  route 4.181ns (87.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.320     3.915    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.039 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         3.861     7.900    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.515    12.694    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X30Y81         FDCE (Recov_fdce_C_CLR)     -0.319    12.350    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.580ns (19.694%)  route 2.365ns (80.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.325     3.920    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.044 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          2.040     6.084    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X41Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X41Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.580ns (19.694%)  route 2.365ns (80.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.325     3.920    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.044 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          2.040     6.084    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X41Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X41Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.356%)  route 1.903ns (76.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.845     3.139    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.325     3.920    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.044 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          1.578     5.622    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X43Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X43Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X43Y90         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  6.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.675%)  route 0.759ns (80.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.118     1.234    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          0.641     1.920    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X43Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X43Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.458%)  route 0.944ns (83.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.118     1.234    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          0.826     2.105    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X41Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X41Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.458%)  route 0.944ns (83.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.118     1.234    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.279 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=78, routed)          0.826     2.105    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X41Y90         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X41Y90         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.453%)  route 1.782ns (90.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.115     1.231    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.667     2.943    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.835     1.201    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.453%)  route 1.782ns (90.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.115     1.231    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.667     2.943    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.835     1.201    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.186ns (9.453%)  route 1.782ns (90.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.639     0.975    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y101        FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.115     1.231    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.276 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         1.667     2.943    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X30Y81         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2206, routed)        0.835     1.201    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X30Y81         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism             -0.035     1.166    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.844    





