$date
	Sun Oct 23 03:58:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#499389
b10001 !
1"
#499390
b10001 &
b10001 %
1$
#499391
0"
#499394
b110100 &
b110100 %
#499398
b11010 &
b11010 %
#499402
b1101 &
b1101 %
#499406
b101000 &
b101000 %
#499410
b10100 &
b10100 %
#499414
b1010 &
b1010 %
#499418
b101 &
b101 %
#499422
b10000 &
b10000 %
#499426
b1000 &
b1000 %
#499430
b100 &
b100 %
#499434
b10 &
b10 %
#499438
b1 &
1#
b1 %
#499442
b0 &
b0 %
0#
0$
#1504504
1"
#1504506
b10001 &
b10001 %
1$
#1504507
0"
#1504510
b110100 &
b110100 %
#1504514
b11010 &
b11010 %
#1504518
b1101 &
b1101 %
#1504522
b101000 &
b101000 %
#1504526
b10100 &
b10100 %
#1504530
b1010 &
b1010 %
#1504534
b101 &
b101 %
#1504538
b10000 &
b10000 %
#1504542
b1000 &
b1000 %
#1504546
b100 &
b100 %
#1504550
b10 &
b10 %
#1504554
b1 &
b1 %
1#
#1504558
b0 &
0#
b0 %
0$
#2529758
b1000 &
b1000 %
1$
b1000 !
1"
#2529759
0"
#2529762
b100 &
b100 %
#2529766
b10 &
b10 %
#2529770
b1 &
b1 %
1#
#2529774
b0 &
0#
b0 %
0$
#4500012
