// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/15/2025 17:05:48"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LOPD_unit (
	i_clk,
	i_rst_n,
	i_addr,
	i_data,
	o_addr,
	o_one_position,
	o_zero_flag);
input 	i_clk;
input 	i_rst_n;
input 	[31:0] i_addr;
input 	[31:0] i_data;
output 	[31:0] o_addr;
output 	[4:0] o_one_position;
output 	o_zero_flag;

// Design Ports Information
// o_addr[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[3]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[7]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[8]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[9]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[11]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[14]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[16]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[17]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[18]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[19]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[20]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[21]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[22]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[23]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[24]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[25]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[26]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[27]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[28]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[29]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[30]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_addr[31]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_one_position[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_one_position[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_one_position[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_one_position[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_one_position[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_zero_flag	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[2]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[3]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[5]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[8]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[9]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[11]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[12]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[15]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[16]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[17]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[19]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[20]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[21]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[22]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[23]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[24]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[25]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[26]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[27]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[28]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[29]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[30]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_addr[31]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[31]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[30]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[29]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[28]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[25]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[24]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[27]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[26]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[23]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[22]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[21]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[20]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[17]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[16]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[19]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[7]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[6]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[5]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[1]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[14]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[13]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[11]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[9]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[12]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[8]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data[0]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_addr[0]~input_o ;
wire \i_rst_n~input_o ;
wire \o_addr[0]~reg0feeder_combout ;
wire \o_addr[0]~reg0_q ;
wire \i_addr[1]~input_o ;
wire \w_i_addr[1]~feeder_combout ;
wire \o_addr[1]~reg0feeder_combout ;
wire \o_addr[1]~reg0_q ;
wire \i_addr[2]~input_o ;
wire \o_addr[2]~reg0feeder_combout ;
wire \o_addr[2]~reg0_q ;
wire \i_addr[3]~input_o ;
wire \w_i_addr[3]~feeder_combout ;
wire \o_addr[3]~reg0feeder_combout ;
wire \o_addr[3]~reg0_q ;
wire \i_addr[4]~input_o ;
wire \o_addr[4]~reg0feeder_combout ;
wire \o_addr[4]~reg0_q ;
wire \i_addr[5]~input_o ;
wire \o_addr[5]~reg0feeder_combout ;
wire \o_addr[5]~reg0_q ;
wire \i_addr[6]~input_o ;
wire \o_addr[6]~reg0_q ;
wire \i_addr[7]~input_o ;
wire \o_addr[7]~reg0feeder_combout ;
wire \o_addr[7]~reg0_q ;
wire \i_addr[8]~input_o ;
wire \w_i_addr[8]~feeder_combout ;
wire \o_addr[8]~reg0feeder_combout ;
wire \o_addr[8]~reg0_q ;
wire \i_addr[9]~input_o ;
wire \o_addr[9]~reg0_q ;
wire \i_addr[10]~input_o ;
wire \w_i_addr[10]~feeder_combout ;
wire \o_addr[10]~reg0feeder_combout ;
wire \o_addr[10]~reg0_q ;
wire \i_addr[11]~input_o ;
wire \o_addr[11]~reg0feeder_combout ;
wire \o_addr[11]~reg0_q ;
wire \i_addr[12]~input_o ;
wire \w_i_addr[12]~feeder_combout ;
wire \o_addr[12]~reg0_q ;
wire \i_addr[13]~input_o ;
wire \w_i_addr[13]~feeder_combout ;
wire \o_addr[13]~reg0feeder_combout ;
wire \o_addr[13]~reg0_q ;
wire \i_addr[14]~input_o ;
wire \w_i_addr[14]~feeder_combout ;
wire \o_addr[14]~reg0feeder_combout ;
wire \o_addr[14]~reg0_q ;
wire \i_addr[15]~input_o ;
wire \o_addr[15]~reg0feeder_combout ;
wire \o_addr[15]~reg0_q ;
wire \i_addr[16]~input_o ;
wire \w_i_addr[16]~feeder_combout ;
wire \o_addr[16]~reg0_q ;
wire \i_addr[17]~input_o ;
wire \w_i_addr[17]~feeder_combout ;
wire \o_addr[17]~reg0feeder_combout ;
wire \o_addr[17]~reg0_q ;
wire \i_addr[18]~input_o ;
wire \o_addr[18]~reg0feeder_combout ;
wire \o_addr[18]~reg0_q ;
wire \i_addr[19]~input_o ;
wire \w_i_addr[19]~feeder_combout ;
wire \o_addr[19]~reg0feeder_combout ;
wire \o_addr[19]~reg0_q ;
wire \i_addr[20]~input_o ;
wire \o_addr[20]~reg0feeder_combout ;
wire \o_addr[20]~reg0_q ;
wire \i_addr[21]~input_o ;
wire \w_i_addr[21]~feeder_combout ;
wire \o_addr[21]~reg0feeder_combout ;
wire \o_addr[21]~reg0_q ;
wire \i_addr[22]~input_o ;
wire \w_i_addr[22]~feeder_combout ;
wire \o_addr[22]~reg0feeder_combout ;
wire \o_addr[22]~reg0_q ;
wire \i_addr[23]~input_o ;
wire \w_i_addr[23]~feeder_combout ;
wire \o_addr[23]~reg0feeder_combout ;
wire \o_addr[23]~reg0_q ;
wire \i_addr[24]~input_o ;
wire \w_i_addr[24]~feeder_combout ;
wire \o_addr[24]~reg0feeder_combout ;
wire \o_addr[24]~reg0_q ;
wire \i_addr[25]~input_o ;
wire \w_i_addr[25]~feeder_combout ;
wire \o_addr[25]~reg0feeder_combout ;
wire \o_addr[25]~reg0_q ;
wire \i_addr[26]~input_o ;
wire \o_addr[26]~reg0_q ;
wire \i_addr[27]~input_o ;
wire \w_i_addr[27]~feeder_combout ;
wire \o_addr[27]~reg0_q ;
wire \i_addr[28]~input_o ;
wire \o_addr[28]~reg0_q ;
wire \i_addr[29]~input_o ;
wire \w_i_addr[29]~feeder_combout ;
wire \o_addr[29]~reg0feeder_combout ;
wire \o_addr[29]~reg0_q ;
wire \i_addr[30]~input_o ;
wire \o_addr[30]~reg0_q ;
wire \i_addr[31]~input_o ;
wire \w_i_addr[31]~feeder_combout ;
wire \o_addr[31]~reg0feeder_combout ;
wire \o_addr[31]~reg0_q ;
wire \i_data[31]~input_o ;
wire \i_data[28]~input_o ;
wire \i_data[29]~input_o ;
wire \i_data[24]~input_o ;
wire \i_data[26]~input_o ;
wire \i_data[17]~input_o ;
wire \i_data[19]~input_o ;
wire \i_data[18]~input_o ;
wire \i_data[22]~input_o ;
wire \i_data[21]~input_o ;
wire \i_data[20]~input_o ;
wire \DUT|o_pos_one[0]~13_combout ;
wire \i_data[27]~input_o ;
wire \i_data[25]~input_o ;
wire \i_data[23]~input_o ;
wire \DUT|o_pos_one[0]~14_combout ;
wire \DUT|o_pos_one[0]~3_combout ;
wire \i_data[30]~input_o ;
wire \DUT|o_pos_one[2]~0_combout ;
wire \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ;
wire \i_data[16]~input_o ;
wire \DUT|o_pos_one[3]~1_combout ;
wire \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ;
wire \DUT|LOPD_16bit_unit_1|o_zero_flag~combout ;
wire \i_data[8]~input_o ;
wire \i_data[11]~input_o ;
wire \i_data[10]~input_o ;
wire \i_data[9]~input_o ;
wire \DUT|o_pos_one[2]~2_combout ;
wire \i_data[6]~input_o ;
wire \i_data[7]~input_o ;
wire \i_data[5]~input_o ;
wire \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ;
wire \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ;
wire \i_data[3]~input_o ;
wire \i_data[1]~input_o ;
wire \i_data[2]~input_o ;
wire \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ;
wire \i_data[12]~input_o ;
wire \i_data[13]~input_o ;
wire \i_data[15]~input_o ;
wire \i_data[14]~input_o ;
wire \o_one_position[0]~0_combout ;
wire \i_data[4]~input_o ;
wire \o_one_position[0]~1_combout ;
wire \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ;
wire \DUT|o_pos_one[0]~15_combout ;
wire \DUT|o_pos_one[0]~4_combout ;
wire \o_one_position[0]~reg0_q ;
wire \DUT|o_pos_one[1]~12_combout ;
wire \DUT|o_pos_one[1]~11_combout ;
wire \DUT|o_pos_one[1]~5_combout ;
wire \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout ;
wire \DUT|o_pos_one[1]~6_combout ;
wire \DUT|o_pos_one[1]~7_combout ;
wire \DUT|o_pos_one[1]~8_combout ;
wire \o_one_position[1]~reg0_q ;
wire \DUT|o_pos_one[2]~9_combout ;
wire \o_one_position[2]~reg0_q ;
wire \DUT|o_pos_one[3]~10_combout ;
wire \o_one_position[3]~reg0_q ;
wire \o_one_position[4]~reg0_q ;
wire \i_data[0]~input_o ;
wire \DUT|o_zero_flag~0_combout ;
wire \DUT|o_zero_flag~combout ;
wire \o_zero_flag~reg0_q ;
wire [1:0] \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one ;
wire [31:0] w_i_addr;
wire [31:0] w_i_data;


// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \o_addr[0]~output (
	.i(\o_addr[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[0]),
	.obar());
// synopsys translate_off
defparam \o_addr[0]~output .bus_hold = "false";
defparam \o_addr[0]~output .open_drain_output = "false";
defparam \o_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \o_addr[1]~output (
	.i(\o_addr[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[1]),
	.obar());
// synopsys translate_off
defparam \o_addr[1]~output .bus_hold = "false";
defparam \o_addr[1]~output .open_drain_output = "false";
defparam \o_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \o_addr[2]~output (
	.i(\o_addr[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[2]),
	.obar());
// synopsys translate_off
defparam \o_addr[2]~output .bus_hold = "false";
defparam \o_addr[2]~output .open_drain_output = "false";
defparam \o_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \o_addr[3]~output (
	.i(\o_addr[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[3]),
	.obar());
// synopsys translate_off
defparam \o_addr[3]~output .bus_hold = "false";
defparam \o_addr[3]~output .open_drain_output = "false";
defparam \o_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \o_addr[4]~output (
	.i(\o_addr[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[4]),
	.obar());
// synopsys translate_off
defparam \o_addr[4]~output .bus_hold = "false";
defparam \o_addr[4]~output .open_drain_output = "false";
defparam \o_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \o_addr[5]~output (
	.i(\o_addr[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[5]),
	.obar());
// synopsys translate_off
defparam \o_addr[5]~output .bus_hold = "false";
defparam \o_addr[5]~output .open_drain_output = "false";
defparam \o_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \o_addr[6]~output (
	.i(\o_addr[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[6]),
	.obar());
// synopsys translate_off
defparam \o_addr[6]~output .bus_hold = "false";
defparam \o_addr[6]~output .open_drain_output = "false";
defparam \o_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \o_addr[7]~output (
	.i(\o_addr[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[7]),
	.obar());
// synopsys translate_off
defparam \o_addr[7]~output .bus_hold = "false";
defparam \o_addr[7]~output .open_drain_output = "false";
defparam \o_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \o_addr[8]~output (
	.i(\o_addr[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[8]),
	.obar());
// synopsys translate_off
defparam \o_addr[8]~output .bus_hold = "false";
defparam \o_addr[8]~output .open_drain_output = "false";
defparam \o_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \o_addr[9]~output (
	.i(\o_addr[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[9]),
	.obar());
// synopsys translate_off
defparam \o_addr[9]~output .bus_hold = "false";
defparam \o_addr[9]~output .open_drain_output = "false";
defparam \o_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \o_addr[10]~output (
	.i(\o_addr[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[10]),
	.obar());
// synopsys translate_off
defparam \o_addr[10]~output .bus_hold = "false";
defparam \o_addr[10]~output .open_drain_output = "false";
defparam \o_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \o_addr[11]~output (
	.i(\o_addr[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[11]),
	.obar());
// synopsys translate_off
defparam \o_addr[11]~output .bus_hold = "false";
defparam \o_addr[11]~output .open_drain_output = "false";
defparam \o_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \o_addr[12]~output (
	.i(\o_addr[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[12]),
	.obar());
// synopsys translate_off
defparam \o_addr[12]~output .bus_hold = "false";
defparam \o_addr[12]~output .open_drain_output = "false";
defparam \o_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \o_addr[13]~output (
	.i(\o_addr[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[13]),
	.obar());
// synopsys translate_off
defparam \o_addr[13]~output .bus_hold = "false";
defparam \o_addr[13]~output .open_drain_output = "false";
defparam \o_addr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \o_addr[14]~output (
	.i(\o_addr[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[14]),
	.obar());
// synopsys translate_off
defparam \o_addr[14]~output .bus_hold = "false";
defparam \o_addr[14]~output .open_drain_output = "false";
defparam \o_addr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \o_addr[15]~output (
	.i(\o_addr[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[15]),
	.obar());
// synopsys translate_off
defparam \o_addr[15]~output .bus_hold = "false";
defparam \o_addr[15]~output .open_drain_output = "false";
defparam \o_addr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \o_addr[16]~output (
	.i(\o_addr[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[16]),
	.obar());
// synopsys translate_off
defparam \o_addr[16]~output .bus_hold = "false";
defparam \o_addr[16]~output .open_drain_output = "false";
defparam \o_addr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \o_addr[17]~output (
	.i(\o_addr[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[17]),
	.obar());
// synopsys translate_off
defparam \o_addr[17]~output .bus_hold = "false";
defparam \o_addr[17]~output .open_drain_output = "false";
defparam \o_addr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \o_addr[18]~output (
	.i(\o_addr[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[18]),
	.obar());
// synopsys translate_off
defparam \o_addr[18]~output .bus_hold = "false";
defparam \o_addr[18]~output .open_drain_output = "false";
defparam \o_addr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \o_addr[19]~output (
	.i(\o_addr[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[19]),
	.obar());
// synopsys translate_off
defparam \o_addr[19]~output .bus_hold = "false";
defparam \o_addr[19]~output .open_drain_output = "false";
defparam \o_addr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \o_addr[20]~output (
	.i(\o_addr[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[20]),
	.obar());
// synopsys translate_off
defparam \o_addr[20]~output .bus_hold = "false";
defparam \o_addr[20]~output .open_drain_output = "false";
defparam \o_addr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \o_addr[21]~output (
	.i(\o_addr[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[21]),
	.obar());
// synopsys translate_off
defparam \o_addr[21]~output .bus_hold = "false";
defparam \o_addr[21]~output .open_drain_output = "false";
defparam \o_addr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \o_addr[22]~output (
	.i(\o_addr[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[22]),
	.obar());
// synopsys translate_off
defparam \o_addr[22]~output .bus_hold = "false";
defparam \o_addr[22]~output .open_drain_output = "false";
defparam \o_addr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \o_addr[23]~output (
	.i(\o_addr[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[23]),
	.obar());
// synopsys translate_off
defparam \o_addr[23]~output .bus_hold = "false";
defparam \o_addr[23]~output .open_drain_output = "false";
defparam \o_addr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \o_addr[24]~output (
	.i(\o_addr[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[24]),
	.obar());
// synopsys translate_off
defparam \o_addr[24]~output .bus_hold = "false";
defparam \o_addr[24]~output .open_drain_output = "false";
defparam \o_addr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \o_addr[25]~output (
	.i(\o_addr[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[25]),
	.obar());
// synopsys translate_off
defparam \o_addr[25]~output .bus_hold = "false";
defparam \o_addr[25]~output .open_drain_output = "false";
defparam \o_addr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_addr[26]~output (
	.i(\o_addr[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[26]),
	.obar());
// synopsys translate_off
defparam \o_addr[26]~output .bus_hold = "false";
defparam \o_addr[26]~output .open_drain_output = "false";
defparam \o_addr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \o_addr[27]~output (
	.i(\o_addr[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[27]),
	.obar());
// synopsys translate_off
defparam \o_addr[27]~output .bus_hold = "false";
defparam \o_addr[27]~output .open_drain_output = "false";
defparam \o_addr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \o_addr[28]~output (
	.i(\o_addr[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[28]),
	.obar());
// synopsys translate_off
defparam \o_addr[28]~output .bus_hold = "false";
defparam \o_addr[28]~output .open_drain_output = "false";
defparam \o_addr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \o_addr[29]~output (
	.i(\o_addr[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[29]),
	.obar());
// synopsys translate_off
defparam \o_addr[29]~output .bus_hold = "false";
defparam \o_addr[29]~output .open_drain_output = "false";
defparam \o_addr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_addr[30]~output (
	.i(\o_addr[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[30]),
	.obar());
// synopsys translate_off
defparam \o_addr[30]~output .bus_hold = "false";
defparam \o_addr[30]~output .open_drain_output = "false";
defparam \o_addr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \o_addr[31]~output (
	.i(\o_addr[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_addr[31]),
	.obar());
// synopsys translate_off
defparam \o_addr[31]~output .bus_hold = "false";
defparam \o_addr[31]~output .open_drain_output = "false";
defparam \o_addr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \o_one_position[0]~output (
	.i(\o_one_position[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_one_position[0]),
	.obar());
// synopsys translate_off
defparam \o_one_position[0]~output .bus_hold = "false";
defparam \o_one_position[0]~output .open_drain_output = "false";
defparam \o_one_position[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \o_one_position[1]~output (
	.i(\o_one_position[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_one_position[1]),
	.obar());
// synopsys translate_off
defparam \o_one_position[1]~output .bus_hold = "false";
defparam \o_one_position[1]~output .open_drain_output = "false";
defparam \o_one_position[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \o_one_position[2]~output (
	.i(\o_one_position[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_one_position[2]),
	.obar());
// synopsys translate_off
defparam \o_one_position[2]~output .bus_hold = "false";
defparam \o_one_position[2]~output .open_drain_output = "false";
defparam \o_one_position[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \o_one_position[3]~output (
	.i(\o_one_position[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_one_position[3]),
	.obar());
// synopsys translate_off
defparam \o_one_position[3]~output .bus_hold = "false";
defparam \o_one_position[3]~output .open_drain_output = "false";
defparam \o_one_position[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \o_one_position[4]~output (
	.i(\o_one_position[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_one_position[4]),
	.obar());
// synopsys translate_off
defparam \o_one_position[4]~output .bus_hold = "false";
defparam \o_one_position[4]~output .open_drain_output = "false";
defparam \o_one_position[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \o_zero_flag~output (
	.i(\o_zero_flag~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_zero_flag),
	.obar());
// synopsys translate_off
defparam \o_zero_flag~output .bus_hold = "false";
defparam \o_zero_flag~output .open_drain_output = "false";
defparam \o_zero_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \i_addr[0]~input (
	.i(i_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[0]~input_o ));
// synopsys translate_off
defparam \i_addr[0]~input .bus_hold = "false";
defparam \i_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y2_N58
dffeas \w_i_addr[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[0] .is_wysiwyg = "true";
defparam \w_i_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \o_addr[0]~reg0feeder (
// Equation(s):
// \o_addr[0]~reg0feeder_combout  = ( w_i_addr[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[0]~reg0feeder .extended_lut = "off";
defparam \o_addr[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N55
dffeas \o_addr[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[0]~reg0 .is_wysiwyg = "true";
defparam \o_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_addr[1]~input (
	.i(i_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[1]~input_o ));
// synopsys translate_off
defparam \i_addr[1]~input .bus_hold = "false";
defparam \i_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N27
cyclonev_lcell_comb \w_i_addr[1]~feeder (
// Equation(s):
// \w_i_addr[1]~feeder_combout  = ( \i_addr[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[1]~feeder .extended_lut = "off";
defparam \w_i_addr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N28
dffeas \w_i_addr[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[1] .is_wysiwyg = "true";
defparam \w_i_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N24
cyclonev_lcell_comb \o_addr[1]~reg0feeder (
// Equation(s):
// \o_addr[1]~reg0feeder_combout  = ( w_i_addr[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[1]~reg0feeder .extended_lut = "off";
defparam \o_addr[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N25
dffeas \o_addr[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[1]~reg0 .is_wysiwyg = "true";
defparam \o_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \i_addr[2]~input (
	.i(i_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[2]~input_o ));
// synopsys translate_off
defparam \i_addr[2]~input .bus_hold = "false";
defparam \i_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N22
dffeas \w_i_addr[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[2] .is_wysiwyg = "true";
defparam \w_i_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N18
cyclonev_lcell_comb \o_addr[2]~reg0feeder (
// Equation(s):
// \o_addr[2]~reg0feeder_combout  = ( w_i_addr[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[2]~reg0feeder .extended_lut = "off";
defparam \o_addr[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N19
dffeas \o_addr[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[2]~reg0 .is_wysiwyg = "true";
defparam \o_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \i_addr[3]~input (
	.i(i_addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[3]~input_o ));
// synopsys translate_off
defparam \i_addr[3]~input .bus_hold = "false";
defparam \i_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \w_i_addr[3]~feeder (
// Equation(s):
// \w_i_addr[3]~feeder_combout  = ( \i_addr[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[3]~feeder .extended_lut = "off";
defparam \w_i_addr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N28
dffeas \w_i_addr[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[3] .is_wysiwyg = "true";
defparam \w_i_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \o_addr[3]~reg0feeder (
// Equation(s):
// \o_addr[3]~reg0feeder_combout  = ( w_i_addr[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[3]~reg0feeder .extended_lut = "off";
defparam \o_addr[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N25
dffeas \o_addr[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[3]~reg0 .is_wysiwyg = "true";
defparam \o_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_addr[4]~input (
	.i(i_addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[4]~input_o ));
// synopsys translate_off
defparam \i_addr[4]~input .bus_hold = "false";
defparam \i_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y1_N58
dffeas \w_i_addr[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[4] .is_wysiwyg = "true";
defparam \w_i_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \o_addr[4]~reg0feeder (
// Equation(s):
// \o_addr[4]~reg0feeder_combout  = ( w_i_addr[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[4]~reg0feeder .extended_lut = "off";
defparam \o_addr[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N55
dffeas \o_addr[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[4]~reg0 .is_wysiwyg = "true";
defparam \o_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_addr[5]~input (
	.i(i_addr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[5]~input_o ));
// synopsys translate_off
defparam \i_addr[5]~input .bus_hold = "false";
defparam \i_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N16
dffeas \w_i_addr[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[5] .is_wysiwyg = "true";
defparam \w_i_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N12
cyclonev_lcell_comb \o_addr[5]~reg0feeder (
// Equation(s):
// \o_addr[5]~reg0feeder_combout  = ( w_i_addr[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[5]~reg0feeder .extended_lut = "off";
defparam \o_addr[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N13
dffeas \o_addr[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[5]~reg0 .is_wysiwyg = "true";
defparam \o_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \i_addr[6]~input (
	.i(i_addr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[6]~input_o ));
// synopsys translate_off
defparam \i_addr[6]~input .bus_hold = "false";
defparam \i_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N11
dffeas \w_i_addr[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[6] .is_wysiwyg = "true";
defparam \w_i_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y1_N7
dffeas \o_addr[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[6]~reg0 .is_wysiwyg = "true";
defparam \o_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_addr[7]~input (
	.i(i_addr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[7]~input_o ));
// synopsys translate_off
defparam \i_addr[7]~input .bus_hold = "false";
defparam \i_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y1_N28
dffeas \w_i_addr[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[7] .is_wysiwyg = "true";
defparam \w_i_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \o_addr[7]~reg0feeder (
// Equation(s):
// \o_addr[7]~reg0feeder_combout  = ( w_i_addr[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[7]~reg0feeder .extended_lut = "off";
defparam \o_addr[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N25
dffeas \o_addr[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[7]~reg0 .is_wysiwyg = "true";
defparam \o_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \i_addr[8]~input (
	.i(i_addr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[8]~input_o ));
// synopsys translate_off
defparam \i_addr[8]~input .bus_hold = "false";
defparam \i_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \w_i_addr[8]~feeder (
// Equation(s):
// \w_i_addr[8]~feeder_combout  = ( \i_addr[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[8]~feeder .extended_lut = "off";
defparam \w_i_addr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N58
dffeas \w_i_addr[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[8] .is_wysiwyg = "true";
defparam \w_i_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N54
cyclonev_lcell_comb \o_addr[8]~reg0feeder (
// Equation(s):
// \o_addr[8]~reg0feeder_combout  = ( w_i_addr[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[8]~reg0feeder .extended_lut = "off";
defparam \o_addr[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N55
dffeas \o_addr[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[8]~reg0 .is_wysiwyg = "true";
defparam \o_addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \i_addr[9]~input (
	.i(i_addr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[9]~input_o ));
// synopsys translate_off
defparam \i_addr[9]~input .bus_hold = "false";
defparam \i_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N22
dffeas \w_i_addr[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[9] .is_wysiwyg = "true";
defparam \w_i_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N59
dffeas \o_addr[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[9]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[9]~reg0 .is_wysiwyg = "true";
defparam \o_addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_addr[10]~input (
	.i(i_addr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[10]~input_o ));
// synopsys translate_off
defparam \i_addr[10]~input .bus_hold = "false";
defparam \i_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N21
cyclonev_lcell_comb \w_i_addr[10]~feeder (
// Equation(s):
// \w_i_addr[10]~feeder_combout  = ( \i_addr[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[10]~feeder .extended_lut = "off";
defparam \w_i_addr[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N22
dffeas \w_i_addr[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[10] .is_wysiwyg = "true";
defparam \w_i_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N18
cyclonev_lcell_comb \o_addr[10]~reg0feeder (
// Equation(s):
// \o_addr[10]~reg0feeder_combout  = ( w_i_addr[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[10]~reg0feeder .extended_lut = "off";
defparam \o_addr[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N19
dffeas \o_addr[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[10]~reg0 .is_wysiwyg = "true";
defparam \o_addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_addr[11]~input (
	.i(i_addr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[11]~input_o ));
// synopsys translate_off
defparam \i_addr[11]~input .bus_hold = "false";
defparam \i_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y2_N16
dffeas \w_i_addr[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[11] .is_wysiwyg = "true";
defparam \w_i_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \o_addr[11]~reg0feeder (
// Equation(s):
// \o_addr[11]~reg0feeder_combout  = ( w_i_addr[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[11]~reg0feeder .extended_lut = "off";
defparam \o_addr[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \o_addr[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[11]~reg0 .is_wysiwyg = "true";
defparam \o_addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \i_addr[12]~input (
	.i(i_addr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[12]~input_o ));
// synopsys translate_off
defparam \i_addr[12]~input .bus_hold = "false";
defparam \i_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \w_i_addr[12]~feeder (
// Equation(s):
// \w_i_addr[12]~feeder_combout  = \i_addr[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_addr[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[12]~feeder .extended_lut = "off";
defparam \w_i_addr[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \w_i_addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N44
dffeas \w_i_addr[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[12] .is_wysiwyg = "true";
defparam \w_i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N46
dffeas \o_addr[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[12]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[12]~reg0 .is_wysiwyg = "true";
defparam \o_addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \i_addr[13]~input (
	.i(i_addr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[13]~input_o ));
// synopsys translate_off
defparam \i_addr[13]~input .bus_hold = "false";
defparam \i_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \w_i_addr[13]~feeder (
// Equation(s):
// \w_i_addr[13]~feeder_combout  = ( \i_addr[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[13]~feeder .extended_lut = "off";
defparam \w_i_addr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N31
dffeas \w_i_addr[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[13] .is_wysiwyg = "true";
defparam \w_i_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \o_addr[13]~reg0feeder (
// Equation(s):
// \o_addr[13]~reg0feeder_combout  = ( w_i_addr[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[13]~reg0feeder .extended_lut = "off";
defparam \o_addr[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N35
dffeas \o_addr[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[13]~reg0 .is_wysiwyg = "true";
defparam \o_addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \i_addr[14]~input (
	.i(i_addr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[14]~input_o ));
// synopsys translate_off
defparam \i_addr[14]~input .bus_hold = "false";
defparam \i_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \w_i_addr[14]~feeder (
// Equation(s):
// \w_i_addr[14]~feeder_combout  = ( \i_addr[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[14]~feeder .extended_lut = "off";
defparam \w_i_addr[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N28
dffeas \w_i_addr[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[14] .is_wysiwyg = "true";
defparam \w_i_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \o_addr[14]~reg0feeder (
// Equation(s):
// \o_addr[14]~reg0feeder_combout  = ( w_i_addr[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[14]~reg0feeder .extended_lut = "off";
defparam \o_addr[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \o_addr[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[14]~reg0 .is_wysiwyg = "true";
defparam \o_addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \i_addr[15]~input (
	.i(i_addr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[15]~input_o ));
// synopsys translate_off
defparam \i_addr[15]~input .bus_hold = "false";
defparam \i_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y2_N31
dffeas \w_i_addr[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[15] .is_wysiwyg = "true";
defparam \w_i_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \o_addr[15]~reg0feeder (
// Equation(s):
// \o_addr[15]~reg0feeder_combout  = ( w_i_addr[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[15]~reg0feeder .extended_lut = "off";
defparam \o_addr[15]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N34
dffeas \o_addr[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[15]~reg0 .is_wysiwyg = "true";
defparam \o_addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \i_addr[16]~input (
	.i(i_addr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[16]~input_o ));
// synopsys translate_off
defparam \i_addr[16]~input .bus_hold = "false";
defparam \i_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N39
cyclonev_lcell_comb \w_i_addr[16]~feeder (
// Equation(s):
// \w_i_addr[16]~feeder_combout  = \i_addr[16]~input_o 

	.dataa(!\i_addr[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[16]~feeder .extended_lut = "off";
defparam \w_i_addr[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \w_i_addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N41
dffeas \w_i_addr[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[16] .is_wysiwyg = "true";
defparam \w_i_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N37
dffeas \o_addr[16]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[16]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[16]~reg0 .is_wysiwyg = "true";
defparam \o_addr[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_addr[17]~input (
	.i(i_addr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[17]~input_o ));
// synopsys translate_off
defparam \i_addr[17]~input .bus_hold = "false";
defparam \i_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N21
cyclonev_lcell_comb \w_i_addr[17]~feeder (
// Equation(s):
// \w_i_addr[17]~feeder_combout  = ( \i_addr[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[17]~feeder .extended_lut = "off";
defparam \w_i_addr[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N22
dffeas \w_i_addr[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[17] .is_wysiwyg = "true";
defparam \w_i_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N18
cyclonev_lcell_comb \o_addr[17]~reg0feeder (
// Equation(s):
// \o_addr[17]~reg0feeder_combout  = ( w_i_addr[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[17]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[17]~reg0feeder .extended_lut = "off";
defparam \o_addr[17]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[17]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N20
dffeas \o_addr[17]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[17]~reg0 .is_wysiwyg = "true";
defparam \o_addr[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \i_addr[18]~input (
	.i(i_addr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[18]~input_o ));
// synopsys translate_off
defparam \i_addr[18]~input .bus_hold = "false";
defparam \i_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N58
dffeas \w_i_addr[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[18] .is_wysiwyg = "true";
defparam \w_i_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N54
cyclonev_lcell_comb \o_addr[18]~reg0feeder (
// Equation(s):
// \o_addr[18]~reg0feeder_combout  = ( w_i_addr[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[18]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[18]~reg0feeder .extended_lut = "off";
defparam \o_addr[18]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[18]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N55
dffeas \o_addr[18]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[18]~reg0 .is_wysiwyg = "true";
defparam \o_addr[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \i_addr[19]~input (
	.i(i_addr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[19]~input_o ));
// synopsys translate_off
defparam \i_addr[19]~input .bus_hold = "false";
defparam \i_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \w_i_addr[19]~feeder (
// Equation(s):
// \w_i_addr[19]~feeder_combout  = ( \i_addr[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[19]~feeder .extended_lut = "off";
defparam \w_i_addr[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N13
dffeas \w_i_addr[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[19] .is_wysiwyg = "true";
defparam \w_i_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N15
cyclonev_lcell_comb \o_addr[19]~reg0feeder (
// Equation(s):
// \o_addr[19]~reg0feeder_combout  = ( w_i_addr[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[19]~reg0feeder .extended_lut = "off";
defparam \o_addr[19]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N16
dffeas \o_addr[19]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[19]~reg0 .is_wysiwyg = "true";
defparam \o_addr[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_addr[20]~input (
	.i(i_addr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[20]~input_o ));
// synopsys translate_off
defparam \i_addr[20]~input .bus_hold = "false";
defparam \i_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y1_N16
dffeas \w_i_addr[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[20] .is_wysiwyg = "true";
defparam \w_i_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \o_addr[20]~reg0feeder (
// Equation(s):
// \o_addr[20]~reg0feeder_combout  = ( w_i_addr[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[20]~reg0feeder .extended_lut = "off";
defparam \o_addr[20]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \o_addr[20]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[20]~reg0 .is_wysiwyg = "true";
defparam \o_addr[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \i_addr[21]~input (
	.i(i_addr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[21]~input_o ));
// synopsys translate_off
defparam \i_addr[21]~input .bus_hold = "false";
defparam \i_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \w_i_addr[21]~feeder (
// Equation(s):
// \w_i_addr[21]~feeder_combout  = ( \i_addr[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[21]~feeder .extended_lut = "off";
defparam \w_i_addr[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N58
dffeas \w_i_addr[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[21] .is_wysiwyg = "true";
defparam \w_i_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \o_addr[21]~reg0feeder (
// Equation(s):
// \o_addr[21]~reg0feeder_combout  = ( w_i_addr[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[21]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[21]~reg0feeder .extended_lut = "off";
defparam \o_addr[21]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[21]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N55
dffeas \o_addr[21]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[21]~reg0 .is_wysiwyg = "true";
defparam \o_addr[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_addr[22]~input (
	.i(i_addr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[22]~input_o ));
// synopsys translate_off
defparam \i_addr[22]~input .bus_hold = "false";
defparam \i_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \w_i_addr[22]~feeder (
// Equation(s):
// \w_i_addr[22]~feeder_combout  = ( \i_addr[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[22]~feeder .extended_lut = "off";
defparam \w_i_addr[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N22
dffeas \w_i_addr[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[22] .is_wysiwyg = "true";
defparam \w_i_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \o_addr[22]~reg0feeder (
// Equation(s):
// \o_addr[22]~reg0feeder_combout  = ( w_i_addr[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[22]~reg0feeder .extended_lut = "off";
defparam \o_addr[22]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N19
dffeas \o_addr[22]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[22]~reg0 .is_wysiwyg = "true";
defparam \o_addr[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \i_addr[23]~input (
	.i(i_addr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[23]~input_o ));
// synopsys translate_off
defparam \i_addr[23]~input .bus_hold = "false";
defparam \i_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N57
cyclonev_lcell_comb \w_i_addr[23]~feeder (
// Equation(s):
// \w_i_addr[23]~feeder_combout  = ( \i_addr[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[23]~feeder .extended_lut = "off";
defparam \w_i_addr[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N58
dffeas \w_i_addr[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[23] .is_wysiwyg = "true";
defparam \w_i_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N54
cyclonev_lcell_comb \o_addr[23]~reg0feeder (
// Equation(s):
// \o_addr[23]~reg0feeder_combout  = ( w_i_addr[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[23]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[23]~reg0feeder .extended_lut = "off";
defparam \o_addr[23]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[23]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N55
dffeas \o_addr[23]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[23]~reg0 .is_wysiwyg = "true";
defparam \o_addr[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \i_addr[24]~input (
	.i(i_addr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[24]~input_o ));
// synopsys translate_off
defparam \i_addr[24]~input .bus_hold = "false";
defparam \i_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N30
cyclonev_lcell_comb \w_i_addr[24]~feeder (
// Equation(s):
// \w_i_addr[24]~feeder_combout  = ( \i_addr[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[24]~feeder .extended_lut = "off";
defparam \w_i_addr[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N31
dffeas \w_i_addr[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[24] .is_wysiwyg = "true";
defparam \w_i_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N33
cyclonev_lcell_comb \o_addr[24]~reg0feeder (
// Equation(s):
// \o_addr[24]~reg0feeder_combout  = ( w_i_addr[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[24]~reg0feeder .extended_lut = "off";
defparam \o_addr[24]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N34
dffeas \o_addr[24]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[24]~reg0 .is_wysiwyg = "true";
defparam \o_addr[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \i_addr[25]~input (
	.i(i_addr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[25]~input_o ));
// synopsys translate_off
defparam \i_addr[25]~input .bus_hold = "false";
defparam \i_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \w_i_addr[25]~feeder (
// Equation(s):
// \w_i_addr[25]~feeder_combout  = ( \i_addr[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[25]~feeder .extended_lut = "off";
defparam \w_i_addr[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N16
dffeas \w_i_addr[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[25] .is_wysiwyg = "true";
defparam \w_i_addr[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \o_addr[25]~reg0feeder (
// Equation(s):
// \o_addr[25]~reg0feeder_combout  = ( w_i_addr[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[25]~reg0feeder .extended_lut = "off";
defparam \o_addr[25]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N13
dffeas \o_addr[25]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[25]~reg0 .is_wysiwyg = "true";
defparam \o_addr[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \i_addr[26]~input (
	.i(i_addr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[26]~input_o ));
// synopsys translate_off
defparam \i_addr[26]~input .bus_hold = "false";
defparam \i_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N41
dffeas \w_i_addr[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[26] .is_wysiwyg = "true";
defparam \w_i_addr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y1_N37
dffeas \o_addr[26]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[26]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[26]~reg0 .is_wysiwyg = "true";
defparam \o_addr[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \i_addr[27]~input (
	.i(i_addr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[27]~input_o ));
// synopsys translate_off
defparam \i_addr[27]~input .bus_hold = "false";
defparam \i_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N48
cyclonev_lcell_comb \w_i_addr[27]~feeder (
// Equation(s):
// \w_i_addr[27]~feeder_combout  = \i_addr[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_addr[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[27]~feeder .extended_lut = "off";
defparam \w_i_addr[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \w_i_addr[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N50
dffeas \w_i_addr[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[27] .is_wysiwyg = "true";
defparam \w_i_addr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y1_N53
dffeas \o_addr[27]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[27]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[27]~reg0 .is_wysiwyg = "true";
defparam \o_addr[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \i_addr[28]~input (
	.i(i_addr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[28]~input_o ));
// synopsys translate_off
defparam \i_addr[28]~input .bus_hold = "false";
defparam \i_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N37
dffeas \w_i_addr[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[28]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[28] .is_wysiwyg = "true";
defparam \w_i_addr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N35
dffeas \o_addr[28]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[28]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[28]~reg0 .is_wysiwyg = "true";
defparam \o_addr[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \i_addr[29]~input (
	.i(i_addr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[29]~input_o ));
// synopsys translate_off
defparam \i_addr[29]~input .bus_hold = "false";
defparam \i_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \w_i_addr[29]~feeder (
// Equation(s):
// \w_i_addr[29]~feeder_combout  = ( \i_addr[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[29]~feeder .extended_lut = "off";
defparam \w_i_addr[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N58
dffeas \w_i_addr[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[29] .is_wysiwyg = "true";
defparam \w_i_addr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \o_addr[29]~reg0feeder (
// Equation(s):
// \o_addr[29]~reg0feeder_combout  = ( w_i_addr[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[29]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[29]~reg0feeder .extended_lut = "off";
defparam \o_addr[29]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[29]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N55
dffeas \o_addr[29]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[29]~reg0 .is_wysiwyg = "true";
defparam \o_addr[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \i_addr[30]~input (
	.i(i_addr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[30]~input_o ));
// synopsys translate_off
defparam \i_addr[30]~input .bus_hold = "false";
defparam \i_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N53
dffeas \w_i_addr[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_addr[30]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[30] .is_wysiwyg = "true";
defparam \w_i_addr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y1_N49
dffeas \o_addr[30]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(w_i_addr[30]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[30]~reg0 .is_wysiwyg = "true";
defparam \o_addr[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \i_addr[31]~input (
	.i(i_addr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_addr[31]~input_o ));
// synopsys translate_off
defparam \i_addr[31]~input .bus_hold = "false";
defparam \i_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \w_i_addr[31]~feeder (
// Equation(s):
// \w_i_addr[31]~feeder_combout  = ( \i_addr[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_addr[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_addr[31]~feeder .extended_lut = "off";
defparam \w_i_addr[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_addr[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N22
dffeas \w_i_addr[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_addr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_addr[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_addr[31] .is_wysiwyg = "true";
defparam \w_i_addr[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \o_addr[31]~reg0feeder (
// Equation(s):
// \o_addr[31]~reg0feeder_combout  = ( w_i_addr[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_addr[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_addr[31]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_addr[31]~reg0feeder .extended_lut = "off";
defparam \o_addr[31]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_addr[31]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \o_addr[31]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_addr[31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_addr[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_addr[31]~reg0 .is_wysiwyg = "true";
defparam \o_addr[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \i_data[31]~input (
	.i(i_data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[31]~input_o ));
// synopsys translate_off
defparam \i_data[31]~input .bus_hold = "false";
defparam \i_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N14
dffeas \w_i_data[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[31]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[31] .is_wysiwyg = "true";
defparam \w_i_data[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \i_data[28]~input (
	.i(i_data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[28]~input_o ));
// synopsys translate_off
defparam \i_data[28]~input .bus_hold = "false";
defparam \i_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y2_N53
dffeas \w_i_data[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[28]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[28] .is_wysiwyg = "true";
defparam \w_i_data[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \i_data[29]~input (
	.i(i_data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[29]~input_o ));
// synopsys translate_off
defparam \i_data[29]~input .bus_hold = "false";
defparam \i_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \w_i_data[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[29]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[29] .is_wysiwyg = "true";
defparam \w_i_data[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \i_data[24]~input (
	.i(i_data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[24]~input_o ));
// synopsys translate_off
defparam \i_data[24]~input .bus_hold = "false";
defparam \i_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \w_i_data[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[24] .is_wysiwyg = "true";
defparam \w_i_data[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \i_data[26]~input (
	.i(i_data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[26]~input_o ));
// synopsys translate_off
defparam \i_data[26]~input .bus_hold = "false";
defparam \i_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N17
dffeas \w_i_data[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[26] .is_wysiwyg = "true";
defparam \w_i_data[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i_data[17]~input (
	.i(i_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[17]~input_o ));
// synopsys translate_off
defparam \i_data[17]~input .bus_hold = "false";
defparam \i_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N35
dffeas \w_i_data[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[17] .is_wysiwyg = "true";
defparam \w_i_data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \i_data[19]~input (
	.i(i_data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[19]~input_o ));
// synopsys translate_off
defparam \i_data[19]~input .bus_hold = "false";
defparam \i_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N47
dffeas \w_i_data[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[19] .is_wysiwyg = "true";
defparam \w_i_data[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \i_data[18]~input (
	.i(i_data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[18]~input_o ));
// synopsys translate_off
defparam \i_data[18]~input .bus_hold = "false";
defparam \i_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \w_i_data[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[18] .is_wysiwyg = "true";
defparam \w_i_data[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \i_data[22]~input (
	.i(i_data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[22]~input_o ));
// synopsys translate_off
defparam \i_data[22]~input .bus_hold = "false";
defparam \i_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N56
dffeas \w_i_data[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[22]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[22] .is_wysiwyg = "true";
defparam \w_i_data[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \i_data[21]~input (
	.i(i_data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[21]~input_o ));
// synopsys translate_off
defparam \i_data[21]~input .bus_hold = "false";
defparam \i_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \w_i_data[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[21] .is_wysiwyg = "true";
defparam \w_i_data[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \i_data[20]~input (
	.i(i_data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[20]~input_o ));
// synopsys translate_off
defparam \i_data[20]~input .bus_hold = "false";
defparam \i_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N26
dffeas \w_i_data[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[20] .is_wysiwyg = "true";
defparam \w_i_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \DUT|o_pos_one[0]~13 (
// Equation(s):
// \DUT|o_pos_one[0]~13_combout  = ( w_i_data[21] & ( w_i_data[20] & ( !w_i_data[22] ) ) ) # ( w_i_data[21] & ( !w_i_data[20] & ( !w_i_data[22] ) ) ) # ( !w_i_data[21] & ( !w_i_data[20] & ( (!w_i_data[22] & (((w_i_data[17] & !w_i_data[18])) # 
// (w_i_data[19]))) ) ) )

	.dataa(!w_i_data[17]),
	.datab(!w_i_data[19]),
	.datac(!w_i_data[18]),
	.datad(!w_i_data[22]),
	.datae(!w_i_data[21]),
	.dataf(!w_i_data[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[0]~13 .extended_lut = "off";
defparam \DUT|o_pos_one[0]~13 .lut_mask = 64'h7300FF000000FF00;
defparam \DUT|o_pos_one[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \i_data[27]~input (
	.i(i_data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[27]~input_o ));
// synopsys translate_off
defparam \i_data[27]~input .bus_hold = "false";
defparam \i_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \w_i_data[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[27] .is_wysiwyg = "true";
defparam \w_i_data[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \i_data[25]~input (
	.i(i_data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[25]~input_o ));
// synopsys translate_off
defparam \i_data[25]~input .bus_hold = "false";
defparam \i_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N5
dffeas \w_i_data[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[25] .is_wysiwyg = "true";
defparam \w_i_data[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \i_data[23]~input (
	.i(i_data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[23]~input_o ));
// synopsys translate_off
defparam \i_data[23]~input .bus_hold = "false";
defparam \i_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N14
dffeas \w_i_data[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[23] .is_wysiwyg = "true";
defparam \w_i_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \DUT|o_pos_one[0]~14 (
// Equation(s):
// \DUT|o_pos_one[0]~14_combout  = ( w_i_data[26] & ( !w_i_data[27] ) ) # ( !w_i_data[26] & ( (!w_i_data[27] & (!w_i_data[25] & ((!w_i_data[23]) # (w_i_data[24])))) ) )

	.dataa(!w_i_data[24]),
	.datab(!w_i_data[27]),
	.datac(!w_i_data[25]),
	.datad(!w_i_data[23]),
	.datae(gnd),
	.dataf(!w_i_data[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[0]~14 .extended_lut = "off";
defparam \DUT|o_pos_one[0]~14 .lut_mask = 64'hC040C040CCCCCCCC;
defparam \DUT|o_pos_one[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \DUT|o_pos_one[0]~3 (
// Equation(s):
// \DUT|o_pos_one[0]~3_combout  = ( \DUT|o_pos_one[0]~13_combout  & ( \DUT|o_pos_one[0]~14_combout  & ( (!w_i_data[29] & (((w_i_data[26]) # (w_i_data[24])) # (w_i_data[28]))) ) ) ) # ( !\DUT|o_pos_one[0]~13_combout  & ( \DUT|o_pos_one[0]~14_combout  & ( 
// !w_i_data[29] ) ) ) # ( \DUT|o_pos_one[0]~13_combout  & ( !\DUT|o_pos_one[0]~14_combout  & ( (w_i_data[28] & !w_i_data[29]) ) ) ) # ( !\DUT|o_pos_one[0]~13_combout  & ( !\DUT|o_pos_one[0]~14_combout  & ( (w_i_data[28] & !w_i_data[29]) ) ) )

	.dataa(!w_i_data[28]),
	.datab(!w_i_data[29]),
	.datac(!w_i_data[24]),
	.datad(!w_i_data[26]),
	.datae(!\DUT|o_pos_one[0]~13_combout ),
	.dataf(!\DUT|o_pos_one[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[0]~3 .extended_lut = "off";
defparam \DUT|o_pos_one[0]~3 .lut_mask = 64'h44444444CCCC4CCC;
defparam \DUT|o_pos_one[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \i_data[30]~input (
	.i(i_data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[30]~input_o ));
// synopsys translate_off
defparam \i_data[30]~input .bus_hold = "false";
defparam \i_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \w_i_data[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[30]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[30] .is_wysiwyg = "true";
defparam \w_i_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \DUT|o_pos_one[2]~0 (
// Equation(s):
// \DUT|o_pos_one[2]~0_combout  = ( !w_i_data[27] & ( (!w_i_data[25] & (!w_i_data[26] & !w_i_data[24])) ) )

	.dataa(!w_i_data[25]),
	.datab(gnd),
	.datac(!w_i_data[26]),
	.datad(!w_i_data[24]),
	.datae(gnd),
	.dataf(!w_i_data[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[2]~0 .extended_lut = "off";
defparam \DUT|o_pos_one[2]~0 .lut_mask = 64'hA000A00000000000;
defparam \DUT|o_pos_one[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout  = ( !w_i_data[22] & ( (!w_i_data[23] & (!w_i_data[20] & !w_i_data[21])) ) )

	.dataa(gnd),
	.datab(!w_i_data[23]),
	.datac(!w_i_data[20]),
	.datad(!w_i_data[21]),
	.datae(gnd),
	.dataf(!w_i_data[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0 .lut_mask = 64'hC000C00000000000;
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \i_data[16]~input (
	.i(i_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[16]~input_o ));
// synopsys translate_off
defparam \i_data[16]~input .bus_hold = "false";
defparam \i_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N28
dffeas \w_i_data[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[16] .is_wysiwyg = "true";
defparam \w_i_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \DUT|o_pos_one[3]~1 (
// Equation(s):
// \DUT|o_pos_one[3]~1_combout  = ( !w_i_data[19] & ( !w_i_data[16] & ( (!w_i_data[18] & !w_i_data[17]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_data[18]),
	.datad(!w_i_data[17]),
	.datae(!w_i_data[19]),
	.dataf(!w_i_data[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[3]~1 .extended_lut = "off";
defparam \DUT|o_pos_one[3]~1 .lut_mask = 64'hF000000000000000;
defparam \DUT|o_pos_one[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  = ( !w_i_data[29] & ( (!w_i_data[28] & (!w_i_data[31] & !w_i_data[30])) ) )

	.dataa(!w_i_data[28]),
	.datab(gnd),
	.datac(!w_i_data[31]),
	.datad(!w_i_data[30]),
	.datae(gnd),
	.dataf(!w_i_data[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0 .lut_mask = 64'hA000A00000000000;
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_1|o_zero_flag (
// Equation(s):
// \DUT|LOPD_16bit_unit_1|o_zero_flag~combout  = ( \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( (!\DUT|o_pos_one[2]~0_combout ) # ((!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ) # (!\DUT|o_pos_one[3]~1_combout )) ) 
// ) # ( !\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  )

	.dataa(gnd),
	.datab(!\DUT|o_pos_one[2]~0_combout ),
	.datac(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ),
	.datad(!\DUT|o_pos_one[3]~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_1|o_zero_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_1|o_zero_flag .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_1|o_zero_flag .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \DUT|LOPD_16bit_unit_1|o_zero_flag .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \i_data[8]~input (
	.i(i_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[8]~input_o ));
// synopsys translate_off
defparam \i_data[8]~input .bus_hold = "false";
defparam \i_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N23
dffeas \w_i_data[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[8] .is_wysiwyg = "true";
defparam \w_i_data[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i_data[11]~input (
	.i(i_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[11]~input_o ));
// synopsys translate_off
defparam \i_data[11]~input .bus_hold = "false";
defparam \i_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N26
dffeas \w_i_data[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[11] .is_wysiwyg = "true";
defparam \w_i_data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \i_data[10]~input (
	.i(i_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[10]~input_o ));
// synopsys translate_off
defparam \i_data[10]~input .bus_hold = "false";
defparam \i_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N50
dffeas \w_i_data[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[10] .is_wysiwyg = "true";
defparam \w_i_data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \i_data[9]~input (
	.i(i_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[9]~input_o ));
// synopsys translate_off
defparam \i_data[9]~input .bus_hold = "false";
defparam \i_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N8
dffeas \w_i_data[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[9] .is_wysiwyg = "true";
defparam \w_i_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \DUT|o_pos_one[2]~2 (
// Equation(s):
// \DUT|o_pos_one[2]~2_combout  = ( !w_i_data[9] & ( (!w_i_data[8] & (!w_i_data[11] & !w_i_data[10])) ) )

	.dataa(!w_i_data[8]),
	.datab(gnd),
	.datac(!w_i_data[11]),
	.datad(!w_i_data[10]),
	.datae(gnd),
	.dataf(!w_i_data[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[2]~2 .extended_lut = "off";
defparam \DUT|o_pos_one[2]~2 .lut_mask = 64'hA000A00000000000;
defparam \DUT|o_pos_one[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \i_data[6]~input (
	.i(i_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[6]~input_o ));
// synopsys translate_off
defparam \i_data[6]~input .bus_hold = "false";
defparam \i_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N56
dffeas \w_i_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[6] .is_wysiwyg = "true";
defparam \w_i_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \i_data[7]~input (
	.i(i_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[7]~input_o ));
// synopsys translate_off
defparam \i_data[7]~input .bus_hold = "false";
defparam \i_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N11
dffeas \w_i_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[7] .is_wysiwyg = "true";
defparam \w_i_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \i_data[5]~input (
	.i(i_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[5]~input_o ));
// synopsys translate_off
defparam \i_data[5]~input .bus_hold = "false";
defparam \i_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N53
dffeas \w_i_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[5] .is_wysiwyg = "true";
defparam \w_i_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout  = ( w_i_data[5] & ( (!w_i_data[6]) # (w_i_data[7]) ) ) # ( !w_i_data[5] & ( w_i_data[7] ) )

	.dataa(!w_i_data[6]),
	.datab(gnd),
	.datac(!w_i_data[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout  = ( w_i_data[10] & ( w_i_data[11] ) ) # ( !w_i_data[10] & ( (w_i_data[11]) # (w_i_data[9]) ) )

	.dataa(gnd),
	.datab(!w_i_data[9]),
	.datac(!w_i_data[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0 .lut_mask = 64'h3F3F3F3F0F0F0F0F;
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \i_data[3]~input (
	.i(i_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[3]~input_o ));
// synopsys translate_off
defparam \i_data[3]~input .bus_hold = "false";
defparam \i_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \w_i_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[3] .is_wysiwyg = "true";
defparam \w_i_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \i_data[1]~input (
	.i(i_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[1]~input_o ));
// synopsys translate_off
defparam \i_data[1]~input .bus_hold = "false";
defparam \i_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N41
dffeas \w_i_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[1] .is_wysiwyg = "true";
defparam \w_i_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i_data[2]~input (
	.i(i_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[2]~input_o ));
// synopsys translate_off
defparam \i_data[2]~input .bus_hold = "false";
defparam \i_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \w_i_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[2] .is_wysiwyg = "true";
defparam \w_i_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout  = ( w_i_data[2] & ( w_i_data[3] ) ) # ( !w_i_data[2] & ( (w_i_data[1]) # (w_i_data[3]) ) )

	.dataa(gnd),
	.datab(!w_i_data[3]),
	.datac(!w_i_data[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .lut_mask = 64'h3F3F3F3F33333333;
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \i_data[12]~input (
	.i(i_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[12]~input_o ));
// synopsys translate_off
defparam \i_data[12]~input .bus_hold = "false";
defparam \i_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N32
dffeas \w_i_data[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[12] .is_wysiwyg = "true";
defparam \w_i_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \i_data[13]~input (
	.i(i_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[13]~input_o ));
// synopsys translate_off
defparam \i_data[13]~input .bus_hold = "false";
defparam \i_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N5
dffeas \w_i_data[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[13] .is_wysiwyg = "true";
defparam \w_i_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \i_data[15]~input (
	.i(i_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[15]~input_o ));
// synopsys translate_off
defparam \i_data[15]~input .bus_hold = "false";
defparam \i_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N59
dffeas \w_i_data[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[15] .is_wysiwyg = "true";
defparam \w_i_data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \i_data[14]~input (
	.i(i_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[14]~input_o ));
// synopsys translate_off
defparam \i_data[14]~input .bus_hold = "false";
defparam \i_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N44
dffeas \w_i_data[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[14] .is_wysiwyg = "true";
defparam \w_i_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \o_one_position[0]~0 (
// Equation(s):
// \o_one_position[0]~0_combout  = ( !w_i_data[15] & ( !w_i_data[14] & ( (!w_i_data[12] & !w_i_data[13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_data[12]),
	.datad(!w_i_data[13]),
	.datae(!w_i_data[15]),
	.dataf(!w_i_data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_one_position[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_one_position[0]~0 .extended_lut = "off";
defparam \o_one_position[0]~0 .lut_mask = 64'hF000000000000000;
defparam \o_one_position[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \i_data[4]~input (
	.i(i_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[4]~input_o ));
// synopsys translate_off
defparam \i_data[4]~input .bus_hold = "false";
defparam \i_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N2
dffeas \w_i_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[4] .is_wysiwyg = "true";
defparam \w_i_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[1] (
// Equation(s):
// \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1] = ( !w_i_data[6] & ( !w_i_data[7] ) )

	.dataa(gnd),
	.datab(!w_i_data[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[1] .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[1] .lut_mask = 64'hCCCCCCCC00000000;
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \o_one_position[0]~1 (
// Equation(s):
// \o_one_position[0]~1_combout  = ( \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1] & ( (\o_one_position[0]~0_combout  & ((!\DUT|o_pos_one[2]~2_combout ) # ((!w_i_data[5] & !w_i_data[4])))) ) ) # ( 
// !\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1] & ( (!\DUT|o_pos_one[2]~2_combout  & \o_one_position[0]~0_combout ) ) )

	.dataa(!\DUT|o_pos_one[2]~2_combout ),
	.datab(!\o_one_position[0]~0_combout ),
	.datac(!w_i_data[5]),
	.datad(!w_i_data[4]),
	.datae(gnd),
	.dataf(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_one_position[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_one_position[0]~1 .extended_lut = "off";
defparam \o_one_position[0]~1 .lut_mask = 64'h2222222232223222;
defparam \o_one_position[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0 (
// Equation(s):
// \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout  = ( w_i_data[14] & ( w_i_data[15] ) ) # ( !w_i_data[14] & ( (w_i_data[13]) # (w_i_data[15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_data[15]),
	.datad(!w_i_data[13]),
	.datae(gnd),
	.dataf(!w_i_data[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \DUT|o_pos_one[0]~15 (
// Equation(s):
// \DUT|o_pos_one[0]~15_combout  = ( !\o_one_position[0]~1_combout  & ( (!\DUT|o_pos_one[2]~2_combout  & (((\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout )))) # (\DUT|o_pos_one[2]~2_combout  & 
// (((!\o_one_position[0]~0_combout  & ((\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ))) # (\o_one_position[0]~0_combout  & (\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ))))) ) ) # ( 
// \o_one_position[0]~1_combout  & ( (!\DUT|o_pos_one[2]~2_combout  & (((\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout )))) # (\DUT|o_pos_one[2]~2_combout  & (((!\o_one_position[0]~0_combout  & 
// (\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout )) # (\o_one_position[0]~0_combout  & ((\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout )))))) ) )

	.dataa(!\DUT|o_pos_one[2]~2_combout ),
	.datab(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.datac(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.datad(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_0|o_pos_one[0]~0_combout ),
	.datae(!\o_one_position[0]~1_combout ),
	.dataf(!\o_one_position[0]~0_combout ),
	.datag(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_1|LOPD_4bit_unit_1|o_pos_one[0]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[0]~15 .extended_lut = "on";
defparam \DUT|o_pos_one[0]~15 .lut_mask = 64'h0F0F0F0F1B1B0A5F;
defparam \DUT|o_pos_one[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \DUT|o_pos_one[0]~4 (
// Equation(s):
// \DUT|o_pos_one[0]~4_combout  = ( \DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( \DUT|o_pos_one[0]~15_combout  & ( ((!\DUT|o_pos_one[0]~3_combout  & !w_i_data[30])) # (w_i_data[31]) ) ) ) # ( !\DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( 
// \DUT|o_pos_one[0]~15_combout  ) ) # ( \DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( !\DUT|o_pos_one[0]~15_combout  & ( ((!\DUT|o_pos_one[0]~3_combout  & !w_i_data[30])) # (w_i_data[31]) ) ) ) # ( !\DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( 
// !\DUT|o_pos_one[0]~15_combout  & ( ((!\DUT|o_pos_one[0]~3_combout  & !w_i_data[30])) # (w_i_data[31]) ) ) )

	.dataa(gnd),
	.datab(!w_i_data[31]),
	.datac(!\DUT|o_pos_one[0]~3_combout ),
	.datad(!w_i_data[30]),
	.datae(!\DUT|LOPD_16bit_unit_1|o_zero_flag~combout ),
	.dataf(!\DUT|o_pos_one[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[0]~4 .extended_lut = "off";
defparam \DUT|o_pos_one[0]~4 .lut_mask = 64'hF333F333FFFFF333;
defparam \DUT|o_pos_one[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N28
dffeas \o_one_position[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_pos_one[0]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_one_position[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_one_position[0]~reg0 .is_wysiwyg = "true";
defparam \o_one_position[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \DUT|o_pos_one[1]~12 (
// Equation(s):
// \DUT|o_pos_one[1]~12_combout  = ( !w_i_data[10] & ( !w_i_data[11] ) )

	.dataa(!w_i_data[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~12 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~12 .lut_mask = 64'hAAAAAAAA00000000;
defparam \DUT|o_pos_one[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \DUT|o_pos_one[1]~11 (
// Equation(s):
// \DUT|o_pos_one[1]~11_combout  = ( w_i_data[4] & ( w_i_data[3] & ( (!w_i_data[7] & !w_i_data[6]) ) ) ) # ( !w_i_data[4] & ( w_i_data[3] & ( (w_i_data[5] & (!w_i_data[7] & !w_i_data[6])) ) ) ) # ( w_i_data[4] & ( !w_i_data[3] & ( (!w_i_data[7] & 
// !w_i_data[6]) ) ) ) # ( !w_i_data[4] & ( !w_i_data[3] & ( (!w_i_data[7] & (!w_i_data[6] & ((!w_i_data[2]) # (w_i_data[5])))) ) ) )

	.dataa(!w_i_data[5]),
	.datab(!w_i_data[7]),
	.datac(!w_i_data[6]),
	.datad(!w_i_data[2]),
	.datae(!w_i_data[4]),
	.dataf(!w_i_data[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~11 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~11 .lut_mask = 64'hC040C0C04040C0C0;
defparam \DUT|o_pos_one[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \DUT|o_pos_one[1]~5 (
// Equation(s):
// \DUT|o_pos_one[1]~5_combout  = ( \DUT|o_pos_one[1]~11_combout  & ( \DUT|o_pos_one[2]~2_combout  & ( ((!w_i_data[14] & !w_i_data[15])) # (\o_one_position[0]~0_combout ) ) ) ) # ( !\DUT|o_pos_one[1]~11_combout  & ( \DUT|o_pos_one[2]~2_combout  & ( 
// (!w_i_data[14] & (!\o_one_position[0]~0_combout  & !w_i_data[15])) ) ) ) # ( \DUT|o_pos_one[1]~11_combout  & ( !\DUT|o_pos_one[2]~2_combout  & ( (!\o_one_position[0]~0_combout  & (!w_i_data[14] & ((!w_i_data[15])))) # (\o_one_position[0]~0_combout  & 
// (((\DUT|o_pos_one[1]~12_combout )))) ) ) ) # ( !\DUT|o_pos_one[1]~11_combout  & ( !\DUT|o_pos_one[2]~2_combout  & ( (!\o_one_position[0]~0_combout  & (!w_i_data[14] & ((!w_i_data[15])))) # (\o_one_position[0]~0_combout  & (((\DUT|o_pos_one[1]~12_combout 
// )))) ) ) )

	.dataa(!w_i_data[14]),
	.datab(!\o_one_position[0]~0_combout ),
	.datac(!\DUT|o_pos_one[1]~12_combout ),
	.datad(!w_i_data[15]),
	.datae(!\DUT|o_pos_one[1]~11_combout ),
	.dataf(!\DUT|o_pos_one[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~5 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~5 .lut_mask = 64'h8B038B038800BB33;
defparam \DUT|o_pos_one[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1 (
// Equation(s):
// \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout  = ( !w_i_data[29] & ( !w_i_data[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data[29]),
	.dataf(!w_i_data[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1 .extended_lut = "off";
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1 .lut_mask = 64'hFFFF000000000000;
defparam \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N57
cyclonev_lcell_comb \DUT|o_pos_one[1]~6 (
// Equation(s):
// \DUT|o_pos_one[1]~6_combout  = ( w_i_data[19] & ( w_i_data[21] & ( (!w_i_data[22] & !w_i_data[23]) ) ) ) # ( !w_i_data[19] & ( w_i_data[21] & ( (!w_i_data[22] & !w_i_data[23]) ) ) ) # ( w_i_data[19] & ( !w_i_data[21] & ( (!w_i_data[22] & (!w_i_data[23] & 
// w_i_data[20])) ) ) ) # ( !w_i_data[19] & ( !w_i_data[21] & ( (!w_i_data[22] & (!w_i_data[23] & ((!w_i_data[18]) # (w_i_data[20])))) ) ) )

	.dataa(!w_i_data[22]),
	.datab(!w_i_data[23]),
	.datac(!w_i_data[18]),
	.datad(!w_i_data[20]),
	.datae(!w_i_data[19]),
	.dataf(!w_i_data[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~6 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~6 .lut_mask = 64'h8088008888888888;
defparam \DUT|o_pos_one[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \DUT|o_pos_one[1]~7 (
// Equation(s):
// \DUT|o_pos_one[1]~7_combout  = ( \DUT|o_pos_one[1]~6_combout  & ( (!w_i_data[27] & !w_i_data[26]) ) ) # ( !\DUT|o_pos_one[1]~6_combout  & ( (!w_i_data[27] & (!w_i_data[26] & ((w_i_data[25]) # (w_i_data[24])))) ) )

	.dataa(!w_i_data[24]),
	.datab(!w_i_data[27]),
	.datac(!w_i_data[25]),
	.datad(!w_i_data[26]),
	.datae(gnd),
	.dataf(!\DUT|o_pos_one[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~7 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~7 .lut_mask = 64'h4C004C00CC00CC00;
defparam \DUT|o_pos_one[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \DUT|o_pos_one[1]~8 (
// Equation(s):
// \DUT|o_pos_one[1]~8_combout  = ( \DUT|o_pos_one[1]~7_combout  & ( \DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( (w_i_data[30]) # (w_i_data[31]) ) ) ) # ( !\DUT|o_pos_one[1]~7_combout  & ( \DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( ((w_i_data[30]) # 
// (\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout )) # (w_i_data[31]) ) ) ) # ( \DUT|o_pos_one[1]~7_combout  & ( !\DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( ((!\DUT|o_pos_one[1]~5_combout ) # (w_i_data[30])) # (w_i_data[31]) ) ) ) # ( 
// !\DUT|o_pos_one[1]~7_combout  & ( !\DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( ((!\DUT|o_pos_one[1]~5_combout ) # ((w_i_data[30]) # (\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout ))) # (w_i_data[31]) ) ) )

	.dataa(!w_i_data[31]),
	.datab(!\DUT|o_pos_one[1]~5_combout ),
	.datac(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~1_combout ),
	.datad(!w_i_data[30]),
	.datae(!\DUT|o_pos_one[1]~7_combout ),
	.dataf(!\DUT|LOPD_16bit_unit_1|o_zero_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[1]~8 .extended_lut = "off";
defparam \DUT|o_pos_one[1]~8 .lut_mask = 64'hDFFFDDFF5FFF55FF;
defparam \DUT|o_pos_one[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N7
dffeas \o_one_position[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_pos_one[1]~8_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_one_position[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_one_position[1]~reg0 .is_wysiwyg = "true";
defparam \o_one_position[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \DUT|o_pos_one[2]~9 (
// Equation(s):
// \DUT|o_pos_one[2]~9_combout  = ( \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( \o_one_position[0]~1_combout  & ( (!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout  & \DUT|o_pos_one[2]~0_combout ) ) ) ) # ( 
// !\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( \o_one_position[0]~1_combout  ) ) # ( \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( !\o_one_position[0]~1_combout  & ( (\DUT|o_pos_one[2]~0_combout  & 
// ((!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ) # (\DUT|o_pos_one[3]~1_combout ))) ) ) ) # ( !\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( !\o_one_position[0]~1_combout  ) )

	.dataa(gnd),
	.datab(!\DUT|o_pos_one[3]~1_combout ),
	.datac(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ),
	.datad(!\DUT|o_pos_one[2]~0_combout ),
	.datae(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.dataf(!\o_one_position[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[2]~9 .extended_lut = "off";
defparam \DUT|o_pos_one[2]~9 .lut_mask = 64'hFFFF00F3FFFF00F0;
defparam \DUT|o_pos_one[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N1
dffeas \o_one_position[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_pos_one[2]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_one_position[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_one_position[2]~reg0 .is_wysiwyg = "true";
defparam \o_one_position[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \DUT|o_pos_one[3]~10 (
// Equation(s):
// \DUT|o_pos_one[3]~10_combout  = ( \DUT|o_pos_one[2]~0_combout  & ( \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  & ( (\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout  & (\DUT|o_pos_one[3]~1_combout  & 
// ((!\o_one_position[0]~0_combout ) # (!\DUT|o_pos_one[2]~2_combout )))) ) ) ) # ( !\DUT|o_pos_one[2]~0_combout  & ( \DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  ) ) # ( \DUT|o_pos_one[2]~0_combout  & ( 
// !\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  ) ) # ( !\DUT|o_pos_one[2]~0_combout  & ( !\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout  ) )

	.dataa(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_0|o_pos_one[2]~0_combout ),
	.datab(!\o_one_position[0]~0_combout ),
	.datac(!\DUT|o_pos_one[3]~1_combout ),
	.datad(!\DUT|o_pos_one[2]~2_combout ),
	.datae(!\DUT|o_pos_one[2]~0_combout ),
	.dataf(!\DUT|LOPD_16bit_unit_1|LOPD_8bit_unit_1|o_pos_one[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_pos_one[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_pos_one[3]~10 .extended_lut = "off";
defparam \DUT|o_pos_one[3]~10 .lut_mask = 64'hFFFFFFFFFFFF0504;
defparam \DUT|o_pos_one[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \o_one_position[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_pos_one[3]~10_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_one_position[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_one_position[3]~reg0 .is_wysiwyg = "true";
defparam \o_one_position[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N49
dffeas \o_one_position[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|LOPD_16bit_unit_1|o_zero_flag~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_one_position[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_one_position[4]~reg0 .is_wysiwyg = "true";
defparam \o_one_position[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \i_data[0]~input (
	.i(i_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data[0]~input_o ));
// synopsys translate_off
defparam \i_data[0]~input .bus_hold = "false";
defparam \i_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y2_N2
dffeas \w_i_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data[0] .is_wysiwyg = "true";
defparam \w_i_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \DUT|o_zero_flag~0 (
// Equation(s):
// \DUT|o_zero_flag~0_combout  = ( \o_one_position[0]~0_combout  & ( !w_i_data[5] & ( (!w_i_data[4] & (\DUT|o_pos_one[2]~2_combout  & \DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1])) ) ) )

	.dataa(gnd),
	.datab(!w_i_data[4]),
	.datac(!\DUT|o_pos_one[2]~2_combout ),
	.datad(!\DUT|LOPD_16bit_unit_0|LOPD_8bit_unit_0|LOPD_4bit_unit_1|o_pos_one [1]),
	.datae(!\o_one_position[0]~0_combout ),
	.dataf(!w_i_data[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_zero_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_zero_flag~0 .extended_lut = "off";
defparam \DUT|o_zero_flag~0 .lut_mask = 64'h0000000C00000000;
defparam \DUT|o_zero_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \DUT|o_zero_flag (
// Equation(s):
// \DUT|o_zero_flag~combout  = ( !w_i_data[2] & ( !\DUT|LOPD_16bit_unit_1|o_zero_flag~combout  & ( (!w_i_data[0] & (\DUT|o_zero_flag~0_combout  & (!w_i_data[1] & !w_i_data[3]))) ) ) )

	.dataa(!w_i_data[0]),
	.datab(!\DUT|o_zero_flag~0_combout ),
	.datac(!w_i_data[1]),
	.datad(!w_i_data[3]),
	.datae(!w_i_data[2]),
	.dataf(!\DUT|LOPD_16bit_unit_1|o_zero_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_zero_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_zero_flag .extended_lut = "off";
defparam \DUT|o_zero_flag .lut_mask = 64'h2000000000000000;
defparam \DUT|o_zero_flag .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \o_zero_flag~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_zero_flag~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_zero_flag~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_zero_flag~reg0 .is_wysiwyg = "true";
defparam \o_zero_flag~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
