INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'data_memory_generator' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'data_memory_generator'...
WARNING:sim - A core named 'data_memory_generator' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'data_memory_generator'...
Delivering associated files for 'data_memory_generator'...
Delivering EJava files for 'data_memory_generator'...
Generating implementation netlist for 'data_memory_generator'...
INFO:sim - Pre-processing HDL files for 'data_memory_generator'...
Running synthesis for 'data_memory_generator'
Running ngcbuild...
Writing VEO instantiation template for 'data_memory_generator'...
Writing Verilog behavioral simulation model for 'data_memory_generator'...
WARNING:sim - Overwriting existing file /home/aerondight/COA Final
   Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator/doc/blk_mem_g
   en_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'data_memory_generator'...
Generating metadata file...
Regenerating ISE project file for 'data_memory_generator'...
Generating ISE project...
XCO file found: data_memory_generator.xco
XMDF file found: data_memory_generator_xmdf.tcl
Adding /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.asy -view all
-origin_type imported
Adding /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.ngc -view all
-origin_type created
Checking file "/home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.ngc" for project
device match ...
File "/home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.ngc" device
information matches project device.
Adding /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.sym -view all
-origin_type imported
Adding /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "/home/aerondight/COA Final
   Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/aerondight/COA Final
Assignment/KGPminiRISC/ipcore_dir/tmp/_cg/data_memory_generator.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/data_memory_generator"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'data_memory_generator'.
