
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec  8 21:49:48 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 538.543 ; gain = 222.000
Command: read_checkpoint -auto_incremental -incremental D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.746 ; gain = 447.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/clockDiv.v:28]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/clockDiv.v:32]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segment' is not allowed [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/segmentDecoder.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sout' is not allowed [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/HWSynLab/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:29]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'data_in' is not allowed [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uart.v:38]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'received' is not allowed [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uart.v:40]
INFO: [Synth 8-11241] undeclared symbol 'push', assumed default net type 'wire' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/top.v:40]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'text_screen_gen' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/text_screen_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/HWSynLab/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/HWSynLab/Lab03/Lab03.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/ascii_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/ascii_rom.v:21]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/simple_dual_one_clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'text_screen_gen' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/text_screen_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce_chu' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/debounce.v:10]
INFO: [Synth 8-226] default block is never used [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'debounce_chu' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/debounce.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartRx' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uartRx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uartRx' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uartRx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartTx' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uartTx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uartTx' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uartTx.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'segmentDecoder' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/segmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segmentDecoder' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/segmentDecoder.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:59]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:59]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:59]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:59]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/New folder/uart.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'out' does not match port width (8) of module 'uart' [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/top.v:3]
WARNING: [Synth 8-6014] Unused sequential element addr_a_reg_reg was removed.  [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/simple_dual_one_clock.v:40]
WARNING: [Synth 8-7137] Register ram_reg in module dual_port_ram has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register addr_b_reg_reg in module dual_port_ram has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/sources_1/imports/VGA Full Screen Text Editor/simple_dual_one_clock.v:41]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "ram_reg" dissolved into registers
WARNING: [Synth 8-7129] Port up in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port down in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port left in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port right in module text_screen_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1857.027 ; gain = 916.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1857.027 ; gain = 916.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1857.027 ; gain = 916.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1857.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/constrs_1/imports/HWSynLab/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1968.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1968.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
top__GC0text_screen_gen__GC0dual_port_ram__GB7dual_port_ram__GB6dual_port_ram__GB5dual_port_ram__GB4dual_port_ram__GB3dual_port_ram__GB2dual_port_ram__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 206349
   Resynthesis Design Size (number of cells) : 115065
   Resynth % : 55.7623,  Reuse % : 44.2377

3. Reference Checkpoint Information

+--------------------------------------------------------------------------------------------------------------+
| DCP Location:  | D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.srcs/utils_1/imports/synth_1/top.dcp |
+--------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2024.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |muxpart__4105_dual_port_ram |           1|     28665|
|2     |dual_port_ram__GB0          |           1|     29680|
|3     |dual_port_ram__GB2          |           1|     14612|
|4     |dual_port_ram__GB3          |           1|     19704|
|5     |dual_port_ram__GB7          |           1|     22126|
|6     |text_screen_gen__GC0        |           1|       278|
|7     |dual_port_ram__GB4_#REUSE#  |           1|         0|
|8     |dual_port_ram__GB5_#REUSE#  |           1|         0|
|9     |dual_port_ram__GB6_#REUSE#  |           1|         0|
|10    |top__GC0_#REUSE#            |           1|         0|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 4097  
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port up in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port down in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port left in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port right in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:04:10 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|top         | a_rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:02:47 ; elapsed = 00:04:17 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:04:44 . Memory (MB): peak = 1968.992 ; gain = 1028.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:28 ; elapsed = 00:11:06 . Memory (MB): peak = 2007.609 ; gain = 1067.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tsgi_4/tsg/a_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:18 ; elapsed = 00:12:22 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:10:21 ; elapsed = 00:12:25 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance tsg/a_rom/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:56 ; elapsed = 00:13:02 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:56 ; elapsed = 00:13:03 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:12 ; elapsed = 00:13:19 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:12 ; elapsed = 00:13:20 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:15 ; elapsed = 00:13:22 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:15 ; elapsed = 00:13:22 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |LUT1     |    44|
|4     |LUT2     |   192|
|5     |LUT3     |   318|
|6     |LUT4     |   858|
|7     |LUT5     |  2154|
|8     |LUT6     | 17779|
|9     |MUXF7    |  6926|
|10    |MUXF8    |  2751|
|11    |RAMB18E1 |     1|
|12    |FDCE     |   106|
|13    |FDPE     |     1|
|14    |FDRE     | 28848|
|15    |IBUF     |    11|
|16    |OBUF     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:15 ; elapsed = 00:13:23 . Memory (MB): peak = 2021.949 ; gain = 1081.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:28 ; elapsed = 00:13:16 . Memory (MB): peak = 2021.949 ; gain = 969.605
Synthesis Optimization Complete : Time (s): cpu = 00:11:16 ; elapsed = 00:13:35 . Memory (MB): peak = 2021.949 ; gain = 1081.570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2022.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'dual_port_ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2036.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 86d61b1d
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 40 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:54 ; elapsed = 00:14:16 . Memory (MB): peak = 2036.094 ; gain = 1492.934
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2036.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Backup/awelyting/Year3/HWSynLab/project_2/project_2.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2036.094 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 22:04:40 2024...
