# CMOS-SPICE-with-SKY130

Welcome to a 5-day hands-on learning series using Ngspice with the SkyWater SKY130 PDK, focusing on the simulation and analysis of CMOS devices and circuits. Each day includes practical SPICE simulations, theoretical insights, and analysis of key CMOS parameters.

## Day 1 - NMOS Drain Current (Id) vs Drain to Source Voltage (Vds)

Study of NMOS operation and Id‚ÄìVds characteristics using SPICE. Covers threshold voltage behavior and transition between resistive and saturation regions.

Focus:
- Circuit design basics with SKY130
- Threshold voltage and substrate bias
- Resistive and saturation region analysis

## Day 2 - Velocity Saturation and CMOS Inverter VTC

Simulation of velocity saturation in short-channel MOSFETs and analysis of CMOS inverter VTC to understand switching characteristics.

Focus:
- Velocity saturation in deep submicron devices
- SPICE simulation for drain current behavior
- CMOS inverter VTC analysis

## Day 3 - CMOS Switching Threshold and Dynamic Simulations

Analysis of switching threshold voltage (Vm) and inverter robustness using detailed VTC simulations under different transistor ratios.

Focus:
- CMOS inverter VTC simulation
- Switching threshold extraction
- Static and dynamic response study

## Day 4 - CMOS Noise Margin Robustness Evaluation

Evaluation of Noise Margins (NMH, NML) from inverter VTC and effect of PMOS width variation on circuit stability.

Focus:
- Noise margin parameter extraction
- Noise margin equations
- PMOS sizing and robustness study

## Day 5 - CMOS Power Supply and Device Variation Robustness

Simulation of power supply (VDD) and device variation effects using Smart SPICE to assess circuit reliability and performance variation.

Focus:
- SPICE under VDD variation
- Device parameter variation (Vth, mobility)
- Reliability and noise margin evaluation

## üìà Daily Progress Tracker

| Day | Focus Topic | Status |
| :--- | :--- | :--- |
| **Day 1** |NMOS Drain Current (Id) vs Drain to Source Voltage (Vds)| ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 2** | Velocity Saturation and CMOS Inverter VTC| ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 3** |CMOS Switching Threshold and Dynamic Simulations| ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 4** |CMOS Noise Margin Robustness Evaluation| ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge)  |
| **Day 5** |CMOS Power Supply and Device Variation Robustness| ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |

## üôè Acknowledgment

I am sincerely grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and the entire  **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this incredible opportunity to participate in the RISC-V SoC Tapeout Program and contribute to this nationwide initiative.

---



