SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.611826 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015799 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[14:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[6:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[2:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[10:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[12:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[4:0] SST Core: # Start time: 2018/03/25 at: 20:49:52
[8:0] SST Core: # Start time: 2018/03/25 at: 20:49:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.868152 seconds
Simulation time:                 8.403983 seconds
Total time:                      10.266375 seconds
Simulated time:                  19.399 ms

Simulation Resource Information:
Max Resident Set Size:           91.088 MB
Approx. Global Max RSS Size:     849.904 MB
Max Local Page Faults:           65 faults
Global Page Faults:              300 faults
Max Output Blocks:               117672 blocks
Max Input Blocks:                1792 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.399 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.254765 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153952 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[4:0] SST Core: # Start time: 2018/03/25 at: 20:50:02
[8:0] SST Core: # Start time: 2018/03/25 at: 20:50:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.507600 seconds
Simulation time:                 7.503886 seconds
Total time:                      9.002137 seconds
Simulated time:                  18.97 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.66 MB
Max Local Page Faults:           11 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.97 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.232801 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154221 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[6:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[2:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[4:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[12:0] SST Core: # Start time: 2018/03/25 at: 20:50:12
[8:0] SST Core: # Start time: 2018/03/25 at: 20:50:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.523326 seconds
Simulation time:                 7.586075 seconds
Total time:                      9.110255 seconds
Simulated time:                  19.203 ms

Simulation Resource Information:
Max Resident Set Size:           91.124 MB
Approx. Global Max RSS Size:     849.576 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.203 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.272703 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153871 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[1:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[14:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[10:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[2:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[6:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[12:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[4:0] SST Core: # Start time: 2018/03/25 at: 20:50:22
[8:0] SST Core: # Start time: 2018/03/25 at: 20:50:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.523640 seconds
Simulation time:                 18.865620 seconds
Total time:                      20.384226 seconds
Simulated time:                  19.12 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.492 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.12 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233891 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015676 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[12:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[4:0] SST Core: # Start time: 2018/03/25 at: 20:50:43
[8:0] SST Core: # Start time: 2018/03/25 at: 20:50:43


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.489129 seconds
Simulation time:                 8.274931 seconds
Total time:                      9.742788 seconds
Simulated time:                  19.252 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.592 MB
Max Local Page Faults:           11 faults
Global Page Faults:              132 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.252 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.252908 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015496 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[4:0] SST Core: # Start time: 2018/03/25 at: 20:50:54
[8:0] SST Core: # Start time: 2018/03/25 at: 20:50:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503718 seconds
Simulation time:                 6.679481 seconds
Total time:                      8.175347 seconds
Simulated time:                  18.853 ms

Simulation Resource Information:
Max Resident Set Size:           91.072 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.853 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230184 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015518 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[12:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[4:0] SST Core: # Start time: 2018/03/25 at: 20:51:02
[8:0] SST Core: # Start time: 2018/03/25 at: 20:51:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.486551 seconds
Simulation time:                 6.641003 seconds
Total time:                      8.109025 seconds
Simulated time:                  18.899 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.899 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.243576 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152688 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[12:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[4:0] SST Core: # Start time: 2018/03/25 at: 20:51:11
[8:0] SST Core: # Start time: 2018/03/25 at: 20:51:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488923 seconds
Simulation time:                 6.613523 seconds
Total time:                      8.103038 seconds
Simulated time:                  19.304 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.668 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.304 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236343 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015357 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[4:0] SST Core: # Start time: 2018/03/25 at: 20:51:20
[8:0] SST Core: # Start time: 2018/03/25 at: 20:51:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.520867 seconds
Simulation time:                 7.024578 seconds
Total time:                      8.518259 seconds
Simulated time:                  19.253 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.492 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.253 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.250734 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154221 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[4:0] SST Core: # Start time: 2018/03/25 at: 20:51:30
[8:0] SST Core: # Start time: 2018/03/25 at: 20:51:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.537532 seconds
Simulation time:                 15.202364 seconds
Total time:                      16.699029 seconds
Simulated time:                  18.67 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.428 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.67 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.429673 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015425 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[12:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[2:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[4:0] SST Core: # Start time: 2018/03/25 at: 20:51:47
[8:0] SST Core: # Start time: 2018/03/25 at: 20:51:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.722649 seconds
Simulation time:                 11.609421 seconds
Total time:                      13.280241 seconds
Simulated time:                  19.185 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.185 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231137 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015398 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:01
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481915 seconds
Simulation time:                 7.018351 seconds
Total time:                      8.485166 seconds
Simulated time:                  19.147 ms

Simulation Resource Information:
Max Resident Set Size:           91.116 MB
Approx. Global Max RSS Size:     849.496 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.147 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.307010 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153081 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:10
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.568566 seconds
Simulation time:                 6.169583 seconds
Total time:                      7.728840 seconds
Simulated time:                  18.906 ms

Simulation Resource Information:
Max Resident Set Size:           91.076 MB
Approx. Global Max RSS Size:     849.52 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.906 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.237746 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015336 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:19
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503278 seconds
Simulation time:                 6.388571 seconds
Total time:                      7.880707 seconds
Simulated time:                  19.08 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.616 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.08 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.363317 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154111 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:28
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.655559 seconds
Simulation time:                 6.911555 seconds
Total time:                      8.541186 seconds
Simulated time:                  19.293 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.524 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.293 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.250396 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152969 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:37
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503009 seconds
Simulation time:                 5.988469 seconds
Total time:                      7.483372 seconds
Simulated time:                  18.675 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.604 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.675 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.228521 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015336 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[6:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[4:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[12:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[2:0] SST Core: # Start time: 2018/03/25 at: 20:52:45
[8:0] SST Core: # Start time: 2018/03/25 at: 20:52:45


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.484787 seconds
Simulation time:                 14.182240 seconds
Total time:                      15.648181 seconds
Simulated time:                  18.957 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.448 MB
Max Local Page Faults:           11 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.957 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.520095 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152848 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:02
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.825268 seconds
Simulation time:                 8.638427 seconds
Total time:                      10.409742 seconds
Simulated time:                  19.661 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.564 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1728 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.661 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230063 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015517 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:13
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481459 seconds
Simulation time:                 7.004897 seconds
Total time:                      8.472837 seconds
Simulated time:                  19.325 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.48 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.325 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.289546 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152228 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:22
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.543366 seconds
Simulation time:                 6.945487 seconds
Total time:                      8.469484 seconds
Simulated time:                  19.127 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.536 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.127 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231301 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155189 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:31
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.479502 seconds
Simulation time:                 6.885635 seconds
Total time:                      8.361045 seconds
Simulated time:                  19.575 ms

Simulation Resource Information:
Max Resident Set Size:           91.08 MB
Approx. Global Max RSS Size:     849.508 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.575 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231846 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154231 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:40
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.515710 seconds
Simulation time:                 6.376036 seconds
Total time:                      7.865244 seconds
Simulated time:                  18.982 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.428 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.982 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238085 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015321 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[14:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[1:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[10:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[12:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[2:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[6:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[4:0] SST Core: # Start time: 2018/03/25 at: 20:53:49
[8:0] SST Core: # Start time: 2018/03/25 at: 20:53:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491712 seconds
Simulation time:                 8.779459 seconds
Total time:                      10.251175 seconds
Simulated time:                  19.258 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.436 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.258 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.775171 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152769 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:01
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      2.062162 seconds
Simulation time:                 13.206937 seconds
Total time:                      15.260011 seconds
Simulated time:                  19.559 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.768 MB
Max Local Page Faults:           11 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.559 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.244700 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154309 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:16
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.490891 seconds
Simulation time:                 7.388660 seconds
Total time:                      8.871567 seconds
Simulated time:                  19.274 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.476 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.274 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.226512 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015384 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:26
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.479709 seconds
Simulation time:                 5.720521 seconds
Total time:                      7.191072 seconds
Simulated time:                  19.087 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.744 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.087 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.224599 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015274 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:34
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.496962 seconds
Simulation time:                 5.423893 seconds
Total time:                      6.900915 seconds
Simulated time:                  19.226 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.56 MB
Max Local Page Faults:           10 faults
Global Page Faults:              148 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.226 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.222359 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153141 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:41
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.521476 seconds
Simulation time:                 5.248134 seconds
Total time:                      6.742152 seconds
Simulated time:                  19.174 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.44 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.174 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.218962 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153811 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:49
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.475600 seconds
Simulation time:                 5.909715 seconds
Total time:                      7.377143 seconds
Simulated time:                  18.955 ms

Simulation Resource Information:
Max Resident Set Size:           91.072 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           11 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.955 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.260274 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0157659 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[11:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[15:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[9:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[14:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[10:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[12:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[2:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[6:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[4:0] SST Core: # Start time: 2018/03/25 at: 20:54:57
[8:0] SST Core: # Start time: 2018/03/25 at: 20:54:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.517025 seconds
Simulation time:                 11.625819 seconds
Total time:                      13.132021 seconds
Simulated time:                  20.2 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.596 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.2 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.362106 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153902 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:11
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.653672 seconds
Simulation time:                 11.782502 seconds
Total time:                      13.423330 seconds
Simulated time:                  19.819 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.616 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.819 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.259683 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153229 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:25
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.607202 seconds
Simulation time:                 6.158131 seconds
Total time:                      7.692780 seconds
Simulated time:                  19.527 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.576 MB
Max Local Page Faults:           10 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.527 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.223937 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015372 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:33
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.484714 seconds
Simulation time:                 5.551682 seconds
Total time:                      7.030453 seconds
Simulated time:                  19.021 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.668 MB
Max Local Page Faults:           10 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.021 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.249599 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015533 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:41
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.530002 seconds
Simulation time:                 5.527136 seconds
Total time:                      7.046879 seconds
Simulated time:                  19.267 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.7 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.267 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234658 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155668 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:49
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.535704 seconds
Simulation time:                 5.407205 seconds
Total time:                      6.912235 seconds
Simulated time:                  18.817 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.704 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.817 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231688 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015419 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[10:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[1:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[2:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[6:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[12:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[4:0] SST Core: # Start time: 2018/03/25 at: 20:55:57
[8:0] SST Core: # Start time: 2018/03/25 at: 20:55:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.527435 seconds
Simulation time:                 5.389875 seconds
Total time:                      6.890233 seconds
Simulated time:                  18.799 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.632 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.799 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.274389 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152781 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:05
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.550116 seconds
Simulation time:                 7.168646 seconds
Total time:                      8.706160 seconds
Simulated time:                  18.879 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.464 MB
Max Local Page Faults:           10 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.879 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.598032 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153029 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39404 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:14
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.884557 seconds
Simulation time:                 8.164965 seconds
Total time:                      10.023766 seconds
Simulated time:                  19.16 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.444 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.16 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.349940 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154018 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:25
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.665246 seconds
Simulation time:                 6.792301 seconds
Total time:                      8.382711 seconds
Simulated time:                  18.923 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.496 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.923 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.362578 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155091 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:34
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.616157 seconds
Simulation time:                 6.028660 seconds
Total time:                      7.630484 seconds
Simulated time:                  18.87 ms

Simulation Resource Information:
Max Resident Set Size:           91.024 MB
Approx. Global Max RSS Size:     849.592 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.87 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.244152 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153651 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:42
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.497195 seconds
Simulation time:                 5.627522 seconds
Total time:                      7.103366 seconds
Simulated time:                  19.175 ms

Simulation Resource Information:
Max Resident Set Size:           91.124 MB
Approx. Global Max RSS Size:     849.628 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.175 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229778 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015444 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:50
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488650 seconds
Simulation time:                 5.801354 seconds
Total time:                      7.272213 seconds
Simulated time:                  19.036 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.608 MB
Max Local Page Faults:           11 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.036 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234444 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153389 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[3:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[5:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[11:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[9:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[6:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[2:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[7:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[1:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[14:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[10:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[12:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[4:0] SST Core: # Start time: 2018/03/25 at: 20:56:58
[8:0] SST Core: # Start time: 2018/03/25 at: 20:56:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.496755 seconds
Simulation time:                 5.797671 seconds
Total time:                      7.270422 seconds
Simulated time:                  19.348 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.744 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.348 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.225247 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015358 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:06
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.474575 seconds
Simulation time:                 5.512530 seconds
Total time:                      6.973373 seconds
Simulated time:                  19.255 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.68 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.255 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.223259 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153711 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:14
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.482153 seconds
Simulation time:                 9.445043 seconds
Total time:                      10.902826 seconds
Simulated time:                  19.138 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.138 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.779955 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015342 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39384 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:26
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      2.040594 seconds
Simulation time:                 9.163365 seconds
Total time:                      11.186053 seconds
Simulated time:                  18.742 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.684 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.742 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.544819 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154679 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:38
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.794008 seconds
Simulation time:                 6.713496 seconds
Total time:                      8.495009 seconds
Simulated time:                  19.147 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.592 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.147 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.223550 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015312 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:47
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.480484 seconds
Simulation time:                 5.847652 seconds
Total time:                      7.314346 seconds
Simulated time:                  19.486 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.516 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.486 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.245018 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01542 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[11:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[15:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[13:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[5:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[1:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[2:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[10:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[6:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[14:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[12:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[4:0] SST Core: # Start time: 2018/03/25 at: 20:57:55
[8:0] SST Core: # Start time: 2018/03/25 at: 20:57:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.525435 seconds
Simulation time:                 5.267540 seconds
Total time:                      6.766455 seconds
Simulated time:                  18.848 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.5 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.848 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.237283 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153351 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:03
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.501455 seconds
Simulation time:                 5.425975 seconds
Total time:                      6.900757 seconds
Simulated time:                  19.024 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.628 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1728 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.024 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.427452 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0157521 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:11
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.685848 seconds
Simulation time:                 5.348154 seconds
Total time:                      7.013408 seconds
Simulated time:                  18.763 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.548 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.763 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.225639 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153251 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:18
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.475185 seconds
Simulation time:                 5.332155 seconds
Total time:                      6.799811 seconds
Simulated time:                  18.841 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.42 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.841 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.235752 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154109 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:26
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.559754 seconds
Simulation time:                 9.416056 seconds
Total time:                      10.899564 seconds
Simulated time:                  18.813 ms

Simulation Resource Information:
Max Resident Set Size:           91.08 MB
Approx. Global Max RSS Size:     849.568 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.813 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.322893 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154209 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:38
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.720447 seconds
Simulation time:                 8.001804 seconds
Total time:                      9.573666 seconds
Simulated time:                  19.099 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.772 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.099 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231639 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015842 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:48
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.487676 seconds
Simulation time:                 5.753621 seconds
Total time:                      7.239695 seconds
Simulated time:                  18.978 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.64 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.978 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.223276 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01528 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[12:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[4:0] SST Core: # Start time: 2018/03/25 at: 20:58:56
[8:0] SST Core: # Start time: 2018/03/25 at: 20:58:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.472631 seconds
Simulation time:                 5.441338 seconds
Total time:                      6.906979 seconds
Simulated time:                  18.846 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.76 MB
Max Local Page Faults:           10 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.846 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.265961 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153952 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:04
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.553408 seconds
Simulation time:                 5.380056 seconds
Total time:                      6.911521 seconds
Simulated time:                  18.956 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.584 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.956 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.227817 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01528 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:11
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.472331 seconds
Simulation time:                 5.536813 seconds
Total time:                      6.998746 seconds
Simulated time:                  18.823 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.632 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.823 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.239198 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153241 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:19
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488931 seconds
Simulation time:                 5.513304 seconds
Total time:                      6.984985 seconds
Simulated time:                  18.885 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.472 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.885 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.247639 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153611 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:27
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503412 seconds
Simulation time:                 5.526934 seconds
Total time:                      7.020719 seconds
Simulated time:                  19.343 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.544 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.343 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.382220 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152731 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:35
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.658963 seconds
Simulation time:                 8.446111 seconds
Total time:                      10.085675 seconds
Simulated time:                  19.118 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.504 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.118 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.232021 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015749 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:45
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:45


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.492645 seconds
Simulation time:                 7.928454 seconds
Total time:                      9.406568 seconds
Simulated time:                  18.95 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.6 MB
Max Local Page Faults:           10 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.95 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.244261 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015502 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[4:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[12:0] SST Core: # Start time: 2018/03/25 at: 20:59:56
[8:0] SST Core: # Start time: 2018/03/25 at: 20:59:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.490084 seconds
Simulation time:                 6.440704 seconds
Total time:                      7.920495 seconds
Simulated time:                  19.069 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.368 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.069 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.244956 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154259 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:04
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.505663 seconds
Simulation time:                 5.326531 seconds
Total time:                      6.813222 seconds
Simulated time:                  19.115 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.436 MB
Max Local Page Faults:           12 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.115 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234531 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015286 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481357 seconds
Simulation time:                 5.263247 seconds
Total time:                      6.732343 seconds
Simulated time:                  19.542 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.492 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.542 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.232988 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153198 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:19
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.476979 seconds
Simulation time:                 5.011156 seconds
Total time:                      6.486844 seconds
Simulated time:                  19.432 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.536 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.432 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230315 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154521 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.485921 seconds
Simulation time:                 4.612130 seconds
Total time:                      6.075469 seconds
Simulated time:                  18.995 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.692 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.995 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.254958 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154049 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.507634 seconds
Simulation time:                 4.826496 seconds
Total time:                      6.313747 seconds
Simulated time:                  18.873 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.552 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.873 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233360 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015274 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481019 seconds
Simulation time:                 7.073486 seconds
Total time:                      8.544712 seconds
Simulated time:                  18.562 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.708 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.562 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.344628 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015451 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[4:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[12:0] SST Core: # Start time: 2018/03/25 at: 21:00:51
[8:0] SST Core: # Start time: 2018/03/25 at: 21:00:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.590768 seconds
Simulation time:                 7.740850 seconds
Total time:                      9.326704 seconds
Simulated time:                  18.554 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.388 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.554 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.566579 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152781 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:01
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.822687 seconds
Simulation time:                 4.857521 seconds
Total time:                      6.662318 seconds
Simulated time:                  19.137 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.54 MB
Max Local Page Faults:           10 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.137 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.439469 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153649 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:09
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.690323 seconds
Simulation time:                 4.811297 seconds
Total time:                      6.492364 seconds
Simulated time:                  19.63 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.512 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.63 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230436 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153248 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:16
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.472642 seconds
Simulation time:                 4.708397 seconds
Total time:                      6.173483 seconds
Simulated time:                  19.817 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.304 MB
Max Local Page Faults:           11 faults
Global Page Faults:              151 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.817 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.235919 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153351 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:23
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:23


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491435 seconds
Simulation time:                 4.629933 seconds
Total time:                      6.096955 seconds
Simulated time:                  19.063 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.648 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.063 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230071 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015501 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:30
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.477509 seconds
Simulation time:                 4.797028 seconds
Total time:                      6.268669 seconds
Simulated time:                  19.331 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.34 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.331 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.224578 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153968 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:37
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481064 seconds
Simulation time:                 4.733232 seconds
Total time:                      6.192267 seconds
Simulated time:                  18.786 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.54 MB
Max Local Page Faults:           10 faults
Global Page Faults:              136 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.786 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.248990 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015322 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39404 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.516989 seconds
Simulation time:                 4.598883 seconds
Total time:                      6.098705 seconds
Simulated time:                  19.492 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.628 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.492 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.261873 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153461 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[12:0] SST Core: # Start time: 2018/03/25 at: 21:01:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:01:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.536018 seconds
Simulation time:                 9.463211 seconds
Total time:                      10.973767 seconds
Simulated time:                  19.036 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.384 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.036 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 2.434298 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154421 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:03
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      2.684653 seconds
Simulation time:                 8.116887 seconds
Total time:                      10.793446 seconds
Simulated time:                  19.194 ms

Simulation Resource Information:
Max Resident Set Size:           91.104 MB
Approx. Global Max RSS Size:     849.776 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.194 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230580 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015269 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.473502 seconds
Simulation time:                 7.263720 seconds
Total time:                      8.737591 seconds
Simulated time:                  19.118 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.8 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.118 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.248956 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015331 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:23
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:23


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.544294 seconds
Simulation time:                 4.903402 seconds
Total time:                      6.419751 seconds
Simulated time:                  19.072 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.616 MB
Max Local Page Faults:           11 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.072 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.310882 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015281 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:31
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.615337 seconds
Simulation time:                 4.575130 seconds
Total time:                      6.165591 seconds
Simulated time:                  18.583 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.784 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.583 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.220932 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153089 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:37
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.473237 seconds
Simulation time:                 4.641109 seconds
Total time:                      6.104224 seconds
Simulated time:                  18.632 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.308 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.632 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233010 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153189 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488498 seconds
Simulation time:                 4.733355 seconds
Total time:                      6.212922 seconds
Simulated time:                  19.456 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.584 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.456 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.249224 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0159039 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:51
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.510544 seconds
Simulation time:                 4.543718 seconds
Total time:                      6.036473 seconds
Simulated time:                  19.291 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.808 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.291 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.226858 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155051 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[3:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[13:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[5:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[7:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[1:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[2:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[10:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[14:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[6:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[12:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[8:0] SST Core: # Start time: 2018/03/25 at: 21:02:58
[4:0] SST Core: # Start time: 2018/03/25 at: 21:02:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.512522 seconds
Simulation time:                 4.577091 seconds
Total time:                      6.065300 seconds
Simulated time:                  19.106 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.588 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.106 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238532 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154982 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:05
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488757 seconds
Simulation time:                 5.044575 seconds
Total time:                      6.523199 seconds
Simulated time:                  19.492 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.32 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.492 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229199 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015286 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.473232 seconds
Simulation time:                 6.759180 seconds
Total time:                      8.220595 seconds
Simulated time:                  18.89 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.596 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.89 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.227164 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015331 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.478682 seconds
Simulation time:                 7.180900 seconds
Total time:                      8.640370 seconds
Simulated time:                  18.898 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.52 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.898 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.286055 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154991 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:31
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.537825 seconds
Simulation time:                 5.577480 seconds
Total time:                      7.108928 seconds
Simulated time:                  19.498 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.676 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.498 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229957 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01543 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:38
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.493582 seconds
Simulation time:                 4.651770 seconds
Total time:                      6.122633 seconds
Simulated time:                  18.982 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.652 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.982 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.224774 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153439 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:45
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:45


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.475559 seconds
Simulation time:                 4.639236 seconds
Total time:                      6.097789 seconds
Simulated time:                  19.063 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           10 faults
Global Page Faults:              136 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.063 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.227314 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154681 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:52
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.473978 seconds
Simulation time:                 4.717001 seconds
Total time:                      6.185824 seconds
Simulated time:                  19.696 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.548 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.696 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.218683 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152352 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[12:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[4:0] SST Core: # Start time: 2018/03/25 at: 21:03:59
[8:0] SST Core: # Start time: 2018/03/25 at: 21:03:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.468422 seconds
Simulation time:                 4.599257 seconds
Total time:                      6.051666 seconds
Simulated time:                  19.513 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.66 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.513 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229235 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015316 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:06
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.476134 seconds
Simulation time:                 4.593523 seconds
Total time:                      6.055337 seconds
Simulated time:                  19.087 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.552 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.087 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234162 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153041 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:13
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.486003 seconds
Simulation time:                 4.556140 seconds
Total time:                      6.027074 seconds
Simulated time:                  19.174 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.388 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.174 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229473 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01548 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:20
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.476853 seconds
Simulation time:                 5.377471 seconds
Total time:                      6.850702 seconds
Simulated time:                  19.763 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.536 MB
Max Local Page Faults:           10 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.763 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.308020 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015353 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.552078 seconds
Simulation time:                 7.339578 seconds
Total time:                      8.886824 seconds
Simulated time:                  19.1 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.66 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.1 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.427283 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015388 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:37
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.675490 seconds
Simulation time:                 5.034110 seconds
Total time:                      6.693348 seconds
Simulated time:                  18.87 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.444 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.87 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236487 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152249 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:04:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:04:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491014 seconds
Simulation time:                 4.648482 seconds
Total time:                      6.136057 seconds
Simulated time:                  19.172 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.476 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.172 ms
