

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_44_3'
================================================================
* Date:           Sat Jun 10 16:44:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7247|     7247|  24.154 us|  24.154 us|  7247|  7247|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_3  |     7245|     7245|        85|          7|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 7, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%v18 = alloca i32 1"   --->   Operation 88 'alloca' 'v18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%v15 = alloca i32 1"   --->   Operation 89 'alloca' 'v15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln44_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln44"   --->   Operation 90 'read' 'zext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln46_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln46"   --->   Operation 91 'read' 'add_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%v30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v30_load"   --->   Operation 92 'read' 'v30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln44_cast = zext i6 %zext_ln44_read"   --->   Operation 93 'zext' 'zext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v29, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_7, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %v15"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %v30_load_read, i32 %v18"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i2"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%v15_1 = load i11 %v15" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 99 'load' 'v15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.61ns)   --->   "%icmp_ln44 = icmp_eq  i11 %v15_1, i11 1024" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 100 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc.i2.split, void %for.inc24.i.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 101 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %v15_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 102 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln46_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln46, i5 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 103 'bitconcatenate' 'shl_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i15 %shl_ln46_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 104 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln46_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln46, i3 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 105 'bitconcatenate' 'shl_ln46_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i13 %shl_ln46_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 106 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.77ns)   --->   "%add_ln46_2 = add i16 %zext_ln46_1, i16 %zext_ln46" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 107 'add' 'add_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i16 %add_ln46_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 108 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.14ns)   --->   "%add_ln46_1 = add i64 %zext_ln46_2, i64 %add_ln46_read" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 109 'add' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln46_1, i32 3, i32 63" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 110 'partselect' 'trunc_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i61 %trunc_ln46_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 111 'sext' 'sext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln46" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 112 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 113 [70/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 114 [69/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 114 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 115 [68/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 115 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 116 [67/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 116 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 117 [66/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.73ns)   --->   "%add_ln44 = add i11 %v15_1, i11 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 121 'add' 'add_ln44' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [65/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 122 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln44)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln44 = store i11 %add_ln44, i11 %v15" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 123 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 124 [64/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 125 [63/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 126 [62/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 127 [61/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 128 [60/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 128 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 129 [59/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 129 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 130 [58/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 131 [57/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 132 [56/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 132 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 133 [55/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 134 [54/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 135 [53/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 136 [52/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 136 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 137 [51/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 138 [50/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 138 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 139 [49/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 140 [48/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 141 [47/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 142 [46/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 142 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 143 [45/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 144 [44/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 145 [43/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 146 [42/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 147 [41/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 148 [40/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 149 [39/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 150 [38/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 151 [37/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 152 [36/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 153 [35/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 153 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 154 [34/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 155 [33/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 155 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 156 [32/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 157 [31/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 157 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 158 [30/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 159 [29/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 160 [28/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 161 [27/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 162 [26/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 162 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 163 [25/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 164 [24/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 165 [23/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 166 [22/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 166 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 167 [21/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 167 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 168 [20/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 168 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 169 [19/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 170 [18/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 170 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 171 [17/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 172 [16/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 173 [15/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 173 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 174 [14/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 174 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 175 [13/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 176 [12/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 176 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 177 [11/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 178 [10/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 179 [9/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 180 [8/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 180 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 181 [7/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 182 [6/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 182 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 183 [5/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 184 [4/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 185 [3/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 185 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 186 [2/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 186 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 187 [1/1] (0.00ns)   --->   "%v15_cast7 = zext i11 %v15_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 187 'zext' 'v15_cast7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 188 [1/1] (0.00ns)   --->   "%v29_addr = getelementptr i32 %v29, i64 0, i64 %v15_cast7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:45]   --->   Operation 188 'getelementptr' 'v29_addr' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 189 [2/2] (1.20ns)   --->   "%v16 = load i10 %v29_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:45]   --->   Operation 189 'load' 'v16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 190 [1/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 190 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 191 [1/2] (1.20ns)   --->   "%v16 = load i10 %v29_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:45]   --->   Operation 191 'load' 'v16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 192 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 192 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 1.09>
ST_73 : Operation 193 [1/1] (1.09ns)   --->   "%lshr_ln46 = lshr i64 %gmem_addr_read, i64 %zext_ln44_cast" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 193 'lshr' 'lshr_ln46' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = trunc i64 %lshr_ln46" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 194 'trunc' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.32>
ST_74 : Operation 195 [1/1] (0.00ns)   --->   "%v17 = bitcast i32 %trunc_ln46_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46]   --->   Operation 195 'bitcast' 'v17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 196 [4/4] (2.32ns)   --->   "%v19 = fmul i32 %v16, i32 %v17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48]   --->   Operation 196 'fmul' 'v19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.32>
ST_75 : Operation 197 [3/4] (2.32ns)   --->   "%v19 = fmul i32 %v16, i32 %v17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48]   --->   Operation 197 'fmul' 'v19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.32>
ST_76 : Operation 198 [2/4] (2.32ns)   --->   "%v19 = fmul i32 %v16, i32 %v17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48]   --->   Operation 198 'fmul' 'v19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.32>
ST_77 : Operation 199 [1/4] (2.32ns)   --->   "%v19 = fmul i32 %v16, i32 %v17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48]   --->   Operation 199 'fmul' 'v19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.34>
ST_78 : Operation 200 [1/1] (0.00ns)   --->   "%v18_load = load i32 %v18" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 200 'load' 'v18_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 201 [7/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 201 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 211 [1/1] (0.00ns)   --->   "%v18_load_1 = load i32 %v18"   --->   Operation 211 'load' 'v18_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_78 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %v18_out, i32 %v18_load_1"   --->   Operation 212 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_78 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 213 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 2.34>
ST_79 : Operation 202 [6/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 202 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.34>
ST_80 : Operation 203 [5/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 203 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.34>
ST_81 : Operation 204 [4/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 204 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.34>
ST_82 : Operation 205 [3/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 205 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.34>
ST_83 : Operation 206 [2/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 206 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.34>
ST_84 : Operation 207 [1/7] (2.34ns)   --->   "%v20 = fadd i32 %v18_load, i32 %v19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49]   --->   Operation 207 'fadd' 'v20' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 0.38>
ST_85 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 208 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %v20, i32 %v18" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 209 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_85 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44]   --->   Operation 210 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('v15') [8]  (0 ns)
	'load' operation ('v15', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on local variable 'v15' [19]  (0 ns)
	'add' operation ('add_ln46_2', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [37]  (0.775 ns)
	'add' operation ('add_ln46_1', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [39]  (1.15 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [42]  (0 ns)
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [43]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [44]  (2.43 ns)

 <State 73>: 1.1ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln46', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:46) [45]  (1.1 ns)

 <State 74>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v19', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48) [48]  (2.32 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v19', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48) [48]  (2.32 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v19', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48) [48]  (2.32 ns)

 <State 77>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v19', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:48) [48]  (2.32 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'load' operation ('v18_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) on local variable 'v18' [27]  (0 ns)
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 79>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 80>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 81>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 82>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 83>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 84>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49) [49]  (2.34 ns)

 <State 85>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln44', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:44) of variable 'v20', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:49 on local variable 'v18' [51]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
