0.6
2018.3
Dec  6 2018
23:39:36
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.sim/sim_1/synth/func/xsim/top_tb_func_synth.v,1588409443,verilog,,/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sim_1/new/test_tb.v,,Buttlon_logic;ad5662_ctrl;glbl;top,,,,,,,,
/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sim_1/new/test_tb.v,1588183449,verilog,,,,top_tb,,,,,,,,
