// Seed: 2378204171
module module_0 (
    input  tri1 id_0
    , id_7,
    input  tri0 id_1,
    output wand id_2,
    input  wire id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  wire id_8, id_9;
  wire [1 : -1 'b0] id_10;
  wire id_11;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4,
    input wor id_5,
    output uwire id_6
);
  always @(posedge id_2) begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_5,
      id_1
  );
endmodule
