

================================================================
== Vitis HLS Report for 'Loop_writeoutput_proc'
================================================================
* Date:           Wed Apr 12 06:54:16 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |      128|      128|         9|          8|          1|    16|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond52"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %i_1, i5 16" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 20 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 21 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 %i_1, i5 1" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 22 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_2, void %for.end74.exitStub" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 23 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1"   --->   Operation 24 'zext' 'i_1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i512 %AB, i64 0, i64 %i_1_cast"   --->   Operation 25 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr"   --->   Operation 26 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln33 = store i5 %add_ln33, i5 %i" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 27 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i8 %tmp" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 29 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ABpartial_addr = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 30 'getelementptr' 'ABpartial_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln35 = or i8 %tmp, i8 1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 31 'or' 'or_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i8 %or_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 32 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ABpartial_addr_1 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 33 'getelementptr' 'ABpartial_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr"   --->   Operation 34 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i512 %AB_load" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 35 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %trunc_ln35, i8 %ABpartial_addr" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 36 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_525_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 37 'partselect' 'tmp_525_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_s, i8 %ABpartial_addr_1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 38 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_525_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 39 'partselect' 'tmp_525_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_525_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 40 'partselect' 'tmp_525_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_525_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 41 'partselect' 'tmp_525_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_525_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 42 'partselect' 'tmp_525_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_525_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 43 'partselect' 'tmp_525_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_525_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 44 'partselect' 'tmp_525_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_525_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 45 'partselect' 'tmp_525_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_525_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 46 'partselect' 'tmp_525_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_525_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 47 'partselect' 'tmp_525_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_525_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 48 'partselect' 'tmp_525_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_525_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 49 'partselect' 'tmp_525_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_525_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 50 'partselect' 'tmp_525_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_525_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 51 'partselect' 'tmp_525_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_525_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 52 'partselect' 'tmp_525_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln35_1 = or i8 %tmp, i8 2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 53 'or' 'or_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i8 %or_ln35_1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ABpartial_addr_2 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 55 'getelementptr' 'ABpartial_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln35_2 = or i8 %tmp, i8 3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 56 'or' 'or_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i8 %or_ln35_2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ABpartial_addr_3 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 58 'getelementptr' 'ABpartial_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_1, i8 %ABpartial_addr_2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 59 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_2, i8 %ABpartial_addr_3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 60 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln35_3 = or i8 %tmp, i8 4" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 61 'or' 'or_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i8 %or_ln35_3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 62 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%ABpartial_addr_4 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_4" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 63 'getelementptr' 'ABpartial_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln35_4 = or i8 %tmp, i8 5" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 64 'or' 'or_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i8 %or_ln35_4" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 65 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ABpartial_addr_5 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_5" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 66 'getelementptr' 'ABpartial_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_3, i8 %ABpartial_addr_4" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 67 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_4, i8 %ABpartial_addr_5" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 68 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln35_5 = or i8 %tmp, i8 6" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 69 'or' 'or_ln35_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i8 %or_ln35_5" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 70 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%ABpartial_addr_6 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_6" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 71 'getelementptr' 'ABpartial_addr_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln35_6 = or i8 %tmp, i8 7" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 72 'or' 'or_ln35_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i8 %or_ln35_6" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 73 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%ABpartial_addr_7 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_7" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 74 'getelementptr' 'ABpartial_addr_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_5, i8 %ABpartial_addr_6" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 75 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_6, i8 %ABpartial_addr_7" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 76 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln35_7 = or i8 %tmp, i8 8" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 77 'or' 'or_ln35_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i8 %or_ln35_7" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 78 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%ABpartial_addr_8 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_8" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 79 'getelementptr' 'ABpartial_addr_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln35_8 = or i8 %tmp, i8 9" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 80 'or' 'or_ln35_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i8 %or_ln35_8" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 81 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%ABpartial_addr_9 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_9" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 82 'getelementptr' 'ABpartial_addr_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_7, i8 %ABpartial_addr_8" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 83 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_8, i8 %ABpartial_addr_9" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 84 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln35_9 = or i8 %tmp, i8 10" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 85 'or' 'or_ln35_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i8 %or_ln35_9" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 86 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%ABpartial_addr_10 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_10" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 87 'getelementptr' 'ABpartial_addr_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln35_10 = or i8 %tmp, i8 11" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 88 'or' 'or_ln35_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i8 %or_ln35_10" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 89 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%ABpartial_addr_11 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_11" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 90 'getelementptr' 'ABpartial_addr_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_9, i8 %ABpartial_addr_10" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 91 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_10, i8 %ABpartial_addr_11" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 92 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln35_11 = or i8 %tmp, i8 12" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 93 'or' 'or_ln35_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i8 %or_ln35_11" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 94 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%ABpartial_addr_12 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_12" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 95 'getelementptr' 'ABpartial_addr_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln35_12 = or i8 %tmp, i8 13" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 96 'or' 'or_ln35_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i8 %or_ln35_12" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 97 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%ABpartial_addr_13 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_13" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 98 'getelementptr' 'ABpartial_addr_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_11, i8 %ABpartial_addr_12" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 99 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_12, i8 %ABpartial_addr_13" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 100 'store' 'store_ln35' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln35_13 = or i8 %tmp, i8 14" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 101 'or' 'or_ln35_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i8 %or_ln35_13" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 102 'zext' 'zext_ln35_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%ABpartial_addr_14 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_14" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 103 'getelementptr' 'ABpartial_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln35_14 = or i8 %tmp, i8 15" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 104 'or' 'or_ln35_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i8 %or_ln35_14" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 105 'zext' 'zext_ln35_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%ABpartial_addr_15 = getelementptr i32 %ABpartial, i64 0, i64 %zext_ln35_15" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 106 'getelementptr' 'ABpartial_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 107 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_13, i8 %ABpartial_addr_14" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 108 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %tmp_525_14, i8 %ABpartial_addr_15" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 109 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.cond52" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 110 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i') on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln33', LabB/BlockMatrix_design.cpp:33) [14]  (1.78 ns)
	'store' operation ('store_ln33', LabB/BlockMatrix_design.cpp:33) of variable 'add_ln33', LabB/BlockMatrix_design.cpp:33 on local variable 'i' [101]  (1.59 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('AB_load') on array 'AB' [68]  (3.25 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'trunc_ln35', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [70]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_1', LabB/BlockMatrix_design.cpp:35) [24]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_2', LabB/BlockMatrix_design.cpp:35) [26]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_1', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [74]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_3', LabB/BlockMatrix_design.cpp:35) [30]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_4', LabB/BlockMatrix_design.cpp:35) [32]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_3', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [78]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_5', LabB/BlockMatrix_design.cpp:35) [36]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_6', LabB/BlockMatrix_design.cpp:35) [38]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_5', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [82]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_7', LabB/BlockMatrix_design.cpp:35) [42]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_8', LabB/BlockMatrix_design.cpp:35) [44]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_7', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [86]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_9', LabB/BlockMatrix_design.cpp:35) [48]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_10', LabB/BlockMatrix_design.cpp:35) [50]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_9', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [90]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_11', LabB/BlockMatrix_design.cpp:35) [54]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_12', LabB/BlockMatrix_design.cpp:35) [56]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_11', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [94]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln35_13', LabB/BlockMatrix_design.cpp:35) [60]  (0 ns)
	'getelementptr' operation ('ABpartial_addr_14', LabB/BlockMatrix_design.cpp:35) [62]  (0 ns)
	'store' operation ('store_ln35', LabB/BlockMatrix_design.cpp:35) of variable 'tmp_525_13', LabB/BlockMatrix_design.cpp:35 on array 'ABpartial' [98]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
