Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct 20 01:07:20 2024
| Host         : LAPTOP-D8D1P33S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_4bit_timing_summary_routed.rpt -pb multiplier_4bit_timing_summary_routed.pb -rpx multiplier_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier_4bit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 3.874ns (51.549%)  route 3.641ns (48.451%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.450     2.238    a_IBUF[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.796     3.087    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     3.140 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.140    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     3.373 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.373    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.586 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           1.395     4.981    y_OBUF[5]
    U20                  OBUF (Prop_obuf_I_O)         2.535     7.515 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.515    y[5]
    U20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.814ns (51.556%)  route 3.584ns (48.444%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.450     2.238    a_IBUF[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.796     3.087    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     3.140 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.140    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     3.373 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.373    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.512 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           1.337     4.849    y_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         2.549     7.398 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.398    y[4]
    T18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 3.645ns (49.597%)  route 3.705ns (50.403%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.450     2.238    a_IBUF[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.796     3.087    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     3.140 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.140    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     3.373 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.373    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.431 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           1.458     4.889    y_OBUF[7]
    T23                  OBUF (Prop_obuf_I_O)         2.461     7.350 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.350    y[7]
    T23                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 3.802ns (51.830%)  route 3.534ns (48.170%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.450     2.238    a_IBUF[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.796     3.087    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     3.140 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.140    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     3.373 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.373    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.509 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.287     4.796    y_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         2.540     7.336 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.336    y[6]
    U19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 3.563ns (50.446%)  route 3.500ns (49.554%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.450     2.238    a_IBUF[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.053     2.291 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.796     3.087    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.053     3.140 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.140    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.140     3.280 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.254     4.534    y_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         2.530     7.064 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.064    y[3]
    T19                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 3.752ns (60.103%)  route 2.491ns (39.897%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  b_IBUF[1]_inst/O
                         net (fo=12, routed)          1.249     2.077    b_IBUF[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.053     2.130 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.130    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     2.475 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           1.242     3.717    y_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         2.525     6.243 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.243    y[2]
    P16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.669ns (59.356%)  route 2.512ns (40.644%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           1.271     2.072    a_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.053     2.125 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.125    m0[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     2.396 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           1.242     3.638    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.543     6.181 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.181    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.069ns  (logic 3.548ns (58.454%)  route 2.521ns (41.546%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           1.271     2.072    a_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.053     2.125 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.125    m0[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     2.272 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           1.251     3.523    y_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.546     6.069 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.069    y[0]
    R16                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.437ns (65.336%)  route 0.763ns (34.664%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.445     0.495    b_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.028     0.523 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.523    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.572 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.318     0.890    y_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         1.310     2.200 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.200    y[3]
    T19                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.466ns (66.556%)  route 0.737ns (33.444%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.429     0.522    b_IBUF[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I4_O)        0.028     0.550 r  y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.550    y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.601 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.307     0.908    y_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         1.295     2.202 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.202    y[2]
    P16                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.439ns (63.798%)  route 0.816ns (36.202%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.505     0.555    b_IBUF[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.028     0.583 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.583    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.632 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.312     0.943    y_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.312     2.255 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.255    y[1]
    N17                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.444ns (63.939%)  route 0.815ns (36.061%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.509     0.559    b_IBUF[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.028     0.587 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.587    m0[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.642 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.306     0.948    y_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.311     2.259 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.259    y[0]
    R16                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.480ns (64.313%)  route 0.821ns (35.687%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.482     0.574    b_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.028     0.602 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.602    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.653 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.339     0.993    y_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.309     2.302 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.302    y[6]
    U19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.517ns (65.499%)  route 0.799ns (34.501%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.445     0.495    b_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.028     0.523 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.523    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.607 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.607    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.648 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.354     1.002    y_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         1.314     2.316 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.316    y[4]
    T18                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.477ns (63.234%)  route 0.859ns (36.766%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.445     0.495    b_IBUF[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.028     0.523 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.523    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     0.607 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.607    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.632 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.414     1.046    y_OBUF[7]
    T23                  OBUF (Prop_obuf_I_O)         1.290     2.336 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.336    y[7]
    T23                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.432ns (61.029%)  route 0.914ns (38.971%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           0.527     0.578    a_IBUF[3]
    SLICE_X0Y10          LUT4 (Prop_lut4_I2_O)        0.028     0.606 r  y_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.606    y_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.655 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.388     1.043    y_OBUF[5]
    U20                  OBUF (Prop_obuf_I_O)         1.303     2.346 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.346    y[5]
    U20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------





