// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_double_s_HH_
#define _exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "LSTM_Top_mul_72nshbi.h"
#include "LSTM_Top_mul_36nsibs.h"
#include "LSTM_Top_mul_44nsjbC.h"
#include "LSTM_Top_mul_50nskbM.h"
#include "LSTM_Top_mac_mulalbW.h"
#include "exp_generic_doubleOg.h"
#include "exp_generic_doublfYi.h"
#include "exp_generic_doublg8j.h"

namespace ap_rtl {

struct exp_generic_double_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_double_s);

    ~exp_generic_double_s();

    sc_trace_file* mVcdFile;

    exp_generic_doubleOg* table_exp_Z1_array_s_U;
    exp_generic_doublfYi* table_f_Z3_array_V_U;
    exp_generic_doublg8j* table_f_Z2_array_V_U;
    LSTM_Top_mul_72nshbi<1,5,72,13,84>* LSTM_Top_mul_72nshbi_U65;
    LSTM_Top_mul_36nsibs<1,2,36,43,79>* LSTM_Top_mul_36nsibs_U66;
    LSTM_Top_mul_44nsjbC<1,2,44,49,93>* LSTM_Top_mul_44nsjbC_U67;
    LSTM_Top_mul_50nskbM<1,2,50,50,100>* LSTM_Top_mul_50nskbM_U68;
    LSTM_Top_mac_mulalbW<1,1,16,16,19,31>* LSTM_Top_mac_mulalbW_U69;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_array_s_address0;
    sc_signal< sc_logic > table_exp_Z1_array_s_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_array_s_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_23_fu_267_p3;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_23_reg_1185_pp0_iter18_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1192;
    sc_signal< sc_lv<1> > tmp_i_86_fu_289_p2;
    sc_signal< sc_lv<1> > tmp_i_86_reg_1199;
    sc_signal< sc_lv<1> > tmp_i1_fu_295_p2;
    sc_signal< sc_lv<1> > tmp_i1_reg_1204;
    sc_signal< sc_lv<54> > tmp_21_fu_315_p3;
    sc_signal< sc_lv<54> > tmp_21_reg_1209;
    sc_signal< sc_lv<1> > tmp_82_reg_1214;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_82_reg_1214_pp0_iter18_reg;
    sc_signal< sc_lv<1> > not_demorgan_fu_336_p2;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter2_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter3_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter4_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter5_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter6_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter7_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter8_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter9_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter10_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter11_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter12_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter13_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter14_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter15_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter16_reg;
    sc_signal< sc_lv<1> > not_demorgan_reg_1220_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_13_i_fu_341_p2;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1226_pp0_iter18_reg;
    sc_signal< sc_lv<71> > m_frac_l_V_2_cast_fu_362_p1;
    sc_signal< sc_lv<71> > m_frac_l_V_2_cast_reg_1233;
    sc_signal< sc_lv<1> > isNeg_fu_366_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1238;
    sc_signal< sc_lv<32> > m_exp_1_cast_fu_391_p1;
    sc_signal< sc_lv<32> > m_exp_1_cast_reg_1243;
    sc_signal< sc_lv<71> > r_V_13_fu_419_p3;
    sc_signal< sc_lv<71> > r_V_13_reg_1248;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter2_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter3_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter4_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter5_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter6_reg;
    sc_signal< sc_lv<71> > r_V_13_reg_1248_pp0_iter7_reg;
    sc_signal< sc_lv<64> > m_fix_l_V_reg_1253;
    sc_signal< sc_lv<16> > m_fix_hi_V_reg_1259;
    sc_signal< sc_lv<1> > p_Result_24_reg_1264;
    sc_signal< sc_lv<1> > tmp_22_fu_455_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_1269;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_1269_pp0_iter17_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_527_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter3_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter4_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter5_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter6_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter7_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter8_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter9_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter10_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter11_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter12_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter13_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter14_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter15_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1277_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_24_fu_550_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_1284;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_24_reg_1284_pp0_iter17_reg;
    sc_signal< sc_lv<71> > tmp_25_reg_1294;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299_pp0_iter9_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299_pp0_iter10_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299_pp0_iter11_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299_pp0_iter12_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1299_pp0_iter13_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter9_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter10_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter11_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter12_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter13_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1304_pp0_iter14_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_614_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_1311;
    sc_signal< sc_lv<8> > Z3_V_reg_1311_pp0_iter9_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_624_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1316;
    sc_signal< sc_lv<36> > ret_V_6_fu_665_p2;
    sc_signal< sc_lv<36> > ret_V_6_reg_1331;
    sc_signal< sc_lv<36> > ret_V_6_reg_1331_pp0_iter10_reg;
    sc_signal< sc_lv<36> > ret_V_6_reg_1331_pp0_iter11_reg;
    sc_signal< sc_lv<26> > p_Val2_19_reg_1337;
    sc_signal< sc_lv<43> > tmp_46_i_fu_671_p4;
    sc_signal< sc_lv<43> > tmp_46_i_reg_1342;
    sc_signal< sc_lv<43> > tmp_46_i_reg_1342_pp0_iter11_reg;
    sc_signal< sc_lv<20> > tmp_29_reg_1357;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_721_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1367;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1367_pp0_iter13_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1367_pp0_iter14_reg;
    sc_signal< sc_lv<40> > tmp_38_reg_1373;
    sc_signal< sc_lv<40> > tmp_38_reg_1373_pp0_iter13_reg;
    sc_signal< sc_lv<40> > tmp_38_reg_1373_pp0_iter14_reg;
    sc_signal< sc_lv<36> > tmp_39_reg_1394;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1399;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1399_pp0_iter16_reg;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1404;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1409;
    sc_signal< sc_lv<59> > ret_V_8_fu_839_p2;
    sc_signal< sc_lv<59> > ret_V_8_reg_1424;
    sc_signal< sc_lv<100> > grp_fu_830_p2;
    sc_signal< sc_lv<100> > r_V_18_reg_1429;
    sc_signal< sc_lv<58> > tmp_79_fu_845_p1;
    sc_signal< sc_lv<58> > tmp_79_reg_1435;
    sc_signal< sc_lv<1> > sel_tmp1_fu_981_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1440;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1013_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1446;
    sc_signal< sc_lv<1> > tmp56_fu_1047_p2;
    sc_signal< sc_lv<1> > tmp56_reg_1452;
    sc_signal< sc_lv<64> > tmp_33_fu_1070_p3;
    sc_signal< sc_lv<64> > tmp_33_reg_1457;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > tmp_29_i_fu_638_p1;
    sc_signal< sc_lv<64> > tmp_30_i_fu_643_p1;
    sc_signal< sc_lv<64> > tmp_36_i_fu_702_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_758_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_263_p1;
    sc_signal< sc_lv<52> > tmp_V_3_fu_285_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_301_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_309_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_331_p2;
    sc_signal< sc_lv<12> > tmp_i53_cast_fu_346_p1;
    sc_signal< sc_lv<61> > m_frac_l_V_fu_355_p3;
    sc_signal< sc_lv<12> > m_exp_fu_349_p2;
    sc_signal< sc_lv<11> > tmp_s_fu_374_p2;
    sc_signal< sc_lv<12> > tmp_45_cast_fu_379_p1;
    sc_signal< sc_lv<12> > m_exp_2_fu_383_p3;
    sc_signal< sc_lv<61> > tmp_46_cast_fu_399_p1;
    sc_signal< sc_lv<61> > r_V_fu_403_p2;
    sc_signal< sc_lv<71> > tmp_13_fu_395_p1;
    sc_signal< sc_lv<71> > r_V_cast_fu_409_p1;
    sc_signal< sc_lv<71> > r_V_1_fu_413_p2;
    sc_signal< sc_lv<64> > tmp_14_fu_461_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_477_p3;
    sc_signal< sc_lv<31> > grp_fu_1174_p3;
    sc_signal< sc_lv<18> > tmp_77_fu_504_p1;
    sc_signal< sc_lv<13> > tmp_15_fu_488_p4;
    sc_signal< sc_lv<1> > tmp_16_fu_507_p2;
    sc_signal< sc_lv<13> > ret_V_3_fu_513_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_497_p3;
    sc_signal< sc_lv<13> > p_s_fu_519_p3;
    sc_signal< sc_lv<64> > r_V_3_fu_464_p2;
    sc_signal< sc_lv<64> > r_V_4_fu_469_p2;
    sc_signal< sc_lv<64> > tmp_40_fu_535_p3;
    sc_signal< sc_lv<71> > tmp_23_fu_542_p3;
    sc_signal< sc_lv<72> > grp_fu_558_p0;
    sc_signal< sc_lv<84> > grp_fu_558_p2;
    sc_signal< sc_lv<72> > rhs_V_1_fu_577_p3;
    sc_signal< sc_lv<73> > lhs_V_fu_574_p1;
    sc_signal< sc_lv<73> > rhs_V_4_cast_fu_584_p1;
    sc_signal< sc_lv<73> > ret_V_5_fu_588_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_628_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_648_p4;
    sc_signal< sc_lv<36> > rhs_V_2_fu_661_p1;
    sc_signal< sc_lv<36> > lhs_V_1_fu_658_p1;
    sc_signal< sc_lv<36> > grp_fu_686_p0;
    sc_signal< sc_lv<43> > grp_fu_686_p1;
    sc_signal< sc_lv<79> > grp_fu_686_p2;
    sc_signal< sc_lv<36> > tmp_34_i_cast_fu_709_p1;
    sc_signal< sc_lv<36> > tmp_fu_712_p2;
    sc_signal< sc_lv<44> > ret_V_7_fu_706_p1;
    sc_signal< sc_lv<44> > tmp_cast_fu_717_p1;
    sc_signal< sc_lv<49> > tmp_37_i_fu_737_p4;
    sc_signal< sc_lv<44> > grp_fu_752_p0;
    sc_signal< sc_lv<49> > grp_fu_752_p1;
    sc_signal< sc_lv<93> > grp_fu_752_p2;
    sc_signal< sc_lv<51> > lhs_V_2_fu_772_p5;
    sc_signal< sc_lv<44> > tmp_40_i_cast_cast_fu_786_p1;
    sc_signal< sc_lv<44> > tmp51_fu_789_p2;
    sc_signal< sc_lv<52> > lhs_V_2_i_cast_fu_782_p1;
    sc_signal< sc_lv<52> > tmp51_cast_fu_794_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_798_p2;
    sc_signal< sc_lv<50> > grp_fu_830_p0;
    sc_signal< sc_lv<50> > grp_fu_830_p1;
    sc_signal< sc_lv<59> > lhs_V_3_fu_836_p1;
    sc_signal< sc_lv<108> > rhs_V_5_cast_fu_861_p1;
    sc_signal< sc_lv<108> > lhs_V_4_fu_854_p3;
    sc_signal< sc_lv<107> > tmp_20_fu_871_p1;
    sc_signal< sc_lv<107> > tmp_19_fu_864_p3;
    sc_signal< sc_lv<107> > ret_V_10_cast_fu_880_p2;
    sc_signal< sc_lv<1> > tmp_80_fu_886_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_894_p2;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_899_p3;
    sc_signal< sc_lv<3> > tmp_81_fu_906_p4;
    sc_signal< sc_lv<1> > icmp_fu_916_p2;
    sc_signal< sc_lv<108> > ret_V_9_fu_874_p2;
    sc_signal< sc_lv<52> > tmp_27_fu_933_p4;
    sc_signal< sc_lv<52> > tmp_28_fu_943_p4;
    sc_signal< sc_lv<11> > tmp_83_fu_961_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_965_p2;
    sc_signal< sc_lv<52> > tmp_V_4_fu_953_p3;
    sc_signal< sc_lv<1> > not_Val2_i_fu_849_p2;
    sc_signal< sc_lv<1> > tmp52_fu_986_p2;
    sc_signal< sc_lv<1> > or_cond_fu_922_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1002_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_997_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1007_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_1019_p2;
    sc_signal< sc_lv<1> > sel_tmp44_demorgan_fu_1030_p2;
    sc_signal< sc_lv<1> > sel_tmp12_fu_1025_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1035_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_927_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1041_p2;
    sc_signal< sc_lv<64> > p_Result_25_fu_971_p4;
    sc_signal< sc_lv<1> > sel_tmp2_fu_992_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_1065_p2;
    sc_signal< sc_lv<64> > tmp_31_fu_1057_p3;
    sc_signal< sc_lv<64> > tmp_30_fu_1053_p1;
    sc_signal< sc_lv<1> > x_is_ninf_fu_1078_p2;
    sc_signal< sc_lv<1> > tmp_13_i_not_fu_1092_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1102_p2;
    sc_signal< sc_lv<1> > tmp53_fu_1108_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1097_p2;
    sc_signal< sc_lv<1> > rev_fu_1082_p2;
    sc_signal< sc_lv<1> > tmp54_fu_1119_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1113_p2;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1124_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1087_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_1142_p2;
    sc_signal< sc_lv<64> > tmp_34_fu_1134_p3;
    sc_signal< sc_lv<1> > tmp55_fu_1130_p2;
    sc_signal< sc_lv<1> > sel_tmp15_fu_1155_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_1160_p2;
    sc_signal< sc_lv<64> > tmp_36_fu_1148_p3;
    sc_signal< sc_lv<16> > grp_fu_1174_p0;
    sc_signal< sc_logic > grp_fu_558_ce;
    sc_signal< sc_logic > grp_fu_686_ce;
    sc_signal< sc_logic > grp_fu_752_ce;
    sc_signal< sc_logic > grp_fu_830_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to18;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > grp_fu_686_p00;
    sc_signal< sc_lv<79> > grp_fu_686_p10;
    sc_signal< sc_lv<93> > grp_fu_752_p00;
    sc_signal< sc_lv<93> > grp_fu_752_p10;
    sc_signal< sc_lv<100> > grp_fu_830_p00;
    sc_signal< sc_lv<100> > grp_fu_830_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<84> ap_const_lv84_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Z3_V_fu_614_p4();
    void thread_Z4_V_fu_624_p1();
    void thread_Z4_ind_V_fu_628_p4();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to18();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_e_frac_V_fu_309_p2();
    void thread_exp_Z1P_m_1_l_V_fu_798_p2();
    void thread_exp_Z2P_m_1_V_fu_721_p2();
    void thread_f_Z4_V_fu_648_p4();
    void thread_grp_fu_1174_p0();
    void thread_grp_fu_558_ce();
    void thread_grp_fu_558_p0();
    void thread_grp_fu_686_ce();
    void thread_grp_fu_686_p0();
    void thread_grp_fu_686_p00();
    void thread_grp_fu_686_p1();
    void thread_grp_fu_686_p10();
    void thread_grp_fu_752_ce();
    void thread_grp_fu_752_p0();
    void thread_grp_fu_752_p00();
    void thread_grp_fu_752_p1();
    void thread_grp_fu_752_p10();
    void thread_grp_fu_830_ce();
    void thread_grp_fu_830_p0();
    void thread_grp_fu_830_p00();
    void thread_grp_fu_830_p1();
    void thread_grp_fu_830_p10();
    void thread_icmp_fu_916_p2();
    void thread_isNeg_fu_366_p3();
    void thread_lhs_V_1_fu_658_p1();
    void thread_lhs_V_2_fu_772_p5();
    void thread_lhs_V_2_i_cast_fu_782_p1();
    void thread_lhs_V_3_fu_836_p1();
    void thread_lhs_V_4_fu_854_p3();
    void thread_lhs_V_fu_574_p1();
    void thread_m_exp_1_cast_fu_391_p1();
    void thread_m_exp_2_fu_383_p3();
    void thread_m_exp_fu_349_p2();
    void thread_m_frac_l_V_2_cast_fu_362_p1();
    void thread_m_frac_l_V_fu_355_p3();
    void thread_not_Val2_i_fu_849_p2();
    void thread_not_demorgan_fu_336_p2();
    void thread_or_cond_fu_922_p2();
    void thread_out_exp_V_fu_965_p2();
    void thread_p_Result_16_fu_497_p3();
    void thread_p_Result_23_fu_267_p3();
    void thread_p_Result_25_fu_971_p4();
    void thread_p_Result_s_fu_301_p3();
    void thread_p_Val2_s_fu_263_p1();
    void thread_p_s_fu_519_p3();
    void thread_r_V_13_fu_419_p3();
    void thread_r_V_1_fu_413_p2();
    void thread_r_V_3_fu_464_p2();
    void thread_r_V_4_fu_469_p2();
    void thread_r_V_cast_fu_409_p1();
    void thread_r_V_fu_403_p2();
    void thread_r_exp_V_2_fu_899_p3();
    void thread_r_exp_V_3_fu_527_p3();
    void thread_r_exp_V_fu_894_p2();
    void thread_ret_V_10_cast_fu_880_p2();
    void thread_ret_V_3_fu_513_p2();
    void thread_ret_V_5_fu_588_p2();
    void thread_ret_V_6_fu_665_p2();
    void thread_ret_V_7_fu_706_p1();
    void thread_ret_V_8_fu_839_p2();
    void thread_ret_V_9_fu_874_p2();
    void thread_rev_fu_1082_p2();
    void thread_rhs_V_1_fu_577_p3();
    void thread_rhs_V_2_fu_661_p1();
    void thread_rhs_V_4_cast_fu_584_p1();
    void thread_rhs_V_5_cast_fu_861_p1();
    void thread_rhs_V_fu_477_p3();
    void thread_sel_tmp10_fu_1124_p2();
    void thread_sel_tmp11_fu_1019_p2();
    void thread_sel_tmp12_fu_1025_p2();
    void thread_sel_tmp13_fu_1035_p2();
    void thread_sel_tmp14_fu_1041_p2();
    void thread_sel_tmp15_fu_1155_p2();
    void thread_sel_tmp1_fu_981_p2();
    void thread_sel_tmp2_fu_992_p2();
    void thread_sel_tmp3_fu_1102_p2();
    void thread_sel_tmp44_demorgan_fu_1030_p2();
    void thread_sel_tmp4_fu_1113_p2();
    void thread_sel_tmp5_fu_997_p2();
    void thread_sel_tmp6_fu_1002_p2();
    void thread_sel_tmp7_fu_1087_p2();
    void thread_sel_tmp8_fu_1007_p2();
    void thread_sel_tmp9_fu_1013_p2();
    void thread_sel_tmp_fu_1097_p2();
    void thread_table_exp_Z1_array_s_address0();
    void thread_table_exp_Z1_array_s_ce0();
    void thread_table_f_Z2_array_V_address0();
    void thread_table_f_Z2_array_V_ce0();
    void thread_table_f_Z3_array_V_address0();
    void thread_table_f_Z3_array_V_address1();
    void thread_table_f_Z3_array_V_ce0();
    void thread_table_f_Z3_array_V_ce1();
    void thread_tmp51_cast_fu_794_p1();
    void thread_tmp51_fu_789_p2();
    void thread_tmp52_fu_986_p2();
    void thread_tmp53_fu_1108_p2();
    void thread_tmp54_fu_1119_p2();
    void thread_tmp55_fu_1130_p2();
    void thread_tmp56_fu_1047_p2();
    void thread_tmp_13_fu_395_p1();
    void thread_tmp_13_i_fu_341_p2();
    void thread_tmp_13_i_not_fu_1092_p2();
    void thread_tmp_14_fu_461_p1();
    void thread_tmp_15_fu_488_p4();
    void thread_tmp_16_fu_507_p2();
    void thread_tmp_17_fu_758_p1();
    void thread_tmp_19_fu_864_p3();
    void thread_tmp_20_fu_871_p1();
    void thread_tmp_21_fu_315_p3();
    void thread_tmp_22_fu_455_p2();
    void thread_tmp_23_fu_542_p3();
    void thread_tmp_24_fu_550_p2();
    void thread_tmp_26_fu_927_p2();
    void thread_tmp_27_fu_933_p4();
    void thread_tmp_28_fu_943_p4();
    void thread_tmp_29_i_fu_638_p1();
    void thread_tmp_30_fu_1053_p1();
    void thread_tmp_30_i_fu_643_p1();
    void thread_tmp_31_fu_1057_p3();
    void thread_tmp_32_fu_1065_p2();
    void thread_tmp_33_fu_1070_p3();
    void thread_tmp_34_fu_1134_p3();
    void thread_tmp_34_i_cast_fu_709_p1();
    void thread_tmp_35_fu_1142_p2();
    void thread_tmp_36_fu_1148_p3();
    void thread_tmp_36_i_fu_702_p1();
    void thread_tmp_37_fu_1160_p2();
    void thread_tmp_37_i_fu_737_p4();
    void thread_tmp_40_fu_535_p3();
    void thread_tmp_40_i_cast_cast_fu_786_p1();
    void thread_tmp_45_cast_fu_379_p1();
    void thread_tmp_46_cast_fu_399_p1();
    void thread_tmp_46_i_fu_671_p4();
    void thread_tmp_77_fu_504_p1();
    void thread_tmp_79_fu_845_p1();
    void thread_tmp_80_fu_886_p3();
    void thread_tmp_81_fu_906_p4();
    void thread_tmp_83_fu_961_p1();
    void thread_tmp_V_3_fu_285_p1();
    void thread_tmp_V_4_fu_953_p3();
    void thread_tmp_cast_fu_717_p1();
    void thread_tmp_fu_712_p2();
    void thread_tmp_i1_fu_295_p2();
    void thread_tmp_i53_cast_fu_346_p1();
    void thread_tmp_i_86_fu_289_p2();
    void thread_tmp_i_fu_331_p2();
    void thread_tmp_s_fu_374_p2();
    void thread_x_is_ninf_fu_1078_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
