-- Test Bench VHDL for IBM SMS ALD page 16.30.01.1
-- Title: UNITS AND BODY CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/3/2020 9:20:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC_tb is
end ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC_tb;

architecture behavioral of ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		MS_MPLY_DOT_N_DOT_D:	 in STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D_DOT_MDL:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8:	 in STD_LOGIC;
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC:	 in STD_LOGIC;
		MS_DIV_DOT_2_DOT_D:	 in STD_LOGIC;
		MB_1401_MPLY_EARLY_END:	 in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC:	 in STD_LOGIC;
		MS_TLU_SET_A_CYCLE_CTRL_B:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW:	 in STD_LOGIC;
		MS_EDIT_SET_A_CYCLE_CTRL:	 in STD_LOGIC;
		MS_SET_A_CYCLE_CTRL_ON_Z_OP:	 in STD_LOGIC;
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A:	 in STD_LOGIC;
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN:	 in STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B:	 in STD_LOGIC;
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C:	 in STD_LOGIC;
		PS_SET_UNITS_CTRL_LATCH:	 out STD_LOGIC;
		PS_SET_BODY_CTRL_LATCH:	 out STD_LOGIC;
		PS_RGEN_UNITS_DOT_BODY_CTRL:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_LAST_INSN_RO_CYCLE: STD_LOGIC := '1';
	signal MS_MPLY_DOT_N_DOT_D: STD_LOGIC := '1';
	signal MS_MPLY_DOT_3_DOT_D_DOT_MDL: STD_LOGIC := '1';
	signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9: STD_LOGIC := '1';
	signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8: STD_LOGIC := '1';
	signal MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC: STD_LOGIC := '1';
	signal MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC: STD_LOGIC := '1';
	signal MS_DIV_DOT_2_DOT_D: STD_LOGIC := '1';
	signal MB_1401_MPLY_EARLY_END: STD_LOGIC := '1';
	signal MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC: STD_LOGIC := '1';
	signal MS_TLU_SET_A_CYCLE_CTRL_B: STD_LOGIC := '1';
	signal MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY: STD_LOGIC := '1';
	signal MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS: STD_LOGIC := '1';
	signal MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW: STD_LOGIC := '1';
	signal MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW: STD_LOGIC := '1';
	signal MS_EDIT_SET_A_CYCLE_CTRL: STD_LOGIC := '1';
	signal MS_SET_A_CYCLE_CTRL_ON_Z_OP: STD_LOGIC := '1';
	signal MS_CMP_MODE_SET_A_CYCLE_CTRL_A: STD_LOGIC := '1';
	signal MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW: STD_LOGIC := '1';
	signal MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN: STD_LOGIC := '1';
	signal MS_STORE_AR_SET_C_CYCLE_CTRL_B: STD_LOGIC := '1';
	signal MS_FILE_OP_TAKE_2ND_SCAN_CYCLE: STD_LOGIC := '1';
	signal MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: STD_LOGIC := '1';
	signal MS_EDIT_SET_B_CYCLE_CTRL_C: STD_LOGIC := '1';

	-- Outputs

	signal PS_SET_UNITS_CTRL_LATCH: STD_LOGIC;
	signal PS_SET_BODY_CTRL_LATCH: STD_LOGIC;
	signal PS_RGEN_UNITS_DOT_BODY_CTRL: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MS_LAST_INSN_RO_CYCLE => MS_LAST_INSN_RO_CYCLE,
		MS_MPLY_DOT_N_DOT_D => MS_MPLY_DOT_N_DOT_D,
		MS_MPLY_DOT_3_DOT_D_DOT_MDL => MS_MPLY_DOT_3_DOT_D_DOT_MDL,
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 => MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9,
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 => MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8,
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC => MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC => MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
		MS_DIV_DOT_2_DOT_D => MS_DIV_DOT_2_DOT_D,
		MB_1401_MPLY_EARLY_END => MB_1401_MPLY_EARLY_END,
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC => MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
		MS_TLU_SET_A_CYCLE_CTRL_B => MS_TLU_SET_A_CYCLE_CTRL_B,
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY => MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY,
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS => MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW => MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW => MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
		MS_EDIT_SET_A_CYCLE_CTRL => MS_EDIT_SET_A_CYCLE_CTRL,
		MS_SET_A_CYCLE_CTRL_ON_Z_OP => MS_SET_A_CYCLE_CTRL_ON_Z_OP,
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A => MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW => MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW,
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN => MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
		MS_STORE_AR_SET_C_CYCLE_CTRL_B => MS_STORE_AR_SET_C_CYCLE_CTRL_B,
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE => MS_FILE_OP_TAKE_2ND_SCAN_CYCLE,
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE => MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
		MS_EDIT_SET_B_CYCLE_CTRL_C => MS_EDIT_SET_B_CYCLE_CTRL_C,
		PS_SET_UNITS_CTRL_LATCH => PS_SET_UNITS_CTRL_LATCH,
		PS_SET_BODY_CTRL_LATCH => PS_SET_BODY_CTRL_LATCH,
		PS_RGEN_UNITS_DOT_BODY_CTRL => PS_RGEN_UNITS_DOT_BODY_CTRL);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(25 downto 0);
   variable a,b,c,d,e,f,g,h,i,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z: std_logic;
   variable g1, g2, g3, g4, g5, g6, g7, g8, g9, g10: std_logic;

   begin

   -- Your test bench code

   testName := "15.49.04.1        ";

   for tt in 0 to 2**23 loop
      tv := std_logic_vector(to_unsigned(tt,tv'Length));
      a := tv(0);
      b := tv(1);
      c := tv(2);
      d := tv(3);
      e := tv(4);
      f := tv(5);
      g := tv(6);
      h := tv(7);
      i := tv(8);
      j := tv(9);
      k := tv(10);
      l := tv(11);
      m := tv(12);
      n := tv(13);
      o := tv(14);
      p := tv(15);
      q := tv(16);
      r := tv(17);
      s := tv(18);
      t := tv(19);
      u := tv(20);
      v := tv(21);
      w := tv(22);
      x := tv(23);
      y := tv(24);
      z := tv(25);

      
      wait for 30 ns;
      
      
   end loop;

   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
