# Simulation Configuration
num_sim_cores 24
num_sim_small_cores 24
num_sim_medium_cores 0
num_sim_large_cores 0
core_type  igpu 
large_core_type x86 
sim_cycle_count 0
max_insts 100000
#max_insts 10000 
heartbeat_interval 10000
forward_progress_limit 500000000
core_thread_sched balanced

#Interval to print stats in cycle
stat_cycle_interval 10000

# Clock
clock_cpu 1
clock_gpu 2
clock_llc 1
clock_noc 1
clock_mc  1

# Common Core Configuration
fetch_policy rr
mt_no_fetch_br 1
one_cycle_exec 0
###  iGPU uses core (aka small core) 
#
max_threads_per_core 7 
width 2 
fetch_latency 5 
alloc_latency 10 
isched_rate 4
msched_rate 2
fsched_rate 2
ssched_rate 1
isched_size 64
msched_size 32
fsched_size 96
ssched_size 128
rob_size 512
# Large Core Configuration
large_width 2
large_core_fetch_latency 5
large_core_alloc_latency 10
isched_large_rate 4
msched_large_rate 2
fsched_large_rate 2
ssched_large_rate 1
isched_large_size 64
msched_large_size 32
fsched_large_size 96
ssched_large_size 128
bp_hist_length 16
rob_large_size 512
large_core_schedule ooo
max_threads_per_large_core 7

mem_mshr_size 9

# L3-I
icache_large_num_set 4096 # 768 KB
icache_large_assoc 3
icache_large_line_size 64
icache_large_cycles 14

# L3-D
l1_large_num_set 512 # 512 KB
l1_large_assoc 16
l1_large_line_size 64
l1_large_latency 20
l1_large_bypass 0

# Memory
memory_type l2_decoupled_network
perfect_dcache 0
enable_cache_coherence 0
enable_physical_mapping 1
dram_merge_requests 1
mem_ooo_stores 0
ptx_common_cache 0
const_cache_size 8192
texture_cache_size 8192
shared_mem_size 16384
shared_mem_banks 32
shared_mem_cycles 2
shared_mem_ports 1
byte_level_access 0

l1_small_line_size 128
#48 KB
#l1_small_num_set 64
##128KB
l1_small_num_set 192 
l1_small_assoc 6
#16 KB
#l1_small_num_set 32
#l1_small_assoc 4

# LLC Cache
num_llc 6
llc_num_set 128
llc_line_size 128
llc_assoc 8
llc_num_bank 4
llc_latency 10


# DRAM
dram_num_mc 6
dram_bus_width 8
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 1
dram_rowbuffer_size 2048
dram_scheduling_policy FRFCFS

# ETC
bug_detector_enable 1

perfect_icache 1
ideal_noc 1

# DEBUG
debug_core_id 1
debug_cycle_start 1
#debug_cycle_start 140000 
#debug_cycle_start 80000 
debug_cycle_stop 0
debug_front_stage 0
debug_alloc_stage 0
debug_schedule_stage 0
debug_exec_stage 0
debug_dcu_stage 0
debug_retire_stage 0
debug_map_stage 0
debug_mem 0
debug_trace_read 0
debug_sim_thread_schedule 0
debug_cache_lib 0
debug_bp_dir 0
debug_print_trace 0
debug_noc 0 
