<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jul 12 20:30:40 2025" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="riscWithPipeMem" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="resetManager_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memFetchLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="new_reg_file_0" PORT="clk"/>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="execLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="Decode_0" PORT="clk"/>
        <CONNECTION INSTANCE="memInputLogic_0" PORT="clk"/>
        <CONNECTION INSTANCE="gpdin_0" PORT="clk"/>
        <CONNECTION INSTANCE="gpdout_0" PORT="clk"/>
        <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="clk"/>
        <CONNECTION INSTANCE="opLatch_0" PORT="clk"/>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memFetchLatch_0" PORT="stall"/>
        <CONNECTION INSTANCE="PC_0" PORT="stall"/>
        <CONNECTION INSTANCE="execLatch_0" PORT="stall"/>
        <CONNECTION INSTANCE="Decode_0" PORT="stall"/>
        <CONNECTION INSTANCE="opLatch_0" PORT="stall"/>
        <CONNECTION INSTANCE="writeBackLatch_0" PORT="stall"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="memToEdge" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_memToEdge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memInputLogic_0" PORT="memToEdge"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="pc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_instrDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memOutputLogic_0" PORT="instrDout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpdin_0" PORT="dinFromEdge"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="gpdout_0_doutToEdge">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpdout_0" PORT="doutToEdge"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Decode_0" HWVERSION="1.0" INSTANCE="Decode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decode" VLNV="xilinx.com:module_ref:Decode:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="R_TYPE" VALUE="&quot;0110011&quot;"/>
        <PARAMETER NAME="I_TYPE" VALUE="&quot;0010011&quot;"/>
        <PARAMETER NAME="LOAD" VALUE="&quot;0000011&quot;"/>
        <PARAMETER NAME="STORE" VALUE="&quot;0100011&quot;"/>
        <PARAMETER NAME="BRANCH" VALUE="&quot;1100011&quot;"/>
        <PARAMETER NAME="JAL" VALUE="&quot;1101111&quot;"/>
        <PARAMETER NAME="JALR" VALUE="&quot;1100111&quot;"/>
        <PARAMETER NAME="LUI" VALUE="&quot;0110111&quot;"/>
        <PARAMETER NAME="AUIPC" VALUE="&quot;0010111&quot;"/>
        <PARAMETER NAME="FENCE" VALUE="&quot;0001111&quot;"/>
        <PARAMETER NAME="SYSTEM" VALUE="&quot;1110011&quot;"/>
        <PARAMETER NAME="ADD_SUB" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="XOR_OP" VALUE="&quot;100&quot;"/>
        <PARAMETER NAME="OR_OP" VALUE="&quot;110&quot;"/>
        <PARAMETER NAME="AND_OP" VALUE="&quot;111&quot;"/>
        <PARAMETER NAME="SLL_OP" VALUE="&quot;001&quot;"/>
        <PARAMETER NAME="SR_OP" VALUE="&quot;101&quot;"/>
        <PARAMETER NAME="SLT_OP" VALUE="&quot;010&quot;"/>
        <PARAMETER NAME="SLTU_OP" VALUE="&quot;011&quot;"/>
        <PARAMETER NAME="ADD" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="SUB" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="XOR" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="SLL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="SRL" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="SRA" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="SLT" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="SLTU" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="BEQ" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="BNE" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="BLT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="BGE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="BLTU" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="BGEU" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_Decode_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetFlush" SIGIS="undef" SIGNAME="resetManager_0_flushReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="flushReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_instrDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="instrDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="memFetchLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memFetchLatch_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs1" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs2" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd2_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="immIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selA" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selAIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selBIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memOpIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memSizeIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="branchIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jal" SIGIS="undef" SIGNAME="Decode_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="jalIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jalr" SIGIS="undef" SIGNAME="Decode_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="jalrIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jumpEn" SIGIS="undef" SIGNAME="pcMuxSelector_0_jumpEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="jumpEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="jumpVect" RIGHT="0" SIGIS="undef" SIGNAME="pcAlu_0_jumpPc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcAlu_0" PORT="jumpPc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pc"/>
            <CONNECTION INSTANCE="memFetchLatch_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enA" SIGIS="undef" SIGNAME="PC_0_enA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="enaA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="pcForMem" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pcForMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="addrA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/aluMuxComb_0" HWVERSION="1.0" INSTANCE="aluMuxComb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aluMuxComb" VLNV="xilinx.com:module_ref:aluMuxComb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_aluMuxComb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="rs1Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r1Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selA" SIGIS="undef" SIGNAME="opLatch_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_0" HWVERSION="1.0" INSTANCE="alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADD" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="SUB" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="XOR" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="SLL" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="SRL" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="SRA" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="SLT" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="SLTU" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="BEQ" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="BNE" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="BLT" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="BGE" VALUE="&quot;1101&quot;"/>
        <PARAMETER NAME="BLTU" VALUE="&quot;1110&quot;"/>
        <PARAMETER NAME="BGEU" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="aluMuxComb_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluIn"/>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="aluOut"/>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bypassMux_0" HWVERSION="1.0" INSTANCE="bypassMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bypassMux" VLNV="xilinx.com:module_ref:bypassMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_bypassMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="ra1" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd1_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd1_addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ra2" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd2_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd2_addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="execAluVal" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="execMemVal" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="execMemValid" SIGIS="undef" SIGNAME="execLatch_0_doutBValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="doutBValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="execRegWrite" SIGIS="undef" SIGNAME="execLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="execRd" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wbVal" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="dataToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wbRegWrite" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="wbRd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r1RegVal" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd1_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd1_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r2RegVal" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd2_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rd2_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="r1Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r1Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcAlu_0" PORT="r1"/>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="rs1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="r2Val" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="rawDin"/>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="rs2Val"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bytewrite_tdp_ram_rf_0" HWVERSION="1.0" INSTANCE="bytewrite_tdp_ram_rf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bytewrite_tdp_ram_rf" VLNV="xilinx.com:module_ref:bytewrite_tdp_ram_rf:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_COL" VALUE="4"/>
        <PARAMETER NAME="COL_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_bytewrite_tdp_ram_rf_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enaA" SIGIS="undef" SIGNAME="PC_0_enA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="enA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="addrA" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pcForMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pcForMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutA" RIGHT="0" SIGIS="undef" SIGNAME="bytewrite_tdp_ram_rf_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="instrMemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enaB" SIGIS="undef" SIGNAME="memInputLogic_0_enRam">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="enRam"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="weB" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_weB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="weB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="addrB" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_addrB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="addrB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinB" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_dinToMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="dinToMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutB" RIGHT="0" SIGIS="undef" SIGNAME="bytewrite_tdp_ram_rf_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="rawMemRead"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/execLatch_0" HWVERSION="1.0" INSTANCE="execLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="execLatch" VLNV="xilinx.com:module_ref:execLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_execLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="opLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOpOut" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSizeOut" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memSizeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execAluVal"/>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="addr"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="aluIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="execLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execRegWrite"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execRd"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="doutBValid" SIGIS="undef" SIGNAME="execLatch_0_doutBValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execMemValid"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="memValidIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gpdin_0" HWVERSION="1.0" INSTANCE="gpdin_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpdin" VLNV="xilinx.com:module_ref:gpdin:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_gpdin_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="memInputLogic_0_enDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="enDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinFromEdge" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="gpdin_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="rawDinRead"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/gpdout_0" HWVERSION="1.0" INSTANCE="gpdout_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gpdout" VLNV="xilinx.com:module_ref:gpdout:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_gpdout_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="memInputLogic_0_enDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="enDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wen" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_weB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="weB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_dinToMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="dinToMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutToEdge" RIGHT="0" SIGIS="undef" SIGNAME="gpdout_0_doutToEdge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dout"/>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="rawDoutRead"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memFetchLatch_0" HWVERSION="1.0" INSTANCE="memFetchLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memFetchLatch" VLNV="xilinx.com:module_ref:memFetchLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_memFetchLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="memFetchLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memInputLogic_0" HWVERSION="1.0" INSTANCE="memInputLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memInputLogic_" VLNV="xilinx.com:module_ref:memInputLogic_:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="CPU_BRAM_START" VALUE="0x00000000"/>
        <PARAMETER NAME="CPU_BRAM_END" VALUE="0x007FFF00"/>
        <PARAMETER NAME="BUF_BRAM_START" VALUE="0x01000000"/>
        <PARAMETER NAME="BUF_BRAM_END" VALUE="0x013FFF00"/>
        <PARAMETER NAME="DIN_REG" VALUE="0x02000000"/>
        <PARAMETER NAME="DOUT_REG" VALUE="0x02000100"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_memInputLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rawDin" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r2Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enRam" SIGIS="undef" SIGNAME="memInputLogic_0_enRam">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="enaB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enDin" SIGIS="undef" SIGNAME="memInputLogic_0_enDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdin_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enDout" SIGIS="undef" SIGNAME="memInputLogic_0_enDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdout_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="weB" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_weB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdout_0" PORT="wen"/>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="weB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="addrB" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_addrB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="addrB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dinToMem" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_dinToMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdout_0" PORT="dout"/>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="dinB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memToEdge" RIGHT="0" SIGIS="undef" SIGNAME="memInputLogic_0_memToEdge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="memToEdge"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memOutputLogic_0" HWVERSION="1.0" INSTANCE="memOutputLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memOutputLogic" VLNV="xilinx.com:module_ref:memOutputLogic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MEM_DISABLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="MEM_READ_SEXT" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="MEM_READ_ZEXT" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="MEM_WRITE" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="BYTE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="HALFWORD" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="WORD" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="CPU_BRAM_START" VALUE="0x00000000"/>
        <PARAMETER NAME="CPU_BRAM_END" VALUE="0x007FFF00"/>
        <PARAMETER NAME="BUF_BRAM_START" VALUE="0x01000000"/>
        <PARAMETER NAME="BUF_BRAM_END" VALUE="0x013FFF00"/>
        <PARAMETER NAME="DIN_REG" VALUE="0x02000000"/>
        <PARAMETER NAME="DOUT_REG" VALUE="0x02000100"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_memOutputLogic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memOpOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOpOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_memSizeOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memSizeOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rawMemRead" RIGHT="0" SIGIS="undef" SIGNAME="bytewrite_tdp_ram_rf_0_doutB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="doutB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rawDinRead" RIGHT="0" SIGIS="undef" SIGNAME="gpdin_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdin_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rawDoutRead" RIGHT="0" SIGIS="undef" SIGNAME="gpdout_0_doutToEdge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpdout_0" PORT="doutToEdge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instrMemRead" RIGHT="0" SIGIS="undef" SIGNAME="bytewrite_tdp_ram_rf_0_doutA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="doutA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instrDout" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_instrDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="instr"/>
            <CONNECTION INSTANCE="Decode_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="execMemVal"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="memIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/new_reg_file_0" HWVERSION="1.0" INSTANCE="new_reg_file_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="new_reg_file" VLNV="xilinx.com:module_ref:new_reg_file:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUMBER_OF_REGISTERS" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_new_reg_file_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="regWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd1_addr" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rd2_addr" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rs2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rs2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="wr_addr" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="dataToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd1_data" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd1_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r1RegVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rd2_data" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd2_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r2RegVal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd1_addr_out" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd1_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="ra1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd2_addr_out" RIGHT="0" SIGIS="undef" SIGNAME="new_reg_file_0_rd2_addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="ra2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/opLatch_0" HWVERSION="1.0" INSTANCE="opLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="opLatch" VLNV="xilinx.com:module_ref:opLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_opLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_flushReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="flushReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="immIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memSizeIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="memOpIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="selAIn" SIGIS="undef" SIGNAME="Decode_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selBIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aluOpIn" RIGHT="0" SIGIS="undef" SIGNAME="Decode_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="Decode_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branchIn" SIGIS="undef" SIGNAME="Decode_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalIn" SIGIS="undef" SIGNAME="Decode_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalrIn" SIGIS="undef" SIGNAME="Decode_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcAlu_0" PORT="imm"/>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memSize" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memSize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memSize"/>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="memSize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="memOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_memOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="memOp"/>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="memOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rdIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcAlu_0" PORT="pc"/>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="selA" SIGIS="undef" SIGNAME="opLatch_0_selA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="selA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="selB" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_selB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aluMuxComb_0" PORT="selB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aluToReg" SIGIS="undef" SIGNAME="opLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluToRegIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="opLatch_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jal" SIGIS="undef" SIGNAME="opLatch_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jalr" SIGIS="undef" SIGNAME="opLatch_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcAlu_0" PORT="jalr"/>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pcAlu_0" HWVERSION="1.0" INSTANCE="pcAlu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pcAlu" VLNV="xilinx.com:module_ref:pcAlu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_pcAlu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="opLatch_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="bypassMux_0_r1Val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="r1Val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalr" SIGIS="undef" SIGNAME="opLatch_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="jumpPc" RIGHT="0" SIGIS="undef" SIGNAME="pcAlu_0_jumpPc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="jumpVect"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pcMuxSelector_0" HWVERSION="1.0" INSTANCE="pcMuxSelector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pcMuxSelector" VLNV="xilinx.com:module_ref:pcMuxSelector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_pcMuxSelector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="aluOut" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_aluOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="aluOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch" SIGIS="undef" SIGNAME="opLatch_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jal" SIGIS="undef" SIGNAME="opLatch_0_jal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="jal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jalr" SIGIS="undef" SIGNAME="opLatch_0_jalr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="opLatch_0" PORT="jalr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jumpEn" SIGIS="undef" SIGNAME="pcMuxSelector_0_jumpEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="jumpEn"/>
            <CONNECTION INSTANCE="resetManager_0" PORT="jumpEn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/resetManager_0" HWVERSION="1.0" INSTANCE="resetManager_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="resetManager" VLNV="xilinx.com:module_ref:resetManager:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_resetManager_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="jumpEn" SIGIS="undef" SIGNAME="pcMuxSelector_0_jumpEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcMuxSelector_0" PORT="jumpEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mainReset" SIGIS="undef" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memFetchLatch_0" PORT="reset"/>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="rst"/>
            <CONNECTION INSTANCE="PC_0" PORT="reset"/>
            <CONNECTION INSTANCE="execLatch_0" PORT="reset"/>
            <CONNECTION INSTANCE="Decode_0" PORT="reset"/>
            <CONNECTION INSTANCE="memInputLogic_0" PORT="reset"/>
            <CONNECTION INSTANCE="gpdin_0" PORT="reset"/>
            <CONNECTION INSTANCE="gpdout_0" PORT="reset"/>
            <CONNECTION INSTANCE="bytewrite_tdp_ram_rf_0" PORT="reset"/>
            <CONNECTION INSTANCE="writeBackLatch_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="flushReset" SIGIS="undef" SIGNAME="resetManager_0_flushReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decode_0" PORT="resetFlush"/>
            <CONNECTION INSTANCE="opLatch_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/writeBackLatch_0" HWVERSION="1.0" INSTANCE="writeBackLatch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="writeBackLatch" VLNV="xilinx.com:module_ref:writeBackLatch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="riscWithPipeMem_writeBackLatch_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stall" SIGIS="undef" SIGNAME="External_Ports_stall">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="stall"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="resetManager_0_mainReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="resetManager_0" PORT="mainReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aluIn" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memIn" RIGHT="0" SIGIS="undef" SIGNAME="memOutputLogic_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memOutputLogic_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aluToRegIn" SIGIS="undef" SIGNAME="execLatch_0_aluToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="aluToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="memValidIn" SIGIS="undef" SIGNAME="execLatch_0_doutBValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="doutBValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="rdIn" RIGHT="0" SIGIS="undef" SIGNAME="execLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="execLatch_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dataToReg" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_dataToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="wbVal"/>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="regWrite" SIGIS="undef" SIGNAME="writeBackLatch_0_regWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="wbRegWrite"/>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="writeBackLatch_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bypassMux_0" PORT="wbRd"/>
            <CONNECTION INSTANCE="new_reg_file_0" PORT="wr_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
