`include "mycpu_head.vh"

module stage1_IF(
    input clk,
    input reset,

    input ertn_flush,
    input has_int,
    input wb_ex,

    input [31:0] ertn_pc,
    input [31:0] ex_entry,
    input [31:0] ex_tlbentry,

    input ds_allow_in,
    input [`WIDTH_BR_BUS-1:0] br_bus,
    output fs_to_ds_valid,
    output [`WIDTH_FS_TO_DS_BUS-1:0] fs_to_ds_bus,

    //exp14
    output          inst_sram_req,
    output          inst_sram_wr,
    //output          inst_sram_en,
    output [1:0]    inst_sram_size,
    output [3:0]    inst_sram_wstrb, 
    output [31:0]   inst_sram_addr,
    output [31:0]   inst_sram_wdata,

    //exp14
    input        inst_sram_addr_ok,
    input        inst_sram_data_ok,
    input [31:0] inst_sram_rdata,

    input tlb_zombie,
    input tlb_reflush,
    input [31:0] tlb_reflush_pc,

    //for translate
    input crmd_da,      //å½“å‰ç¿»è¯‘æ¨¡å¼
    input crmd_pg,
    input [1:0] crmd_datf,//ç›´æ¥åœ°å€ç¿»è¯‘æ¨¡å¼ä¸‹ï¼Œå–æŒ‡æ“ä½œçš„å­˜å‚¨è®¿é—®ç±»å
    input [1:0] crmd_datm,

    input [1:0] plv,    //å½“å‰ç‰¹æƒç­‰çº§, 0-3, 0ä¸ºæœ€é«?

    input DMW0_PLV0,        //ä¸?1è¡¨ç¤ºåœ¨PLV0ä¸‹å¯ä»¥ä½¿ç”¨è¯¥çª—å£è¿›è¡Œç›´æ¥æ˜ å°„åœ°å€ç¿»è¯‘
    input DMW0_PLV3,        //ä¸?1è¡¨ç¤ºåœ¨PLV3ä¸‹å¯ä»¥ä½¿ç”¨è¯¥çª—å£è¿›è¡Œç›´æ¥æ˜ å°„åœ°å€ç¿»è¯‘
    input [1:0] DMW0_MAT,   //è™šåœ°å?è½åœ¨è¯¥æ˜ å°„çª—å£ä¸‹è®¿å­˜æ“ä½œçš„å­˜å‚¨ç±»å‹è®¿é—?
    input [2:0] DMW0_PSEG,  //ç›´æ¥æ˜ å°„çª—å£ç‰©ç†åœ°å€é«?3ä½?
    input [2:0] DMW0_VSEG,  //ç›´æ¥æ˜ å°„çª—å£è™šåœ°å?é«?3ä½?

    input DMW1_PLV0,        
    input DMW1_PLV3,       
    input [1:0] DMW1_MAT,  
    input [2:0] DMW1_PSEG,  
    input [2:0] DMW1_VSEG,

    //for é¡µè¡¨æ˜ å°„
    input [9:0] tlbasid_asid,

    output [18:0] s0_vppn,
    output s0_va_bit12,
    output [9:0] s0_asid,
    input s0_found,
    input [19:0] s0_ppn,
    input [1:0] s0_plv,
    input s0_v,

    input in_ex_tlb_refill
);

/*--------------------------------pipeline control-----------------------------*/

// pre_ifä¼ªæµæ°´çº§çš„å·¥ä½œå®¤å‘å‡ºå–æŒ‡è¯·æ±‚
// å½“IFçº§çš„allowinä¸?1æ—¶å†å‘å‡ºreqï¼Œæ˜¯ä¸ºäº†ä¿è¯reqä¸addr_okæ¡æ‰‹æ—¶allowinä¹Ÿæ˜¯æ‹‰é«˜çš?
assign inst_sram_req = (reset || br_stall) ? 1'b0 : fs_allow_in ? inst_sram_req_reg : 1'b0;

reg inst_sram_req_reg;
always @(posedge clk)
    begin
        if(reset)
            inst_sram_req_reg <= 1'b1;
        else if(inst_sram_req && inst_sram_addr_ok)
            //æ¡æ‰‹æˆåŠŸï¼Œåœ¨æ¡æ‰‹æˆåŠŸçš„ä¸‹ä¸?ä¸ªæ—¶é’Ÿä¸Šæ²¿æ‹‰ä½req
            inst_sram_req_reg <= 1'b0;
        else if(inst_sram_data_ok)
            //åœ¨æ¡æ‰‹æ¥æ”¶åˆ°æ•°æ®(data_ok)æ—¶ï¼Œé‡æ–°æ‹‰é«˜req
            inst_sram_req_reg <= 1'b1;
    end

/*å½“reqä¸addr_okæ¡æ‰‹æˆåŠŸæ—¶ï¼Œä»£è¡¨è¯·æ±‚å‘é?æˆåŠŸï¼Œæ‹‰é«˜ready_go*/
wire pre_if_ready_go;
assign pre_if_ready_go = inst_sram_req & inst_sram_addr_ok;
wire pre_if_to_fs_valid;
assign pre_if_to_fs_valid = !reset & pre_if_ready_go;

/*
å½“data_okæ‹‰é«˜æ—¶ä»£è¡¨å·²é€æ¥æŒ‡ä»¤ç ï¼Œå°†fs_ready_goæ‹‰é«˜
å½“temp_instæœ‰æ•ˆæ—¶è¯´æ˜fs_ready_goå·²ç»æ‹‰é«˜ï¼Œè?Œds_allow_inæ²¡æ‹‰é«?
å› æ­¤æ­¤æ—¶åœ¨ç­‰ds_allow_inï¼Œéœ€è¦ä¿æŒtemp_instæ‹‰é«˜
åŒæ—¶å½“deal_with_cancelæ‹‰é«˜æ—¶ï¼Œè¡¨æ˜éœ?è¦ä¸¢å¼ƒä¸‹ä¸?ä¸ªæ”¶åˆ°çš„é”™è¯¯æŒ‡ä»¤ï¼Œå³å°†fs_ready_goæ‹‰ä½
assign fs_ready_go = deal_with_cancel ? (inst_sram_data_ok ? 1'b1: 1'b0) : ((temp_inst != 0) || inst_sram_data_ok);
*/
wire fs_ready_go;
assign fs_ready_go = deal_with_cancel ? 1'b0 : ((temp_inst != 0) || inst_sram_data_ok);

reg fs_valid;    
always @(posedge clk)
    begin
        if(reset)
            fs_valid <= 1'b0;
        else if(fs_allow_in)
            begin
                if(wb_ex || ertn_flush || tlb_reflush) 
                    /*
                    IFçº§æ²¡æœ‰æœ‰æ•ˆæŒ‡ä»? æˆ? æœ‰æ•ˆæŒ‡ä»¤å°†è¦æµå‘IDçº§ï¼Œ
                    è‹¥æ”¶åˆ°cancel
                    åˆ™å°†ä¸‹ä¸€æ‹fs_vaildç½?0
                    */
                    fs_valid <= 1'b0;
                else
                    fs_valid <= pre_if_to_fs_valid;
            end
        else if(br_taken_cancel)
            fs_valid <= 1'b0;
    end

wire   fs_allow_in;
assign fs_allow_in = !fs_valid || (fs_ready_go && ds_allow_in) || (deal_with_cancel && inst_sram_data_ok);
assign fs_to_ds_valid = fs_valid && fs_ready_go;

/*
å½“fs_ready_go = 1 è€? ds_allow_in = 0 æ—?
IFçº§æ”¶åˆ°äº†æŒ‡ä»¤ä½†æ˜¯IDçº§è¿˜ä¸è®©è¿›å…¥ï¼Œéœ€è¦è®¾ç½®ä¸€ç»„è§¦å‘å™¨æ¥ä¿å­˜å–å‡ºçš„æŒ‡ä»¤
å½“è¯¥ç»„è§¦å‘å™¨æœ‰æœ‰æ•ˆæ•°æ®æ—¶ï¼Œåˆ™é€‰æ‹©è¯¥ç»„è§¦å‘å™¨ä¿å­˜çš„æ•°æ®ä½œä¸ºIFçº§å–å›çš„æŒ‡ä»¤é€å¾€IDçº?
*/
reg [31:0] temp_inst;
always @(posedge clk)
    begin
        if(reset)
            temp_inst <= 0;
        else if(fs_ready_go)
            begin
                if(wb_ex || ertn_flush || tlb_reflush) 
                    //å½“cancelæ—¶ï¼Œå°†ç¼“å­˜æŒ‡ä»¤æ¸…0
                    temp_inst <= 0;
                else if(!ds_allow_in)
                    //æš‚å­˜æŒ‡ä»¤
                    temp_inst <= inst_sram_rdata;
                else
                    //å½“dså…è®¸è¿›å…¥æ—¶ï¼Œåœ¨è¿™ä¸ªæ—¶é’Ÿä¸Šæ²¿å°±ç«‹åˆ»å°†temp_inst
                    //é€å…¥dsçº§ï¼ŒåŒæ—¶å°†temp_instæ¸…é›¶ï¼Œä»£è¡¨è¯¥æŒ‡ä»¤ç¼“å­˜ä¸å†æœ‰æœ‰æ•ˆæŒ‡ä»?
                    temp_inst <= 0;
            end
    end

/*
ä¸ºäº†è§£å†³åœ¨cancelåï¼ŒIFçº§åç»­æ”¶åˆ°çš„ç¬¬ä¸€ä¸ªè¿”å›çš„æŒ‡ä»¤æ•°æ®æ˜¯å¯¹å½“å‰è¢«cancelçš„å–å€¼æŒ‡ä»¤çš„è¿”å›
å› æ­¤åç»­æ”¶åˆ°çš„ç¬¬ä¸?ä¸ªè¿”å›çš„æŒ‡ä»¤æ•°æ®éœ?è¦è¢«ä¸¢å¼ƒï¼Œä¸èƒ½è®©å…¶æµå‘IDçº§ã??
éœ?è¦ç»´æŠ¤ä¸€ä¸ªè§¦å‘å™¨ï¼Œå¤ä½å?¼ä¸º0ï¼Œé‡åˆ°ä¸Šè¿°é—®é¢˜å°†è¯¥è§¦å‘å™¨ç½?1ï¼Œå½“æ”¶åˆ°data_okæ—¶å¤ç½?0
å½“è¯¥è§¦å‘å™¨ä¸º1æ—¶ï¼Œå°†IFçº§çš„ready_goæŠ¹é›¶ï¼Œå³å½“data_okæ¥ä¸´çš„æ—¶é’Ÿä¸Šæ²¿ï¼Œfs_ready_go
æ°å¥½ä»ä¸º0ï¼Œå¯¼è‡´åˆšå¥½ä¸¢å¼ƒäº†dataï¼ˆä¸¢å¼ƒçš„æŒ‡ä»¤ï¼? 
*/
reg deal_with_cancel;
always @(posedge clk)
    begin
        if(reset)
            deal_with_cancel <= 1'b0;
        else if((wb_ex || ertn_flush || tlb_reflush) && pre_if_to_fs_valid) 
            //pre_if_to_fs_valid å¯¹åº”pre-ifå‘é?çš„åœ°å€æ­£å¥½è¢«æ¥æ”?
            deal_with_cancel <= 1'b1;
        else if(~fs_allow_in && (wb_ex || ertn_flush || tlb_reflush) && ~fs_ready_go)
            //~fs_allow_in ä¸? ~fs_ready_go å¯¹åº”IFçº§æ­£åœ¨ç­‰å¾…data_ok
            deal_with_cancel <= 1'b1;
        else if(inst_sram_data_ok)
            deal_with_cancel <= 1'b0;
    end


wire [31:0] br_target; //è·³è½¬åœ°å€
wire br_taken;         //æ˜¯å¦è·³è½¬
wire br_stall;         //exp14 
wire br_taken_cancel;
assign {br_taken_cancel, br_stall, br_taken, br_target} = br_bus;

/*--------------------------------------------------------------------*/

/*---------------------------PC control-----------------------------*/
reg [31:0] fetch_pc; 

wire [31:0] seq_pc;     //PC in sequence
assign seq_pc = fetch_pc + 4;
wire [31:0] next_pc;    //nextpc from branch or sequence
assign next_pc = if_keep_pc ? br_delay_reg : 
                 wb_ex ? ex_entry : 
                 ertn_flush ? ertn_pc : 
                 tlb_reflush ? tlb_reflush_pc : 
                 (br_taken && ~br_stall) ? br_target : 
                 seq_pc;

wire [31:0] next_pc_dt;   //dt --> directly translate
assign next_pc_dt = next_pc;

wire [31:0] next_pc_dmw0; //DMW0
assign next_pc_dmw0 = {DMW0_PSEG , next_pc[28:0]};

wire [31:0] next_pc_dmw1; //DMW1
assign next_pc_dmw1 = {DMW1_PSEG , next_pc[28:0]};

wire [31:0] next_pc_ptt; //ppt --> page table translate
assign next_pc_ptt = {s0_ppn, next_pc[11:0]};

//s0_vppn
assign s0_vppn = next_pc[31:13];
//s0_va_12bit
assign s0_va_bit12 = next_pc[12];
//s0_asid
assign s0_asid = tlbasid_asid;

//choose next_pc
wire if_dt;
assign if_dt = crmd_da & ~crmd_pg;   //da=1, pg=0 --> ç›´æ¥åœ°å€ç¿»è¯‘æ¨¡å¼

wire if_indt;
assign if_indt = ~crmd_da & crmd_pg;   //da=0, pg=1 --> æ˜ å°„åœ°å€ç¿»è¯‘æ¨¡å¼

wire if_dmw0;
assign if_dmw0 = ((plv == 0 && DMW0_PLV0) || (plv == 3 && DMW0_PLV3)) &&
                    (crmd_datf == DMW0_MAT) && (next_pc[31:29] == DMW0_VSEG);
                    
wire if_dmw1;
assign if_dmw1 = ((plv == 0 && DMW1_PLV0) || (plv == 3 && DMW1_PLV3)) &&
                    (crmd_datf == DMW1_MAT) && (next_pc[31:29] == DMW1_VSEG);

wire if_ppt;
assign if_ppt = if_indt && ~(if_dmw0 | if_dmw1);

wire [31:0] next_pc_p;
assign next_pc_p = if_dt ? next_pc_dt : if_indt ? 
                (if_dmw0 ? next_pc_dmw0 : if_dmw1 ? next_pc_dmw1 : next_pc_ptt) : 0;

/*-----------------------------------------------------------------------*/

/*
1: fs_ex_fetch_tlb_refill         TLBé‡å¡«ä¾‹å¤–
2: ex_load_invalid                loadæ“ä½œé¡µæ— æ•ˆä¾‹å¤?
3: ex_store_invalid               storeæ“ä½œé¡µæ— æ•ˆä¾‹å¤?
4: fs_ex_inst_invalid             å–å?¼æ“ä½œé¡µæ— æ•ˆä¾‹å¤–
5: fs_ex_fetch_plv_invalid        é¡µç‰¹æƒç­‰çº§ä¸åˆè§„ä¾‹å¤–
6: ex_store_dirty                 é¡µä¿®æ”¹ä¾‹å¤?  
*/

wire fs_ex_fetch_tlb_refill;
wire fs_ex_inst_invalid;
wire fs_ex_fetch_plv_invalid;

assign fs_ex_fetch_tlb_refill = if_ppt & ~s0_found;
assign fs_ex_inst_invalid = if_ppt & s0_found & ~s0_v;
assign fs_ex_fetch_plv_invalid = if_ppt & s0_found & s0_v & (plv > s0_plv);

/*
å½“å‡ºç°å¼‚å¸¸å…¥å£pcã€å¼‚å¸¸è¿”å›pcå’Œè·³è½¬pcæ—¶ï¼Œä¿¡å·å’Œpcå¯èƒ½åªèƒ½ç»´æŒä¸?æ‹ï¼Œ
ä½†åœ¨reqæ”¶åˆ°addr_okå‰éœ€è¦ç»´æŒå–å?åœ°å€ä¸å˜
*/
reg if_keep_pc;
reg [31:0] br_delay_reg;
always @(posedge clk)
    begin
        if(reset)
            if_keep_pc <= 1'b0;
        else if(inst_sram_addr_ok && ~deal_with_cancel && ~wb_ex && ~ertn_flush && ~tlb_reflush)
            if_keep_pc <= 1'b0;
        else if((br_taken && ~br_stall) || wb_ex || ertn_flush || tlb_reflush)
            if_keep_pc <= 1'b1;
    end   

always @(posedge clk)
    begin
        if(reset)
            br_delay_reg <= 32'b0;
        else if(wb_ex && in_ex_tlb_refill)
            br_delay_reg <= ex_tlbentry;
        else if(wb_ex)
            br_delay_reg <= ex_entry;
        else if(ertn_flush)
            br_delay_reg <= ertn_pc;
        else if(tlb_reflush)
            br_delay_reg <= tlb_reflush_pc;
        else if(br_taken && ~br_stall)
            br_delay_reg <= br_target;
    end

always @(posedge clk)
    begin
        if(reset)
            fetch_pc <= 32'h1BFFFFFC;
        else if(pre_if_to_fs_valid && fs_allow_in)
            fetch_pc <= next_pc;
    end

/*----------------------------Link to inst_ram---------------------*/

/*
    output          inst_sram_req,
    output          inst_sram_wr,
    output [1:0]    inst_sram_size,
    output [3:0]    inst_sram_wstrb,
    output [31:0]   inst_sram_addr,
    output [31:0]   inst_sram_wdata,   
*/

//inst_sram_reqåœ¨ä¸Šé¢èµ‹å€?
assign inst_sram_wr    = 1'b0;    //fetché˜¶æ®µåªè¯»ä¸å†™
assign inst_sram_size  = 2'b10;   //fetché˜¶æ®µè®¿é—®4å­—èŠ‚
assign inst_sram_wstrb = 4'b0;    //fetché˜¶æ®µwstrbæ— æ„ä¹?
assign inst_sram_addr  = next_pc_p;
assign inst_sram_wdata = 32'b0;

/*----------------------------deliver fs_to_ds_bus------------------------*/

wire [31:0] fetch_inst;
assign fetch_inst = inst_sram_rdata;

//task13 add ADEF fetch_addr_exception
wire fs_ex_ADEF;
//fs_ex_ADEF happen when ~inst_sram_wr and last 2 bits of inst_sram_addr are not 2'b00
assign fs_ex_ADEF = (if_ppt && next_pc[31]) || (next_pc_p[1] | next_pc_p[0]);  //last two bit != 0 <==> error address


//assign fs_to_ds_bus = {fs_exc_ADEF,fetch_inst,fetch_pc};
//exp14
//å½“æš‚å­˜æŒ‡ä»¤ç¼“å­˜æœ‰æ•ˆæ—¶ï¼Œä¼ å…¥temp_inst,æ— æ•ˆæ—¶æ­£å¸¸ä¼ å…? fetch_inst
assign fs_to_ds_bus[31:0] = fetch_pc;
assign fs_to_ds_bus[63:32] = (temp_inst == 0) ? fetch_inst : temp_inst;
assign fs_to_ds_bus[64:64] = fs_ex_ADEF;
assign fs_to_ds_bus[65:65] = tlb_zombie;
assign fs_to_ds_bus[66:66] = fs_ex_fetch_tlb_refill;
assign fs_to_ds_bus[67:67] = fs_ex_inst_invalid;
assign fs_to_ds_bus[68:68] = fs_ex_fetch_plv_invalid;


endmodule